Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Mar  9 06:04:37 2022
| Host         : jormungandr running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (1)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: medclock/M_ctr_q_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.481        0.000                      0                   79        0.245        0.000                      0                   79        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.481        0.000                      0                   79        0.245        0.000                      0                   79        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.481ns  (required time - arrival time)
  Source:                 medclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.621     5.205    medclock/CLK
    SLICE_X63Y63         FDRE                                         r  medclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  medclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.141    medclock/M_ctr_q_reg_n_0_[1]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.815 r  medclock/M_ctr_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    medclock/M_ctr_q_reg[0]_i_1__0_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  medclock/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    medclock/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  medclock/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.043    medclock/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  medclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    medclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  medclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    medclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  medclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    medclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.719 r  medclock/M_ctr_q_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.719    medclock/M_ctr_q_reg[24]_i_1_n_6
    SLICE_X63Y69         FDRE                                         r  medclock/M_ctr_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.498    14.902    medclock/CLK
    SLICE_X63Y69         FDRE                                         r  medclock/M_ctr_q_reg[25]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X63Y69         FDRE (Setup_fdre_C_D)        0.062    15.201    medclock/M_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  7.481    

Slack (MET) :             7.592ns  (required time - arrival time)
  Source:                 medclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.621     5.205    medclock/CLK
    SLICE_X63Y63         FDRE                                         r  medclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  medclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.141    medclock/M_ctr_q_reg_n_0_[1]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.815 r  medclock/M_ctr_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    medclock/M_ctr_q_reg[0]_i_1__0_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  medclock/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    medclock/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  medclock/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.043    medclock/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  medclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    medclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  medclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    medclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.385 r  medclock/M_ctr_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.385    medclock/M_ctr_q_reg[20]_i_1_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.608 r  medclock/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.608    medclock/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X63Y69         FDRE                                         r  medclock/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.498    14.902    medclock/CLK
    SLICE_X63Y69         FDRE                                         r  medclock/M_ctr_q_reg[24]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X63Y69         FDRE (Setup_fdre_C_D)        0.062    15.201    medclock/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                          -7.608    
  -------------------------------------------------------------------
                         slack                                  7.592    

Slack (MET) :             7.596ns  (required time - arrival time)
  Source:                 medclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.621     5.205    medclock/CLK
    SLICE_X63Y63         FDRE                                         r  medclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  medclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.141    medclock/M_ctr_q_reg_n_0_[1]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.815 r  medclock/M_ctr_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    medclock/M_ctr_q_reg[0]_i_1__0_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  medclock/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    medclock/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  medclock/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.043    medclock/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  medclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    medclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  medclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    medclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.605 r  medclock/M_ctr_q_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.605    medclock/M_ctr_q_reg[20]_i_1_n_6
    SLICE_X63Y68         FDRE                                         r  medclock/M_ctr_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.499    14.903    medclock/CLK
    SLICE_X63Y68         FDRE                                         r  medclock/M_ctr_q_reg[21]/C
                         clock pessimism              0.272    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X63Y68         FDRE (Setup_fdre_C_D)        0.062    15.202    medclock/M_ctr_q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  7.596    

Slack (MET) :             7.617ns  (required time - arrival time)
  Source:                 medclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.621     5.205    medclock/CLK
    SLICE_X63Y63         FDRE                                         r  medclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  medclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.141    medclock/M_ctr_q_reg_n_0_[1]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.815 r  medclock/M_ctr_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    medclock/M_ctr_q_reg[0]_i_1__0_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  medclock/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    medclock/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  medclock/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.043    medclock/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  medclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    medclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  medclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    medclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.584 r  medclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.584    medclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X63Y68         FDRE                                         r  medclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.499    14.903    medclock/CLK
    SLICE_X63Y68         FDRE                                         r  medclock/M_ctr_q_reg[23]/C
                         clock pessimism              0.272    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X63Y68         FDRE (Setup_fdre_C_D)        0.062    15.202    medclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  7.617    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 medclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.621     5.205    medclock/CLK
    SLICE_X63Y63         FDRE                                         r  medclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  medclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.141    medclock/M_ctr_q_reg_n_0_[1]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.815 r  medclock/M_ctr_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    medclock/M_ctr_q_reg[0]_i_1__0_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  medclock/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    medclock/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  medclock/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.043    medclock/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  medclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    medclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  medclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    medclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.510 r  medclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.510    medclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X63Y68         FDRE                                         r  medclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.499    14.903    medclock/CLK
    SLICE_X63Y68         FDRE                                         r  medclock/M_ctr_q_reg[22]/C
                         clock pessimism              0.272    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X63Y68         FDRE (Setup_fdre_C_D)        0.062    15.202    medclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.707ns  (required time - arrival time)
  Source:                 medclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.621     5.205    medclock/CLK
    SLICE_X63Y63         FDRE                                         r  medclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  medclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.141    medclock/M_ctr_q_reg_n_0_[1]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.815 r  medclock/M_ctr_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    medclock/M_ctr_q_reg[0]_i_1__0_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  medclock/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    medclock/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  medclock/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.043    medclock/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  medclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    medclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  medclock/M_ctr_q_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    medclock/M_ctr_q_reg[16]_i_1_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.494 r  medclock/M_ctr_q_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.494    medclock/M_ctr_q_reg[20]_i_1_n_7
    SLICE_X63Y68         FDRE                                         r  medclock/M_ctr_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.499    14.903    medclock/CLK
    SLICE_X63Y68         FDRE                                         r  medclock/M_ctr_q_reg[20]/C
                         clock pessimism              0.272    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X63Y68         FDRE (Setup_fdre_C_D)        0.062    15.202    medclock/M_ctr_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  7.707    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 medclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.621     5.205    medclock/CLK
    SLICE_X63Y63         FDRE                                         r  medclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  medclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.141    medclock/M_ctr_q_reg_n_0_[1]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.815 r  medclock/M_ctr_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    medclock/M_ctr_q_reg[0]_i_1__0_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  medclock/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    medclock/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  medclock/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.043    medclock/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  medclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    medclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.491 r  medclock/M_ctr_q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.491    medclock/M_ctr_q_reg[16]_i_1_n_6
    SLICE_X63Y67         FDRE                                         r  medclock/M_ctr_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.501    14.905    medclock/CLK
    SLICE_X63Y67         FDRE                                         r  medclock/M_ctr_q_reg[17]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X63Y67         FDRE (Setup_fdre_C_D)        0.062    15.204    medclock/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.722ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.456ns (25.770%)  route 1.314ns (74.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.204    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDSE (Prop_fdse_C_Q)         0.456     5.660 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=54, routed)          1.314     6.974    medclock/Q[0]
    SLICE_X63Y69         FDRE                                         r  medclock/M_ctr_q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.498    14.902    medclock/CLK
    SLICE_X63Y69         FDRE                                         r  medclock/M_ctr_q_reg[24]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X63Y69         FDRE (Setup_fdre_C_R)       -0.429    14.696    medclock/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  7.722    

Slack (MET) :             7.722ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.456ns (25.770%)  route 1.314ns (74.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.204    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDSE (Prop_fdse_C_Q)         0.456     5.660 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=54, routed)          1.314     6.974    medclock/Q[0]
    SLICE_X63Y69         FDRE                                         r  medclock/M_ctr_q_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.498    14.902    medclock/CLK
    SLICE_X63Y69         FDRE                                         r  medclock/M_ctr_q_reg[25]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X63Y69         FDRE (Setup_fdre_C_R)       -0.429    14.696    medclock/M_ctr_q_reg[25]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  7.722    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 medclock/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns = ( 14.905 - 10.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.621     5.205    medclock/CLK
    SLICE_X63Y63         FDRE                                         r  medclock/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  medclock/M_ctr_q_reg[1]/Q
                         net (fo=1, routed)           0.480     6.141    medclock/M_ctr_q_reg_n_0_[1]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.815 r  medclock/M_ctr_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.815    medclock/M_ctr_q_reg[0]_i_1__0_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.929 r  medclock/M_ctr_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.929    medclock/M_ctr_q_reg[4]_i_1__0_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.043 r  medclock/M_ctr_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.043    medclock/M_ctr_q_reg[8]_i_1__0_n_0
    SLICE_X63Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  medclock/M_ctr_q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    medclock/M_ctr_q_reg[12]_i_1_n_0
    SLICE_X63Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.470 r  medclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.470    medclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X63Y67         FDRE                                         r  medclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.501    14.905    medclock/CLK
    SLICE_X63Y67         FDRE                                         r  medclock/M_ctr_q_reg[19]/C
                         clock pessimism              0.272    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X63Y67         FDRE (Setup_fdre_C_D)        0.062    15.204    medclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  7.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.843    reset_cond/M_stage_d[1]
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     2.046    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y63         FDSE (Hold_fdse_C_D)         0.066     1.598    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 medclock/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.587     1.531    medclock/CLK
    SLICE_X63Y67         FDRE                                         r  medclock/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  medclock/M_ctr_q_reg[19]/Q
                         net (fo=1, routed)           0.108     1.780    medclock/M_ctr_q_reg_n_0_[19]
    SLICE_X63Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  medclock/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.888    medclock/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X63Y67         FDRE                                         r  medclock/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.855     2.045    medclock/CLK
    SLICE_X63Y67         FDRE                                         r  medclock/M_ctr_q_reg[19]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X63Y67         FDRE (Hold_fdre_C_D)         0.105     1.636    medclock/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 medclock/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.532    medclock/CLK
    SLICE_X63Y66         FDRE                                         r  medclock/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  medclock/M_ctr_q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.781    medclock/M_ctr_q_reg_n_0_[15]
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  medclock/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    medclock/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X63Y66         FDRE                                         r  medclock/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     2.046    medclock/CLK
    SLICE_X63Y66         FDRE                                         r  medclock/M_ctr_q_reg[15]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.105     1.637    medclock/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 medclock/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.533    medclock/CLK
    SLICE_X63Y65         FDRE                                         r  medclock/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  medclock/M_ctr_q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.782    medclock/M_ctr_q_reg_n_0_[11]
    SLICE_X63Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  medclock/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.890    medclock/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X63Y65         FDRE                                         r  medclock/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.857     2.047    medclock/CLK
    SLICE_X63Y65         FDRE                                         r  medclock/M_ctr_q_reg[11]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X63Y65         FDRE (Hold_fdre_C_D)         0.105     1.638    medclock/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 medclock/M_ctr_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.586     1.530    medclock/CLK
    SLICE_X63Y68         FDRE                                         r  medclock/M_ctr_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  medclock/M_ctr_q_reg[23]/Q
                         net (fo=1, routed)           0.108     1.779    medclock/M_ctr_q_reg_n_0_[23]
    SLICE_X63Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.887 r  medclock/M_ctr_q_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    medclock/M_ctr_q_reg[20]_i_1_n_4
    SLICE_X63Y68         FDRE                                         r  medclock/M_ctr_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.854     2.044    medclock/CLK
    SLICE_X63Y68         FDRE                                         r  medclock/M_ctr_q_reg[23]/C
                         clock pessimism             -0.515     1.530    
    SLICE_X63Y68         FDRE (Hold_fdre_C_D)         0.105     1.635    medclock/M_ctr_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 medclock/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.533    medclock/CLK
    SLICE_X63Y63         FDRE                                         r  medclock/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  medclock/M_ctr_q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.782    medclock/M_ctr_q_reg_n_0_[3]
    SLICE_X63Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  medclock/M_ctr_q_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.890    medclock/M_ctr_q_reg[0]_i_1__0_n_4
    SLICE_X63Y63         FDRE                                         r  medclock/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     2.048    medclock/CLK
    SLICE_X63Y63         FDRE                                         r  medclock/M_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y63         FDRE (Hold_fdre_C_D)         0.105     1.638    medclock/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 medclock/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.533    medclock/CLK
    SLICE_X63Y64         FDRE                                         r  medclock/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  medclock/M_ctr_q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.782    medclock/M_ctr_q_reg_n_0_[7]
    SLICE_X63Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  medclock/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.890    medclock/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X63Y64         FDRE                                         r  medclock/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     2.048    medclock/CLK
    SLICE_X63Y64         FDRE                                         r  medclock/M_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y64         FDRE (Hold_fdre_C_D)         0.105     1.638    medclock/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 segment_counter/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment_counter/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.589     1.533    segment_counter/CLK
    SLICE_X60Y62         FDRE                                         r  segment_counter/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y62         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  segment_counter/M_ctr_q_reg[2]/Q
                         net (fo=1, routed)           0.114     1.811    segment_counter/M_ctr_q_reg_n_0_[2]
    SLICE_X60Y62         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  segment_counter/M_ctr_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    segment_counter/M_ctr_q_reg[0]_i_1_n_5
    SLICE_X60Y62         FDRE                                         r  segment_counter/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.858     2.047    segment_counter/CLK
    SLICE_X60Y62         FDRE                                         r  segment_counter/M_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X60Y62         FDRE (Hold_fdre_C_D)         0.134     1.667    segment_counter/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 medclock/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.532    medclock/CLK
    SLICE_X63Y66         FDRE                                         r  medclock/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  medclock/M_ctr_q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.778    medclock/M_ctr_q_reg_n_0_[12]
    SLICE_X63Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.893 r  medclock/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.893    medclock/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X63Y66         FDRE                                         r  medclock/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     2.046    medclock/CLK
    SLICE_X63Y66         FDRE                                         r  medclock/M_ctr_q_reg[12]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X63Y66         FDRE (Hold_fdre_C_D)         0.105     1.637    medclock/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 medclock/M_ctr_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            medclock/M_ctr_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.585     1.529    medclock/CLK
    SLICE_X63Y69         FDRE                                         r  medclock/M_ctr_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  medclock/M_ctr_q_reg[24]/Q
                         net (fo=1, routed)           0.105     1.775    medclock/M_ctr_q_reg_n_0_[24]
    SLICE_X63Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  medclock/M_ctr_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    medclock/M_ctr_q_reg[24]_i_1_n_7
    SLICE_X63Y69         FDRE                                         r  medclock/M_ctr_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.853     2.043    medclock/CLK
    SLICE_X63Y69         FDRE                                         r  medclock/M_ctr_q_reg[24]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X63Y69         FDRE (Hold_fdre_C_D)         0.105     1.634    medclock/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y63   medclock/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y65   medclock/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y65   medclock/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y66   medclock/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y66   medclock/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y66   medclock/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y66   medclock/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y67   medclock/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y67   medclock/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   medclock/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   medclock/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   medclock/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   medclock/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   medclock/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   medclock/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y66   medclock/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y66   medclock/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y66   medclock/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y66   medclock/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   medclock/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y63   medclock/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   medclock/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   medclock/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   medclock/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y65   medclock/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y66   medclock/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y66   medclock/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y66   medclock/M_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y66   medclock/M_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_a/M_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.236ns  (logic 4.829ns (33.920%)  route 9.407ns (66.080%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[2]/C
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  reg_a/M_register_q_reg[2]/Q
                         net (fo=13, routed)          1.435     1.953    reg_a/M_reg_a_out[2]
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.124     2.077 r  reg_a/io_led_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.756     2.832    reg_a/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y67         LUT3 (Prop_lut3_I2_O)        0.124     2.956 r  reg_a/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.837     3.794    reg_a/io_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.152     3.946 r  reg_a/io_seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.948     4.893    reg_a/io_seg_OBUF[3]_inst_i_5_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.332     5.225 r  reg_a/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.432    10.657    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    14.236 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.236    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.038ns  (logic 4.808ns (34.251%)  route 9.230ns (65.749%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[2]/C
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  reg_a/M_register_q_reg[2]/Q
                         net (fo=13, routed)          1.435     1.953    reg_a/M_reg_a_out[2]
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.124     2.077 r  reg_a/io_led_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.756     2.832    reg_a/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y67         LUT3 (Prop_lut3_I2_O)        0.124     2.956 r  reg_a/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.835     3.791    reg_a/io_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.152     3.943 r  reg_a/io_seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.832     4.775    reg_a/io_seg_OBUF[1]_inst_i_5_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.326     5.101 r  reg_a/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.373    10.474    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    14.038 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.038    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.014ns  (logic 4.593ns (32.771%)  route 9.422ns (67.229%))
  Logic Levels:           6  (FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[2]/C
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  reg_a/M_register_q_reg[2]/Q
                         net (fo=13, routed)          1.435     1.953    reg_a/M_reg_a_out[2]
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.124     2.077 r  reg_a/io_led_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.832     2.908    reg_a/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.032 r  reg_a/io_led_OBUF[15]_inst_i_2/O
                         net (fo=12, routed)          0.994     4.026    reg_a/io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I0_O)        0.124     4.150 r  reg_a/io_seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.845     4.996    reg_a/io_seg_OBUF[4]_inst_i_4_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I2_O)        0.124     5.120 r  reg_a/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.316    10.436    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    14.014 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.014    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.520ns  (logic 4.583ns (33.896%)  route 8.937ns (66.104%))
  Logic Levels:           6  (FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[2]/C
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  reg_a/M_register_q_reg[2]/Q
                         net (fo=13, routed)          1.435     1.953    reg_a/M_reg_a_out[2]
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.124     2.077 r  reg_a/io_led_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.832     2.908    reg_a/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.032 r  reg_a/io_led_OBUF[15]_inst_i_2/O
                         net (fo=12, routed)          1.138     4.170    reg_a/io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.294 r  reg_a/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.484     4.778    reg_a/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I2_O)        0.124     4.902 r  reg_a/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.049     9.951    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    13.520 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.520    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.380ns  (logic 4.582ns (34.244%)  route 8.798ns (65.756%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[2]/C
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  reg_a/M_register_q_reg[2]/Q
                         net (fo=13, routed)          1.435     1.953    reg_a/M_reg_a_out[2]
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.124     2.077 r  reg_a/io_led_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.756     2.832    reg_a/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y67         LUT3 (Prop_lut3_I2_O)        0.124     2.956 r  reg_a/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.837     3.794    reg_a/io_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X62Y66         LUT5 (Prop_lut5_I0_O)        0.124     3.918 r  reg_a/io_seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.836     4.753    reg_a/io_seg_OBUF[2]_inst_i_5_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I5_O)        0.124     4.877 r  reg_a/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.935     9.812    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    13.380 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.380    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.308ns  (logic 4.582ns (34.428%)  route 8.726ns (65.572%))
  Logic Levels:           6  (FDRE=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[2]/C
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  reg_a/M_register_q_reg[2]/Q
                         net (fo=13, routed)          1.435     1.953    reg_a/M_reg_a_out[2]
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.124     2.077 r  reg_a/io_led_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.832     2.908    reg_a/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.032 r  reg_a/io_led_OBUF[15]_inst_i_2/O
                         net (fo=12, routed)          0.649     3.681    reg_a/io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I0_O)        0.124     3.805 r  reg_a/io_seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.670     4.475    reg_a/io_seg_OBUF[0]_inst_i_4_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I2_O)        0.124     4.599 r  reg_a/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.141     9.740    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    13.308 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.308    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.278ns  (logic 4.784ns (36.028%)  route 8.494ns (63.972%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[2]/C
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  reg_a/M_register_q_reg[2]/Q
                         net (fo=13, routed)          1.435     1.953    reg_a/M_reg_a_out[2]
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.124     2.077 r  reg_a/io_led_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.756     2.832    reg_a/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y67         LUT3 (Prop_lut3_I2_O)        0.124     2.956 r  reg_a/io_seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.440     3.396    reg_a/io_seg_OBUF[6]_inst_i_7_n_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I0_O)        0.120     3.516 r  reg_a/io_seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.809     4.325    reg_a/io_seg_OBUF[5]_inst_i_5_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.327     4.652 r  reg_a/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.055     9.707    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    13.278 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.278    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.029ns  (logic 4.393ns (43.799%)  route 5.637ns (56.201%))
  Logic Levels:           5  (FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[2]/C
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  reg_a/M_register_q_reg[2]/Q
                         net (fo=13, routed)          1.435     1.953    reg_a/M_reg_a_out[2]
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.124     2.077 r  reg_a/io_led_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.832     2.908    reg_a/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.032 r  reg_a/io_led_OBUF[15]_inst_i_2/O
                         net (fo=12, routed)          0.698     3.730    reg_a/io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X62Y67         LUT5 (Prop_lut5_I0_O)        0.124     3.854 r  reg_a/io_led_OBUF[14]_inst_i_1/O
                         net (fo=2, routed)           2.672     6.527    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    10.029 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.029    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.932ns  (logic 4.391ns (44.208%)  route 5.541ns (55.792%))
  Logic Levels:           5  (FDRE=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[2]/C
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  reg_a/M_register_q_reg[2]/Q
                         net (fo=13, routed)          1.435     1.953    reg_a/M_reg_a_out[2]
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.124     2.077 r  reg_a/io_led_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.832     2.908    reg_a/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.032 r  reg_a/io_led_OBUF[15]_inst_i_2/O
                         net (fo=12, routed)          1.144     4.176    reg_a/io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X62Y66         LUT6 (Prop_lut6_I0_O)        0.124     4.300 r  reg_a/io_led_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           2.131     6.431    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501     9.932 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.932    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.754ns  (logic 4.700ns (48.190%)  route 5.053ns (51.810%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[2]/C
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  reg_a/M_register_q_reg[2]/Q
                         net (fo=13, routed)          1.435     1.953    reg_a/M_reg_a_out[2]
    SLICE_X62Y68         LUT6 (Prop_lut6_I3_O)        0.124     2.077 r  reg_a/io_led_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.832     2.908    reg_a/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124     3.032 r  reg_a/io_led_OBUF[15]_inst_i_2/O
                         net (fo=12, routed)          0.698     3.730    reg_a/io_led_OBUF[15]_inst_i_2_n_0
    SLICE_X62Y67         LUT4 (Prop_lut4_I0_O)        0.152     3.882 r  reg_a/io_led_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           2.089     5.971    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.782     9.754 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.754    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_a/M_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[0]/C
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_a/M_register_q_reg[0]/Q
                         net (fo=15, routed)          0.099     0.240    reg_a/M_reg_a_out[0]
    SLICE_X64Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.285 r  reg_a/io_led_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.285    reg_a/D[1]
    SLICE_X64Y68         FDRE                                         r  reg_a/M_register_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[13]/C
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_a/M_register_q_reg[13]/Q
                         net (fo=10, routed)          0.185     0.326    reg_a/M_reg_a_out[13]
    SLICE_X62Y67         LUT4 (Prop_lut4_I3_O)        0.042     0.368 r  reg_a/io_led_OBUF[13]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.368    reg_a/D[13]
    SLICE_X62Y67         FDRE                                         r  reg_a/M_register_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.207ns (49.438%)  route 0.212ns (50.562%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[11]/C
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  reg_a/M_register_q_reg[11]/Q
                         net (fo=19, routed)          0.212     0.376    reg_a/M_reg_a_out[11]
    SLICE_X60Y68         LUT2 (Prop_lut2_I1_O)        0.043     0.419 r  reg_a/io_led_OBUF[11]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.419    reg_a/D[11]
    SLICE_X60Y68         FDRE                                         r  reg_a/M_register_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.189ns (44.365%)  route 0.237ns (55.635%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[0]/C
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  reg_a/M_register_q_reg[0]/Q
                         net (fo=15, routed)          0.099     0.240    reg_a/M_reg_a_out[0]
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.048     0.288 r  reg_a/io_led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.138     0.426    reg_a/D[0]
    SLICE_X65Y68         FDRE                                         r  reg_a/M_register_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.157%)  route 0.255ns (57.843%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[9]/C
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_a/M_register_q_reg[9]/Q
                         net (fo=10, routed)          0.125     0.266    reg_a/M_reg_a_out[9]
    SLICE_X64Y67         LUT6 (Prop_lut6_I4_O)        0.045     0.311 r  reg_a/io_led_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.130     0.441    reg_a/D[10]
    SLICE_X64Y67         FDRE                                         r  reg_a/M_register_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.208ns (47.140%)  route 0.233ns (52.860%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[2]/C
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  reg_a/M_register_q_reg[2]/Q
                         net (fo=13, routed)          0.233     0.397    reg_a/M_reg_a_out[2]
    SLICE_X64Y68         LUT3 (Prop_lut3_I2_O)        0.044     0.441 r  reg_a/io_led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.000     0.441    reg_a/D[2]
    SLICE_X64Y68         FDRE                                         r  reg_a/M_register_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.186ns (36.689%)  route 0.321ns (63.311%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[5]/C
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_a/M_register_q_reg[5]/Q
                         net (fo=9, routed)           0.185     0.326    reg_a/M_reg_a_out[5]
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.045     0.371 r  reg_a/io_led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.136     0.507    reg_a/D[5]
    SLICE_X62Y68         FDRE                                         r  reg_a/M_register_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.209ns (37.481%)  route 0.349ns (62.519%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[3]/C
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  reg_a/M_register_q_reg[3]/Q
                         net (fo=12, routed)          0.160     0.324    reg_a/M_reg_a_out[3]
    SLICE_X64Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.369 r  reg_a/io_led_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.188     0.558    reg_a/D[3]
    SLICE_X64Y68         FDRE                                         r  reg_a/M_register_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.571ns  (logic 0.186ns (32.548%)  route 0.385ns (67.452%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[13]/C
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_a/M_register_q_reg[13]/Q
                         net (fo=10, routed)          0.139     0.280    reg_a/M_reg_a_out[13]
    SLICE_X62Y66         LUT6 (Prop_lut6_I3_O)        0.045     0.325 r  reg_a/io_led_OBUF[15]_inst_i_1/O
                         net (fo=2, routed)           0.247     0.571    reg_a/D[15]
    SLICE_X62Y66         FDRE                                         r  reg_a/M_register_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_a/M_register_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_a/M_register_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.184ns (31.911%)  route 0.393ns (68.089%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE                         0.000     0.000 r  reg_a/M_register_q_reg[0]/C
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_a/M_register_q_reg[0]/Q
                         net (fo=15, routed)          0.257     0.398    reg_a/M_reg_a_out[0]
    SLICE_X60Y68         LUT5 (Prop_lut5_I0_O)        0.043     0.441 r  reg_a/io_led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.136     0.577    reg_a/D[4]
    SLICE_X60Y68         FDRE                                         r  reg_a/M_register_q_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.590ns  (logic 4.334ns (37.392%)  route 7.256ns (62.608%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.204    segment_counter/CLK
    SLICE_X60Y64         FDRE                                         r  segment_counter/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.722 f  segment_counter/M_ctr_q_reg[11]/Q
                         net (fo=19, routed)          1.071     6.793    reg_a/M_segment_counter_value[1]
    SLICE_X60Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.917 r  reg_a/io_seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           1.045     7.961    reg_a/io_seg_OBUF[0]_inst_i_3_n_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I1_O)        0.124     8.085 r  reg_a/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.141    13.226    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    16.794 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.794    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.179ns  (logic 4.345ns (38.866%)  route 6.834ns (61.134%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.204    segment_counter/CLK
    SLICE_X60Y64         FDRE                                         r  segment_counter/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.722 f  segment_counter/M_ctr_q_reg[10]/Q
                         net (fo=19, routed)          0.959     6.681    reg_a/M_segment_counter_value[0]
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124     6.805 r  reg_a/io_seg_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.444     7.249    reg_a/io_seg_OBUF[3]_inst_i_3_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.373 r  reg_a/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.432    12.804    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    16.383 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.383    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.162ns  (logic 4.345ns (38.923%)  route 6.817ns (61.077%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.204    segment_counter/CLK
    SLICE_X60Y64         FDRE                                         r  segment_counter/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.722 f  segment_counter/M_ctr_q_reg[10]/Q
                         net (fo=19, routed)          1.001     6.723    reg_a/M_segment_counter_value[0]
    SLICE_X58Y67         LUT6 (Prop_lut6_I5_O)        0.124     6.847 r  reg_a/io_seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.500     7.347    reg_a/io_seg_OBUF[4]_inst_i_3_n_0
    SLICE_X59Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.471 r  reg_a/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.316    12.787    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    16.366 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.366    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.002ns  (logic 4.335ns (39.396%)  route 6.668ns (60.604%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.204    segment_counter/CLK
    SLICE_X60Y64         FDRE                                         r  segment_counter/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.722 f  segment_counter/M_ctr_q_reg[11]/Q
                         net (fo=19, routed)          1.175     6.897    reg_a/M_segment_counter_value[1]
    SLICE_X58Y66         LUT6 (Prop_lut6_I4_O)        0.124     7.021 r  reg_a/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.444     7.465    reg_a/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y66         LUT6 (Prop_lut6_I1_O)        0.124     7.589 r  reg_a/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.049    12.638    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    16.206 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.206    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.840ns  (logic 4.330ns (39.944%)  route 6.510ns (60.056%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.204    segment_counter/CLK
    SLICE_X60Y64         FDRE                                         r  segment_counter/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.722 f  segment_counter/M_ctr_q_reg[10]/Q
                         net (fo=19, routed)          0.686     6.408    reg_a/M_segment_counter_value[0]
    SLICE_X60Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.532 r  reg_a/io_seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.452     6.984    reg_a/io_seg_OBUF[1]_inst_i_3_n_0
    SLICE_X60Y66         LUT6 (Prop_lut6_I1_O)        0.124     7.108 r  reg_a/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.373    12.480    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    16.044 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.044    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.737ns  (logic 4.334ns (40.365%)  route 6.403ns (59.635%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.204    segment_counter/CLK
    SLICE_X60Y64         FDRE                                         r  segment_counter/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.722 f  segment_counter/M_ctr_q_reg[10]/Q
                         net (fo=19, routed)          1.035     6.757    reg_a/M_segment_counter_value[0]
    SLICE_X59Y66         LUT6 (Prop_lut6_I5_O)        0.124     6.881 r  reg_a/io_seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.433     7.314    reg_a/io_seg_OBUF[2]_inst_i_3_n_0
    SLICE_X59Y66         LUT6 (Prop_lut6_I1_O)        0.124     7.438 r  reg_a/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.935    12.373    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    15.941 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.941    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.657ns  (logic 4.337ns (40.696%)  route 6.320ns (59.304%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.204    segment_counter/CLK
    SLICE_X60Y64         FDRE                                         r  segment_counter/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.722 f  segment_counter/M_ctr_q_reg[11]/Q
                         net (fo=19, routed)          0.832     6.554    reg_a/M_segment_counter_value[1]
    SLICE_X61Y67         LUT6 (Prop_lut6_I4_O)        0.124     6.678 r  reg_a/io_seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.433     7.111    reg_a/io_seg_OBUF[5]_inst_i_3_n_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.235 r  reg_a/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.055    12.290    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    15.861 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.861    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.548ns  (logic 4.454ns (42.222%)  route 6.094ns (57.778%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.204    segment_counter/CLK
    SLICE_X60Y64         FDRE                                         r  segment_counter/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.722 r  segment_counter/M_ctr_q_reg[10]/Q
                         net (fo=19, routed)          1.231     6.953    segment_counter/M_segment_counter_value[0]
    SLICE_X58Y60         LUT2 (Prop_lut2_I1_O)        0.152     7.105 r  segment_counter/io_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.863    11.968    io_sel_OBUF[0]
    P8                   OBUF (Prop_obuf_I_O)         3.784    15.752 r  io_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.752    io_sel[0]
    P8                                                                r  io_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.287ns  (logic 4.218ns (41.002%)  route 6.069ns (58.998%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.204    segment_counter/CLK
    SLICE_X60Y64         FDRE                                         r  segment_counter/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.722 f  segment_counter/M_ctr_q_reg[10]/Q
                         net (fo=19, routed)          1.231     6.953    segment_counter/M_segment_counter_value[0]
    SLICE_X58Y60         LUT2 (Prop_lut2_I1_O)        0.124     7.077 r  segment_counter/io_sel_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.838    11.915    io_sel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.576    15.491 r  io_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.491    io_sel[1]
    R8                                                                r  io_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment_counter/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.204ns  (logic 4.208ns (41.237%)  route 5.996ns (58.763%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.620     5.204    segment_counter/CLK
    SLICE_X60Y64         FDRE                                         r  segment_counter/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.518     5.722 r  segment_counter/M_ctr_q_reg[10]/Q
                         net (fo=19, routed)          1.224     6.946    segment_counter/M_segment_counter_value[0]
    SLICE_X58Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.070 r  segment_counter/io_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.772    11.842    io_sel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.566    15.408 r  io_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.408    io_sel[2]
    N9                                                                r  io_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[15]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.517ns  (logic 0.141ns (27.263%)  route 0.376ns (72.737%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=54, routed)          0.376     2.049    reg_a/Q[0]
    SLICE_X62Y66         FDRE                                         r  reg_a/M_register_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[10]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.141ns (25.660%)  route 0.408ns (74.340%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=54, routed)          0.408     2.081    reg_a/Q[0]
    SLICE_X64Y67         FDRE                                         r  reg_a/M_register_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[7]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.141ns (25.660%)  route 0.408ns (74.340%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=54, routed)          0.408     2.081    reg_a/Q[0]
    SLICE_X64Y67         FDRE                                         r  reg_a/M_register_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[13]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.141ns (23.588%)  route 0.457ns (76.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=54, routed)          0.457     2.130    reg_a/Q[0]
    SLICE_X62Y67         FDRE                                         r  reg_a/M_register_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[14]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.141ns (23.588%)  route 0.457ns (76.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=54, routed)          0.457     2.130    reg_a/Q[0]
    SLICE_X62Y67         FDRE                                         r  reg_a/M_register_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[8]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.141ns (23.588%)  route 0.457ns (76.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=54, routed)          0.457     2.130    reg_a/Q[0]
    SLICE_X62Y67         FDRE                                         r  reg_a/M_register_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[9]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.598ns  (logic 0.141ns (23.588%)  route 0.457ns (76.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=54, routed)          0.457     2.130    reg_a/Q[0]
    SLICE_X62Y67         FDRE                                         r  reg_a/M_register_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.610ns  (logic 0.141ns (23.103%)  route 0.469ns (76.897%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=54, routed)          0.469     2.142    reg_a/Q[0]
    SLICE_X65Y68         FDRE                                         r  reg_a/M_register_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.610ns  (logic 0.141ns (23.103%)  route 0.469ns (76.897%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=54, routed)          0.469     2.142    reg_a/Q[0]
    SLICE_X64Y68         FDRE                                         r  reg_a/M_register_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_a/M_register_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.610ns  (logic 0.141ns (23.103%)  route 0.469ns (76.897%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.588     1.532    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDSE (Prop_fdse_C_Q)         0.141     1.673 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=54, routed)          0.469     2.142    reg_a/Q[0]
    SLICE_X64Y68         FDRE                                         r  reg_a/M_register_q_reg[2]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.997ns  (logic 1.634ns (23.350%)  route 5.363ns (76.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.733     6.243    reset_cond/rst_n_IBUF
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124     6.367 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.630     6.997    reset_cond/M_reset_cond_in
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.503     4.907    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.997ns  (logic 1.634ns (23.350%)  route 5.363ns (76.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.733     6.243    reset_cond/rst_n_IBUF
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124     6.367 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.630     6.997    reset_cond/M_reset_cond_in
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.503     4.907    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.997ns  (logic 1.634ns (23.350%)  route 5.363ns (76.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.733     6.243    reset_cond/rst_n_IBUF
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124     6.367 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.630     6.997    reset_cond/M_reset_cond_in
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.503     4.907    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.997ns  (logic 1.634ns (23.350%)  route 5.363ns (76.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.733     6.243    reset_cond/rst_n_IBUF
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.124     6.367 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.630     6.997    reset_cond/M_reset_cond_in
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.503     4.907    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.711ns  (logic 0.322ns (11.894%)  route 2.388ns (88.106%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.172     2.450    reset_cond/rst_n_IBUF
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.495 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.216     2.711    reset_cond/M_reset_cond_in
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     2.046    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.711ns  (logic 0.322ns (11.894%)  route 2.388ns (88.106%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.172     2.450    reset_cond/rst_n_IBUF
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.495 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.216     2.711    reset_cond/M_reset_cond_in
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     2.046    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.711ns  (logic 0.322ns (11.894%)  route 2.388ns (88.106%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.172     2.450    reset_cond/rst_n_IBUF
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.495 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.216     2.711    reset_cond/M_reset_cond_in
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     2.046    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.711ns  (logic 0.322ns (11.894%)  route 2.388ns (88.106%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.172     2.450    reset_cond/rst_n_IBUF
    SLICE_X58Y60         LUT1 (Prop_lut1_I0_O)        0.045     2.495 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.216     2.711    reset_cond/M_reset_cond_in
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.856     2.046    reset_cond/CLK
    SLICE_X61Y63         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





