

================================================================
== Vitis HLS Report for 'blockmatmul'
================================================================
* Date:           Wed Apr 12 06:50:00 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.196 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2057|     2578|  20.570 us|  25.780 us|  2058|  2579|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_blockmatmul_Pipeline_1_fu_206                            |blockmatmul_Pipeline_1                            |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
        |grp_blockmatmul_Pipeline_loadA_fu_242                        |blockmatmul_Pipeline_loadA                        |      520|      520|  5.200 us|  5.200 us|  520|  520|       no|
        |grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250  |blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2  |      259|      259|  2.590 us|  2.590 us|  259|  259|       no|
        |grp_blockmatmul_Pipeline_ps_i_fu_272                         |blockmatmul_Pipeline_ps_i                         |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- partialsum  |     1536|     1536|        24|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 4 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 5 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 9 [1/1] (2.32ns)   --->   "%AB = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 9 'alloca' 'AB' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%AB_1 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 10 'alloca' 'AB_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%AB_2 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 11 'alloca' 'AB_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (2.32ns)   --->   "%AB_3 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 12 'alloca' 'AB_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%AB_4 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 13 'alloca' 'AB_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 14 [1/1] (2.32ns)   --->   "%AB_5 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 14 'alloca' 'AB_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 15 [1/1] (2.32ns)   --->   "%AB_6 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 15 'alloca' 'AB_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 16 [1/1] (2.32ns)   --->   "%AB_7 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 16 'alloca' 'AB_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 17 [1/1] (2.32ns)   --->   "%AB_8 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 17 'alloca' 'AB_8' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (2.32ns)   --->   "%AB_9 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 18 'alloca' 'AB_9' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%AB_10 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 19 'alloca' 'AB_10' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%AB_11 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 20 'alloca' 'AB_11' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%AB_12 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 21 'alloca' 'AB_12' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%AB_13 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 22 'alloca' 'AB_13' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%AB_14 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 23 'alloca' 'AB_14' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%AB_15 = alloca i64 1" [LabB/BlockMatrix_design.cpp:7]   --->   Operation 24 'alloca' 'AB_15' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_1, i32 %AB, i32 %AB_1, i32 %AB_2, i32 %AB_3, i32 %AB_4, i32 %AB_5, i32 %AB_6, i32 %AB_7, i32 %AB_8, i32 %AB_9, i32 %AB_10, i32 %AB_11, i32 %AB_12, i32 %AB_13, i32 %AB_14, i32 %AB_15"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.95>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%it_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %it" [LabB/BlockMatrix_design.cpp:5]   --->   Operation 26 'read' 'it_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln5 = trunc i32 %it_read" [LabB/BlockMatrix_design.cpp:5]   --->   Operation 27 'trunc' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [LabB/BlockMatrix_design.cpp:5]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Arows, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %Arows"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %Bcols, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %Bcols"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ABpartial, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ABpartial"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %it"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %it, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_1, i32 %AB, i32 %AB_1, i32 %AB_2, i32 %AB_3, i32 %AB_4, i32 %AB_5, i32 %AB_6, i32 %AB_7, i32 %AB_8, i32 %AB_9, i32 %AB_10, i32 %AB_11, i32 %AB_12, i32 %AB_13, i32 %AB_14, i32 %AB_15"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 38 [1/1] (0.95ns)   --->   "%icmp_ln13 = icmp_eq  i2 %trunc_ln5, i2 0" [LabB/BlockMatrix_design.cpp:13]   --->   Operation 38 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %partialsum, void %VITIS_LOOP_16_1.preheader" [LabB/BlockMatrix_design.cpp:13]   --->   Operation 39 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 40 'wait' 'empty' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_loadA, i512 %Arows, i32 %A"   --->   Operation 41 'call' 'call_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_loadA, i512 %Arows, i32 %A"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_18 = wait i32 @_ssdm_op_Wait"   --->   Operation 43 'wait' 'empty_18' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %partialsum"   --->   Operation 44 'br' 'br_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 45 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln23 = store i7 0, i7 %k" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 46 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln23 = br void %ps_i" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 47 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%k_1 = load i7 %k" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 48 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (1.48ns)   --->   "%icmp_ln23 = icmp_eq  i7 %k_1, i7 64" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 49 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 50 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.87ns)   --->   "%add_ln23 = add i7 %k_1, i7 1" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 51 'add' 'add_ln23' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %ps_i.split, void %for.inc69.preheader" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 52 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i7 %k_1" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 53 'trunc' 'trunc_ln144' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln23 = store i7 %add_ln23, i7 %k" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 54 'store' 'store_ln23' <Predicate = (!icmp_ln23)> <Delay = 1.58>
ST_5 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2, i32 %AB, i32 %AB_1, i32 %AB_2, i32 %AB_3, i32 %AB_4, i32 %AB_5, i32 %AB_6, i32 %AB_7, i32 %AB_8, i32 %AB_9, i32 %AB_10, i32 %AB_11, i32 %AB_12, i32 %AB_13, i32 %AB_14, i32 %AB_15, i32 %ABpartial"   --->   Operation 55 'call' 'call_ln0' <Predicate = (icmp_ln23)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.73>
ST_6 : Operation 56 [1/1] (3.47ns)   --->   "%Bcols_read = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %Bcols" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'read' 'Bcols_read' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tempB_a = trunc i512 %Bcols_read" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'trunc' 'tempB_a' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 96, i32 127" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 128, i32 159" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 160, i32 191" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 416, i32 447" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 448, i32 479" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'partselect' 'trunc_ln145_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 480, i32 511" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'partselect' 'trunc_ln145_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tempB_a_1 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 32, i32 63" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'partselect' 'tempB_a_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 64, i32 95" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 192, i32 223" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 224, i32 255" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 256, i32 287" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 288, i32 319" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 320, i32 351" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 70 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 352, i32 383" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 71 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %Bcols_read, i32 384, i32 415" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 72 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [2/2] (3.25ns)   --->   "%call_ln144 = call void @blockmatmul_Pipeline_ps_i, i6 %trunc_ln144, i32 %AB_15, i32 %AB_14, i32 %AB_13, i32 %AB_12, i32 %AB_11, i32 %AB_10, i32 %AB_9, i32 %AB_8, i32 %AB_7, i32 %AB_6, i32 %AB_5, i32 %AB_4, i32 %AB_3, i32 %AB_2, i32 %AB_1, i32 %AB, i32 %tempB_a, i32 %tempB_a_1, i32 %tmp_14, i32 %tmp_s, i32 %tmp_12, i32 %tmp_13, i32 %tmp_16, i32 %tmp_17, i32 %tmp_18, i32 %tmp_19, i32 %tmp_20, i32 %tmp_21, i32 %tmp_22, i32 %tmp_15, i32 %trunc_ln145_2, i32 %trunc_ln145_3, i32 %A" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 73 'call' 'call_ln144' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 74 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/2] (0.00ns)   --->   "%call_ln144 = call void @blockmatmul_Pipeline_ps_i, i6 %trunc_ln144, i32 %AB_15, i32 %AB_14, i32 %AB_13, i32 %AB_12, i32 %AB_11, i32 %AB_10, i32 %AB_9, i32 %AB_8, i32 %AB_7, i32 %AB_6, i32 %AB_5, i32 %AB_4, i32 %AB_3, i32 %AB_2, i32 %AB_1, i32 %AB, i32 %tempB_a, i32 %tempB_a_1, i32 %tmp_14, i32 %tmp_s, i32 %tmp_12, i32 %tmp_13, i32 %tmp_16, i32 %tmp_17, i32 %tmp_18, i32 %tmp_19, i32 %tmp_20, i32 %tmp_21, i32 %tmp_22, i32 %tmp_15, i32 %trunc_ln145_2, i32 %trunc_ln145_3, i32 %A" [D:/tool/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 75 'call' 'call_ln144' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln23 = br void %ps_i" [LabB/BlockMatrix_design.cpp:23]   --->   Operation 76 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln0 = call void @blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2, i32 %AB, i32 %AB_1, i32 %AB_2, i32 %AB_3, i32 %AB_4, i32 %AB_5, i32 %AB_6, i32 %AB_7, i32 %AB_8, i32 %AB_9, i32 %AB_10, i32 %AB_11, i32 %AB_12, i32 %AB_13, i32 %AB_14, i32 %AB_15, i32 %ABpartial"   --->   Operation 77 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [LabB/BlockMatrix_design.cpp:39]   --->   Operation 78 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Arows]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Bcols]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ABpartial]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ it]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
AB                 (alloca           ) [ 001111111]
AB_1               (alloca           ) [ 001111111]
AB_2               (alloca           ) [ 001111111]
AB_3               (alloca           ) [ 001111111]
AB_4               (alloca           ) [ 001111111]
AB_5               (alloca           ) [ 001111111]
AB_6               (alloca           ) [ 001111111]
AB_7               (alloca           ) [ 001111111]
AB_8               (alloca           ) [ 001111111]
AB_9               (alloca           ) [ 001111111]
AB_10              (alloca           ) [ 001111111]
AB_11              (alloca           ) [ 001111111]
AB_12              (alloca           ) [ 001111111]
AB_13              (alloca           ) [ 001111111]
AB_14              (alloca           ) [ 001111111]
AB_15              (alloca           ) [ 001111111]
it_read            (read             ) [ 000000000]
trunc_ln5          (trunc            ) [ 000000000]
spectopmodule_ln5  (spectopmodule    ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000]
specinterface_ln0  (specinterface    ) [ 000000000]
call_ln0           (call             ) [ 000000000]
icmp_ln13          (icmp             ) [ 001110000]
br_ln13            (br               ) [ 000000000]
empty              (wait             ) [ 000000000]
call_ln0           (call             ) [ 000000000]
empty_18           (wait             ) [ 000000000]
br_ln0             (br               ) [ 000000000]
k                  (alloca           ) [ 000011110]
store_ln23         (store            ) [ 000000000]
br_ln23            (br               ) [ 000000000]
k_1                (load             ) [ 000000000]
icmp_ln23          (icmp             ) [ 000001110]
empty_19           (speclooptripcount) [ 000000000]
add_ln23           (add              ) [ 000000000]
br_ln23            (br               ) [ 000000000]
trunc_ln144        (trunc            ) [ 000000110]
store_ln23         (store            ) [ 000000000]
Bcols_read         (read             ) [ 000000000]
tempB_a            (trunc            ) [ 000000010]
tmp_s              (partselect       ) [ 000000010]
tmp_12             (partselect       ) [ 000000010]
tmp_13             (partselect       ) [ 000000010]
tmp_15             (partselect       ) [ 000000010]
trunc_ln145_2      (partselect       ) [ 000000010]
trunc_ln145_3      (partselect       ) [ 000000010]
tempB_a_1          (partselect       ) [ 000000010]
tmp_14             (partselect       ) [ 000000010]
tmp_16             (partselect       ) [ 000000010]
tmp_17             (partselect       ) [ 000000010]
tmp_18             (partselect       ) [ 000000010]
tmp_19             (partselect       ) [ 000000010]
tmp_20             (partselect       ) [ 000000010]
tmp_21             (partselect       ) [ 000000010]
tmp_22             (partselect       ) [ 000000010]
specloopname_ln144 (specloopname     ) [ 000000000]
call_ln144         (call             ) [ 000000000]
br_ln23            (br               ) [ 000000000]
call_ln0           (call             ) [ 000000000]
ret_ln39           (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Arows">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Arows"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Bcols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Bcols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ABpartial">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ABpartial"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="it">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="it"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_Pipeline_loadA"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="blockmatmul_Pipeline_ps_i"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="AB_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="AB_1_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="AB_2_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_2/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="AB_3_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_3/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="AB_4_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_4/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="AB_5_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_5/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="AB_6_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_6/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="AB_7_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_7/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="AB_8_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_8/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="AB_9_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_9/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="AB_10_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_10/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="AB_11_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_11/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="AB_12_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_12/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="AB_13_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_13/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="AB_14_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_14/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="AB_15_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="AB_15/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="k_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="194" class="1004" name="it_read_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="it_read/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="Bcols_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="512" slack="0"/>
<pin id="202" dir="0" index="1" bw="512" slack="0"/>
<pin id="203" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Bcols_read/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_blockmatmul_Pipeline_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="0" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="0" index="2" bw="32" slack="0"/>
<pin id="210" dir="0" index="3" bw="32" slack="0"/>
<pin id="211" dir="0" index="4" bw="32" slack="0"/>
<pin id="212" dir="0" index="5" bw="32" slack="0"/>
<pin id="213" dir="0" index="6" bw="32" slack="0"/>
<pin id="214" dir="0" index="7" bw="32" slack="0"/>
<pin id="215" dir="0" index="8" bw="32" slack="0"/>
<pin id="216" dir="0" index="9" bw="32" slack="0"/>
<pin id="217" dir="0" index="10" bw="32" slack="0"/>
<pin id="218" dir="0" index="11" bw="32" slack="0"/>
<pin id="219" dir="0" index="12" bw="32" slack="0"/>
<pin id="220" dir="0" index="13" bw="32" slack="0"/>
<pin id="221" dir="0" index="14" bw="32" slack="0"/>
<pin id="222" dir="0" index="15" bw="32" slack="0"/>
<pin id="223" dir="0" index="16" bw="32" slack="0"/>
<pin id="224" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_blockmatmul_Pipeline_loadA_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="512" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="254" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="17" bw="32" slack="0"/>
<pin id="269" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_blockmatmul_Pipeline_ps_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="6" slack="1"/>
<pin id="275" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="18" bw="32" slack="0"/>
<pin id="292" dir="0" index="19" bw="32" slack="0"/>
<pin id="293" dir="0" index="20" bw="32" slack="0"/>
<pin id="294" dir="0" index="21" bw="32" slack="0"/>
<pin id="295" dir="0" index="22" bw="32" slack="0"/>
<pin id="296" dir="0" index="23" bw="32" slack="0"/>
<pin id="297" dir="0" index="24" bw="32" slack="0"/>
<pin id="298" dir="0" index="25" bw="32" slack="0"/>
<pin id="299" dir="0" index="26" bw="32" slack="0"/>
<pin id="300" dir="0" index="27" bw="32" slack="0"/>
<pin id="301" dir="0" index="28" bw="32" slack="0"/>
<pin id="302" dir="0" index="29" bw="32" slack="0"/>
<pin id="303" dir="0" index="30" bw="32" slack="0"/>
<pin id="304" dir="0" index="31" bw="32" slack="0"/>
<pin id="305" dir="0" index="32" bw="32" slack="0"/>
<pin id="306" dir="0" index="33" bw="32" slack="0"/>
<pin id="307" dir="0" index="34" bw="32" slack="0"/>
<pin id="308" dir="1" index="35" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln144/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln5_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln5/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp_ln13_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln23_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="7" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="k_1_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="1"/>
<pin id="328" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="icmp_ln23_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="7" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln23_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln144_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln23_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="7" slack="0"/>
<pin id="347" dir="0" index="1" bw="7" slack="1"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tempB_a_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="512" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tempB_a/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_s_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="0" index="1" bw="512" slack="0"/>
<pin id="358" dir="0" index="2" bw="8" slack="0"/>
<pin id="359" dir="0" index="3" bw="8" slack="0"/>
<pin id="360" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_12_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="512" slack="0"/>
<pin id="369" dir="0" index="2" bw="9" slack="0"/>
<pin id="370" dir="0" index="3" bw="9" slack="0"/>
<pin id="371" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_13_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="512" slack="0"/>
<pin id="380" dir="0" index="2" bw="9" slack="0"/>
<pin id="381" dir="0" index="3" bw="9" slack="0"/>
<pin id="382" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_15_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="0" index="1" bw="512" slack="0"/>
<pin id="391" dir="0" index="2" bw="10" slack="0"/>
<pin id="392" dir="0" index="3" bw="10" slack="0"/>
<pin id="393" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="trunc_ln145_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="512" slack="0"/>
<pin id="402" dir="0" index="2" bw="10" slack="0"/>
<pin id="403" dir="0" index="3" bw="10" slack="0"/>
<pin id="404" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_2/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln145_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="512" slack="0"/>
<pin id="413" dir="0" index="2" bw="10" slack="0"/>
<pin id="414" dir="0" index="3" bw="10" slack="0"/>
<pin id="415" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_3/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tempB_a_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="512" slack="0"/>
<pin id="424" dir="0" index="2" bw="7" slack="0"/>
<pin id="425" dir="0" index="3" bw="7" slack="0"/>
<pin id="426" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tempB_a_1/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_14_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="512" slack="0"/>
<pin id="435" dir="0" index="2" bw="8" slack="0"/>
<pin id="436" dir="0" index="3" bw="8" slack="0"/>
<pin id="437" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_16_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="512" slack="0"/>
<pin id="446" dir="0" index="2" bw="9" slack="0"/>
<pin id="447" dir="0" index="3" bw="9" slack="0"/>
<pin id="448" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_17_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="512" slack="0"/>
<pin id="457" dir="0" index="2" bw="9" slack="0"/>
<pin id="458" dir="0" index="3" bw="9" slack="0"/>
<pin id="459" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_18_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="512" slack="0"/>
<pin id="468" dir="0" index="2" bw="10" slack="0"/>
<pin id="469" dir="0" index="3" bw="10" slack="0"/>
<pin id="470" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_19_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="0"/>
<pin id="478" dir="0" index="1" bw="512" slack="0"/>
<pin id="479" dir="0" index="2" bw="10" slack="0"/>
<pin id="480" dir="0" index="3" bw="10" slack="0"/>
<pin id="481" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_20_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="512" slack="0"/>
<pin id="490" dir="0" index="2" bw="10" slack="0"/>
<pin id="491" dir="0" index="3" bw="10" slack="0"/>
<pin id="492" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp_21_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="0"/>
<pin id="500" dir="0" index="1" bw="512" slack="0"/>
<pin id="501" dir="0" index="2" bw="10" slack="0"/>
<pin id="502" dir="0" index="3" bw="10" slack="0"/>
<pin id="503" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_22_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="0"/>
<pin id="511" dir="0" index="1" bw="512" slack="0"/>
<pin id="512" dir="0" index="2" bw="10" slack="0"/>
<pin id="513" dir="0" index="3" bw="10" slack="0"/>
<pin id="514" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="520" class="1005" name="icmp_ln13_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="2"/>
<pin id="522" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="524" class="1005" name="k_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="534" class="1005" name="trunc_ln144_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="1"/>
<pin id="536" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln144 "/>
</bind>
</comp>

<comp id="539" class="1005" name="tempB_a_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempB_a "/>
</bind>
</comp>

<comp id="544" class="1005" name="tmp_s_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="549" class="1005" name="tmp_12_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="554" class="1005" name="tmp_13_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="559" class="1005" name="tmp_15_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="564" class="1005" name="trunc_ln145_2_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_2 "/>
</bind>
</comp>

<comp id="569" class="1005" name="trunc_ln145_3_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln145_3 "/>
</bind>
</comp>

<comp id="574" class="1005" name="tempB_a_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tempB_a_1 "/>
</bind>
</comp>

<comp id="579" class="1005" name="tmp_14_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="584" class="1005" name="tmp_16_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_17_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="1"/>
<pin id="591" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="594" class="1005" name="tmp_18_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_19_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="604" class="1005" name="tmp_20_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_21_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="614" class="1005" name="tmp_22_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="10" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="10" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="10" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="42" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="56" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="226"><net_src comp="126" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="227"><net_src comp="130" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="228"><net_src comp="134" pin="1"/><net_sink comp="206" pin=3"/></net>

<net id="229"><net_src comp="138" pin="1"/><net_sink comp="206" pin=4"/></net>

<net id="230"><net_src comp="142" pin="1"/><net_sink comp="206" pin=5"/></net>

<net id="231"><net_src comp="146" pin="1"/><net_sink comp="206" pin=6"/></net>

<net id="232"><net_src comp="150" pin="1"/><net_sink comp="206" pin=7"/></net>

<net id="233"><net_src comp="154" pin="1"/><net_sink comp="206" pin=8"/></net>

<net id="234"><net_src comp="158" pin="1"/><net_sink comp="206" pin=9"/></net>

<net id="235"><net_src comp="162" pin="1"/><net_sink comp="206" pin=10"/></net>

<net id="236"><net_src comp="166" pin="1"/><net_sink comp="206" pin=11"/></net>

<net id="237"><net_src comp="170" pin="1"/><net_sink comp="206" pin=12"/></net>

<net id="238"><net_src comp="174" pin="1"/><net_sink comp="206" pin=13"/></net>

<net id="239"><net_src comp="178" pin="1"/><net_sink comp="206" pin=14"/></net>

<net id="240"><net_src comp="182" pin="1"/><net_sink comp="206" pin=15"/></net>

<net id="241"><net_src comp="186" pin="1"/><net_sink comp="206" pin=16"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="8" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="271"><net_src comp="4" pin="0"/><net_sink comp="250" pin=17"/></net>

<net id="309"><net_src comp="120" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="310"><net_src comp="8" pin="0"/><net_sink comp="272" pin=34"/></net>

<net id="314"><net_src comp="194" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="36" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="333"><net_src comp="326" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="46" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="326" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="52" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="326" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="335" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="200" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="272" pin=18"/></net>

<net id="361"><net_src comp="58" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="200" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="60" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="62" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="365"><net_src comp="355" pin="4"/><net_sink comp="272" pin=21"/></net>

<net id="372"><net_src comp="58" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="200" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="64" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="66" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="376"><net_src comp="366" pin="4"/><net_sink comp="272" pin=22"/></net>

<net id="383"><net_src comp="58" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="384"><net_src comp="200" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="68" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="386"><net_src comp="70" pin="0"/><net_sink comp="377" pin=3"/></net>

<net id="387"><net_src comp="377" pin="4"/><net_sink comp="272" pin=23"/></net>

<net id="394"><net_src comp="58" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="200" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="396"><net_src comp="72" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="397"><net_src comp="74" pin="0"/><net_sink comp="388" pin=3"/></net>

<net id="398"><net_src comp="388" pin="4"/><net_sink comp="272" pin=31"/></net>

<net id="405"><net_src comp="58" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="200" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="76" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="78" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="409"><net_src comp="399" pin="4"/><net_sink comp="272" pin=32"/></net>

<net id="416"><net_src comp="58" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="200" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="80" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="82" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="420"><net_src comp="410" pin="4"/><net_sink comp="272" pin=33"/></net>

<net id="427"><net_src comp="58" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="200" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="84" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="86" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="431"><net_src comp="421" pin="4"/><net_sink comp="272" pin=19"/></net>

<net id="438"><net_src comp="58" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="200" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="88" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="90" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="442"><net_src comp="432" pin="4"/><net_sink comp="272" pin=20"/></net>

<net id="449"><net_src comp="58" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="200" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="92" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="452"><net_src comp="94" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="453"><net_src comp="443" pin="4"/><net_sink comp="272" pin=24"/></net>

<net id="460"><net_src comp="58" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="200" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="96" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="98" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="464"><net_src comp="454" pin="4"/><net_sink comp="272" pin=25"/></net>

<net id="471"><net_src comp="58" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="200" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="100" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="102" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="475"><net_src comp="465" pin="4"/><net_sink comp="272" pin=26"/></net>

<net id="482"><net_src comp="58" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="200" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="484"><net_src comp="104" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="485"><net_src comp="106" pin="0"/><net_sink comp="476" pin=3"/></net>

<net id="486"><net_src comp="476" pin="4"/><net_sink comp="272" pin=27"/></net>

<net id="493"><net_src comp="58" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="200" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="108" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="110" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="497"><net_src comp="487" pin="4"/><net_sink comp="272" pin=28"/></net>

<net id="504"><net_src comp="58" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="200" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="112" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="114" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="508"><net_src comp="498" pin="4"/><net_sink comp="272" pin=29"/></net>

<net id="515"><net_src comp="58" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="200" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="116" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="118" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="519"><net_src comp="509" pin="4"/><net_sink comp="272" pin=30"/></net>

<net id="523"><net_src comp="315" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="190" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="537"><net_src comp="341" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="542"><net_src comp="350" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="272" pin=18"/></net>

<net id="547"><net_src comp="355" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="272" pin=21"/></net>

<net id="552"><net_src comp="366" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="272" pin=22"/></net>

<net id="557"><net_src comp="377" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="272" pin=23"/></net>

<net id="562"><net_src comp="388" pin="4"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="272" pin=31"/></net>

<net id="567"><net_src comp="399" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="272" pin=32"/></net>

<net id="572"><net_src comp="410" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="272" pin=33"/></net>

<net id="577"><net_src comp="421" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="272" pin=19"/></net>

<net id="582"><net_src comp="432" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="272" pin=20"/></net>

<net id="587"><net_src comp="443" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="272" pin=24"/></net>

<net id="592"><net_src comp="454" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="272" pin=25"/></net>

<net id="597"><net_src comp="465" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="272" pin=26"/></net>

<net id="602"><net_src comp="476" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="272" pin=27"/></net>

<net id="607"><net_src comp="487" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="272" pin=28"/></net>

<net id="612"><net_src comp="498" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="272" pin=29"/></net>

<net id="617"><net_src comp="509" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="272" pin=30"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ABpartial | {5 8 }
	Port: A | {2 3 }
 - Input state : 
	Port: blockmatmul : Arows | {2 3 }
	Port: blockmatmul : Bcols | {6 }
	Port: blockmatmul : it | {2 }
	Port: blockmatmul : A | {6 7 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
		icmp_ln13 : 1
		br_ln13 : 2
	State 3
	State 4
		store_ln23 : 1
	State 5
		icmp_ln23 : 1
		add_ln23 : 1
		br_ln23 : 2
		trunc_ln144 : 1
		store_ln23 : 2
	State 6
		call_ln144 : 1
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                       Functional Unit                       |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |              grp_blockmatmul_Pipeline_1_fu_206              |    0    |    0    |    9    |    25   |
|   call   |            grp_blockmatmul_Pipeline_loadA_fu_242            |    0    |  9.2152 |   506   |   239   |
|          | grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_250 |    0    |  25.408 |   133   |   298   |
|          |             grp_blockmatmul_Pipeline_ps_i_fu_272            |    48   |  26.996 |   3781  |   1599  |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                       icmp_ln13_fu_315                      |    0    |    0    |    0    |    8    |
|          |                       icmp_ln23_fu_329                      |    0    |    0    |    0    |    10   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                       add_ln23_fu_335                       |    0    |    0    |    0    |    14   |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                     it_read_read_fu_194                     |    0    |    0    |    0    |    0    |
|          |                    Bcols_read_read_fu_200                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                       trunc_ln5_fu_311                      |    0    |    0    |    0    |    0    |
|   trunc  |                      trunc_ln144_fu_341                     |    0    |    0    |    0    |    0    |
|          |                        tempB_a_fu_350                       |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|          |                         tmp_s_fu_355                        |    0    |    0    |    0    |    0    |
|          |                        tmp_12_fu_366                        |    0    |    0    |    0    |    0    |
|          |                        tmp_13_fu_377                        |    0    |    0    |    0    |    0    |
|          |                        tmp_15_fu_388                        |    0    |    0    |    0    |    0    |
|          |                     trunc_ln145_2_fu_399                    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln145_3_fu_410                    |    0    |    0    |    0    |    0    |
|          |                       tempB_a_1_fu_421                      |    0    |    0    |    0    |    0    |
|partselect|                        tmp_14_fu_432                        |    0    |    0    |    0    |    0    |
|          |                        tmp_16_fu_443                        |    0    |    0    |    0    |    0    |
|          |                        tmp_17_fu_454                        |    0    |    0    |    0    |    0    |
|          |                        tmp_18_fu_465                        |    0    |    0    |    0    |    0    |
|          |                        tmp_19_fu_476                        |    0    |    0    |    0    |    0    |
|          |                        tmp_20_fu_487                        |    0    |    0    |    0    |    0    |
|          |                        tmp_21_fu_498                        |    0    |    0    |    0    |    0    |
|          |                        tmp_22_fu_509                        |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                             |    48   | 61.6192 |   4429  |   2193  |
|----------|-------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|  A  |    2   |    0   |    0   |    0   |
|  AB |    0   |   64   |    8   |    0   |
| AB_1|    0   |   64   |    8   |    0   |
|AB_10|    0   |   64   |    8   |    0   |
|AB_11|    0   |   64   |    8   |    0   |
|AB_12|    0   |   64   |    8   |    0   |
|AB_13|    0   |   64   |    8   |    0   |
|AB_14|    0   |   64   |    8   |    0   |
|AB_15|    0   |   64   |    8   |    0   |
| AB_2|    0   |   64   |    8   |    0   |
| AB_3|    0   |   64   |    8   |    0   |
| AB_4|    0   |   64   |    8   |    0   |
| AB_5|    0   |   64   |    8   |    0   |
| AB_6|    0   |   64   |    8   |    0   |
| AB_7|    0   |   64   |    8   |    0   |
| AB_8|    0   |   64   |    8   |    0   |
| AB_9|    0   |   64   |    8   |    0   |
+-----+--------+--------+--------+--------+
|Total|    2   |  1024  |   128  |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  icmp_ln13_reg_520  |    1   |
|      k_reg_524      |    7   |
|  tempB_a_1_reg_574  |   32   |
|   tempB_a_reg_539   |   32   |
|    tmp_12_reg_549   |   32   |
|    tmp_13_reg_554   |   32   |
|    tmp_14_reg_579   |   32   |
|    tmp_15_reg_559   |   32   |
|    tmp_16_reg_584   |   32   |
|    tmp_17_reg_589   |   32   |
|    tmp_18_reg_594   |   32   |
|    tmp_19_reg_599   |   32   |
|    tmp_20_reg_604   |   32   |
|    tmp_21_reg_609   |   32   |
|    tmp_22_reg_614   |   32   |
|    tmp_s_reg_544    |   32   |
| trunc_ln144_reg_534 |    6   |
|trunc_ln145_2_reg_564|   32   |
|trunc_ln145_3_reg_569|   32   |
+---------------------+--------+
|        Total        |   526  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
| grp_blockmatmul_Pipeline_ps_i_fu_272 |  p18 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_272 |  p19 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_272 |  p20 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_272 |  p21 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_272 |  p22 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_272 |  p23 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_272 |  p24 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_272 |  p25 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_272 |  p26 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_272 |  p27 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_272 |  p28 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_272 |  p29 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_272 |  p30 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_272 |  p31 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_272 |  p32 |   2  |  32  |   64   ||    9    |
| grp_blockmatmul_Pipeline_ps_i_fu_272 |  p33 |   2  |  32  |   64   ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |  1024  ||  25.408 ||   144   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   48   |   61   |  4429  |  2193  |    -   |
|   Memory  |    2   |    -   |    -   |  1024  |   128  |    0   |
|Multiplexer|    -   |    -   |   25   |    -   |   144  |    -   |
|  Register |    -   |    -   |    -   |   526  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   48   |   87   |  5979  |  2465  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
