
*** Running vivado
    with args -log clock_wizard_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clock_wizard_wrapper.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

WARNING: [Common 17-1221] Tcl app 'designutils' is out of date for this release. Please run tclapp::reset_tclstore and reinstall the app.
source clock_wizard_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2983.328 ; gain = 2.023 ; free physical = 41932 ; free virtual = 400511
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/asic/cad/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3095.375 ; gain = 112.047 ; free physical = 41894 ; free virtual = 400473
Command: read_checkpoint -auto_incremental -incremental /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/utils_1/imports/synth_1/cms_pix_28_fw_top_bd_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/utils_1/imports/synth_1/cms_pix_28_fw_top_bd_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top clock_wizard_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1728
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3288.367 ; gain = 192.992 ; free physical = 39466 ; free virtual = 398045
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock_wizard_wrapper' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/hdl/clock_wizard_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'clock_wizard' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/synth/clock_wizard.v:12]
INFO: [Synth 8-6157] synthesizing module 'clock_wizard_axi_interconnect_0_0' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/synth/clock_wizard.v:293]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_16YKQRZ' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/synth/clock_wizard.v:603]
INFO: [Synth 8-6157] synthesizing module 'clock_wizard_auto_ds_0' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/synth_1/.Xil/Vivado-892-fasic-beast2.fnal.gov/realtime/clock_wizard_auto_ds_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_wizard_auto_ds_0' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/synth_1/.Xil/Vivado-892-fasic-beast2.fnal.gov/realtime/clock_wizard_auto_ds_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_wizard_auto_pc_0' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/synth_1/.Xil/Vivado-892-fasic-beast2.fnal.gov/realtime/clock_wizard_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_wizard_auto_pc_0' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/synth_1/.Xil/Vivado-892-fasic-beast2.fnal.gov/realtime/clock_wizard_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_16YKQRZ' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/synth/clock_wizard.v:603]
INFO: [Synth 8-6155] done synthesizing module 'clock_wizard_axi_interconnect_0_0' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/synth/clock_wizard.v:293]
INFO: [Synth 8-6157] synthesizing module 'clock_wizard_clk_wiz_0_0' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/synth_1/.Xil/Vivado-892-fasic-beast2.fnal.gov/realtime/clock_wizard_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_wizard_clk_wiz_0_0' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/synth_1/.Xil/Vivado-892-fasic-beast2.fnal.gov/realtime/clock_wizard_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_wizard_fw_top_v_0_0' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/synth_1/.Xil/Vivado-892-fasic-beast2.fnal.gov/realtime/clock_wizard_fw_top_v_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_wizard_fw_top_v_0_0' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/synth_1/.Xil/Vivado-892-fasic-beast2.fnal.gov/realtime/clock_wizard_fw_top_v_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_wizard_proc_sys_reset_0_0' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/synth_1/.Xil/Vivado-892-fasic-beast2.fnal.gov/realtime/clock_wizard_proc_sys_reset_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_wizard_proc_sys_reset_0_0' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/synth_1/.Xil/Vivado-892-fasic-beast2.fnal.gov/realtime/clock_wizard_proc_sys_reset_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'clock_wizard_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/synth/clock_wizard.v:241]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'clock_wizard_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/synth/clock_wizard.v:241]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'clock_wizard_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/synth/clock_wizard.v:241]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'clock_wizard_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/synth/clock_wizard.v:241]
INFO: [Synth 8-6157] synthesizing module 'clock_wizard_zynq_ultra_ps_e_0_0' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/synth_1/.Xil/Vivado-892-fasic-beast2.fnal.gov/realtime/clock_wizard_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_wizard_zynq_ultra_ps_e_0_0' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/synth_1/.Xil/Vivado-892-fasic-beast2.fnal.gov/realtime/clock_wizard_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'clock_wizard_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/synth/clock_wizard.v:249]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'clock_wizard_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/synth/clock_wizard.v:249]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'clock_wizard_zynq_ultra_ps_e_0_0' has 43 connections declared, but only 41 given [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/synth/clock_wizard.v:249]
INFO: [Synth 8-6155] done synthesizing module 'clock_wizard' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/synth/clock_wizard.v:12]
INFO: [Synth 8-6155] done synthesizing module 'clock_wizard_wrapper' (0#1) [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/hdl/clock_wizard_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_16YKQRZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_16YKQRZ is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module clock_wizard_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module clock_wizard_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3352.320 ; gain = 256.945 ; free physical = 40507 ; free virtual = 399087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3370.121 ; gain = 274.746 ; free physical = 40490 ; free virtual = 399070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3370.121 ; gain = 274.746 ; free physical = 40490 ; free virtual = 399070
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3370.125 ; gain = 0.000 ; free physical = 40550 ; free virtual = 399130
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_zynq_ultra_ps_e_0_0/clock_wizard_zynq_ultra_ps_e_0_0/clock_wizard_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'clock_wizard_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3437.898 ; gain = 11.910 ; free physical = 40572 ; free virtual = 399152
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_zynq_ultra_ps_e_0_0/clock_wizard_zynq_ultra_ps_e_0_0/clock_wizard_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'clock_wizard_i/zynq_ultra_ps_e_0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0_in_context.xdc] for cell 'clock_wizard_i/clk_wiz_0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0/clock_wizard_clk_wiz_0_0_in_context.xdc] for cell 'clock_wizard_i/clk_wiz_0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_proc_sys_reset_0_0/clock_wizard_proc_sys_reset_0_0/clock_wizard_proc_sys_reset_0_0_in_context.xdc] for cell 'clock_wizard_i/proc_sys_reset_0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_proc_sys_reset_0_0/clock_wizard_proc_sys_reset_0_0/clock_wizard_proc_sys_reset_0_0_in_context.xdc] for cell 'clock_wizard_i/proc_sys_reset_0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_auto_ds_0/clock_wizard_auto_ds_0/clock_wizard_auto_ds_0_in_context.xdc] for cell 'clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_auto_ds_0/clock_wizard_auto_ds_0/clock_wizard_auto_ds_0_in_context.xdc] for cell 'clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_auto_pc_0/clock_wizard_auto_pc_0/clock_wizard_auto_pc_0_in_context.xdc] for cell 'clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_auto_pc_0/clock_wizard_auto_pc_0/clock_wizard_auto_pc_0_in_context.xdc] for cell 'clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_fw_top_v_0_0/clock_wizard_fw_top_v_0_0/clock_wizard_fw_top_v_0_0_in_context.xdc] for cell 'clock_wizard_i/fw_top_v_0'
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.gen/sources_1/bd/clock_wizard/ip/clock_wizard_fw_top_v_0_0/clock_wizard_fw_top_v_0_0/clock_wizard_fw_top_v_0_0_in_context.xdc] for cell 'clock_wizard_i/fw_top_v_0'
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.srcs/constrs_1/new/cms_pix_28_test_firmware.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clock_wizard_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clock_wizard_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3437.898 ; gain = 0.000 ; free physical = 40572 ; free virtual = 399152
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3437.898 ; gain = 0.000 ; free physical = 40572 ; free virtual = 399152
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3437.898 ; gain = 342.523 ; free physical = 40523 ; free virtual = 399103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3437.898 ; gain = 342.523 ; free physical = 40523 ; free virtual = 399103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for clock_wizard_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clock_wizard_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clock_wizard_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clock_wizard_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clock_wizard_i/axi_interconnect_0/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clock_wizard_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clock_wizard_i/axi_interconnect_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clock_wizard_i/fw_top_v_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3437.898 ; gain = 342.523 ; free physical = 40523 ; free virtual = 399103
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3437.898 ; gain = 342.523 ; free physical = 40526 ; free virtual = 399106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ACLK in module clock_wizard_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESETN in module clock_wizard_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module clock_wizard_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module clock_wizard_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3437.898 ; gain = 342.523 ; free physical = 40513 ; free virtual = 399097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 3824.941 ; gain = 729.566 ; free physical = 40036 ; free virtual = 398621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 3824.941 ; gain = 729.566 ; free physical = 40036 ; free virtual = 398621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 3843.965 ; gain = 748.590 ; free physical = 40035 ; free virtual = 398620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3849.906 ; gain = 754.531 ; free physical = 40032 ; free virtual = 398617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3849.906 ; gain = 754.531 ; free physical = 40032 ; free virtual = 398617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3849.906 ; gain = 754.531 ; free physical = 40032 ; free virtual = 398616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3849.906 ; gain = 754.531 ; free physical = 40032 ; free virtual = 398616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3849.906 ; gain = 754.531 ; free physical = 40032 ; free virtual = 398616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3849.906 ; gain = 754.531 ; free physical = 40032 ; free virtual = 398616
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |clock_wizard_auto_ds_0           |         1|
|2     |clock_wizard_auto_pc_0           |         1|
|3     |clock_wizard_clk_wiz_0_0         |         1|
|4     |clock_wizard_fw_top_v_0_0        |         1|
|5     |clock_wizard_proc_sys_reset_0_0  |         1|
|6     |clock_wizard_zynq_ultra_ps_e_0_0 |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |clock_wizard_auto_ds           |     1|
|2     |clock_wizard_auto_pc           |     1|
|3     |clock_wizard_clk_wiz_0         |     1|
|4     |clock_wizard_fw_top_v_0        |     1|
|5     |clock_wizard_proc_sys_reset_0  |     1|
|6     |clock_wizard_zynq_ultra_ps_e_0 |     1|
|7     |IBUF                           |     5|
|8     |OBUF                           |    10|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3849.906 ; gain = 754.531 ; free physical = 40032 ; free virtual = 398616
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 3849.906 ; gain = 686.754 ; free physical = 40073 ; free virtual = 398657
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 3849.910 ; gain = 754.531 ; free physical = 40073 ; free virtual = 398657
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3861.875 ; gain = 0.000 ; free physical = 40166 ; free virtual = 398751
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3887.660 ; gain = 0.000 ; free physical = 40091 ; free virtual = 398676
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 5 instances

Synth Design complete, checksum: b6357c8c
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 3887.660 ; gain = 792.285 ; free physical = 40294 ; free virtual = 398879
INFO: [Common 17-1381] The checkpoint '/asic/projects/C/CMS_PIX_28/gingu/spacely/spacely-caribou-common-blocks/cms_pix_28_test_firmware/vivado/cms_pix_28_test_firmware.runs/synth_1/clock_wizard_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clock_wizard_wrapper_utilization_synth.rpt -pb clock_wizard_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 21 17:37:56 2024...
