<session jtag_chain="USB-Blaster [USB-0]" jtag_device="@1: EP2C(15|20) (0x020B30DD)" sof_file="../../../../../altera/12.1/output_files/TOP.sof">
  <display_tree gui_logging_enabled="0">
    <display_branch instance="auto_signaltap_0" log="USE_GLOBAL_TEMP" signal_set="USE_GLOBAL_TEMP" trigger="USE_GLOBAL_TEMP"/>
  </display_tree>
  <instance entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data horizontal scroll position" value="4"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="2"/>
      <single attribute="zoom offset denominator" value="2"/>
      <single attribute="zoom offset numerator" value="131009"/>
    </position_info>
    <signal_set global_temp="1" name="signal_set: 2022/08/24 20:53:57  #0">
      <clock name="clock" polarity="posedge" tap_mode="probeonly"/>
      <config ram_type="M4K" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="64" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="IO_WRITE" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][0]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][10]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][11]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][12]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][13]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][14]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][15]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][16]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][17]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][18]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][19]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][1]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][20]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][21]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][22]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][23]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][24]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][25]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][26]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][27]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][28]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][29]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][2]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][30]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][31]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][3]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][4]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][5]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][6]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][7]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][8]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][9]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][0]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][10]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][11]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][12]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][13]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][14]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][15]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][16]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][17]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][18]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][19]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][1]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][20]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][21]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][22]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][23]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][24]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][25]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][26]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][27]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][28]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][29]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][2]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][30]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][31]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][3]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][4]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][5]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][6]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][7]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][8]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][9]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][0]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][10]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][11]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][12]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][13]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][14]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][15]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][16]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][17]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][18]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][19]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][1]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][20]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][21]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][22]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][23]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][24]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][25]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][26]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][27]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][28]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][29]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][2]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][30]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][31]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][3]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][4]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][5]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][6]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][7]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][8]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][9]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="reset" tap_mode="probeonly" type="input pin"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="IO_WRITE" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][0]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][10]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][11]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][12]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][13]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][14]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][15]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][16]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][17]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][18]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][19]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][1]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][20]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][21]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][22]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][23]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][24]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][25]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][26]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][27]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][28]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][29]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][2]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][30]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][31]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][3]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][4]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][5]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][6]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][7]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][8]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][9]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][0]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][10]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][11]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][12]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][13]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][14]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][15]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][16]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][17]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][18]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][19]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][1]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][20]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][21]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][22]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][23]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][24]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][25]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][26]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][27]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][28]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][29]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][2]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][30]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][31]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][3]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][4]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][5]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][6]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][7]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][8]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][9]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][0]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][10]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][11]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][12]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][13]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][14]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][15]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][16]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][17]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][18]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][19]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][1]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][20]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][21]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][22]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][23]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][24]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][25]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][26]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][27]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][28]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][29]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][2]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][30]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][31]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][3]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][4]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][5]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][6]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][7]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][8]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][9]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="reset" tap_mode="probeonly" type="input pin"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="IO_WRITE" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|ALU_result_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][0]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][10]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][11]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][12]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][13]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][14]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][15]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][16]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][17]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][18]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][19]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][1]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][20]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][21]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][22]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][23]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][24]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][25]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][26]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][27]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][28]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][29]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][2]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][30]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][31]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][3]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][4]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][5]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][6]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][7]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][8]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][9]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][0]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][10]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][11]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][12]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][13]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][14]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][15]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][16]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][17]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][18]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][19]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][1]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][20]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][21]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][22]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][23]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][24]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][25]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][26]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][27]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][28]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][29]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][2]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][30]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][31]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][3]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][4]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][5]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][6]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][7]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][8]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][9]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][0]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][10]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][11]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][12]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][13]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][14]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][15]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][16]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][17]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][18]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][19]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][1]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][20]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][21]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][22]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][23]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][24]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][25]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][26]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][27]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][28]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][29]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][2]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][30]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][31]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][3]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][4]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][5]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][6]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][7]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][8]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][9]" tap_mode="classic" type="register"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Idecode:ID|write_data[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[12]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[13]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[14]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[15]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[16]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[17]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[18]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[19]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[20]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[21]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[22]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[23]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[24]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[25]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[26]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[27]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[28]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[29]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[30]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[31]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|Instruction_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[0]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[10]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[11]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[1]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[2]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[3]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[4]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[5]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[6]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[7]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[8]" tap_mode="classic" type="combinatorial"/>
          <wire name="MIPS:MIPS_CORE|address_out[9]" tap_mode="classic" type="combinatorial"/>
          <wire name="reset" tap_mode="probeonly" type="input pin"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <data_view>
          <net is_signal_inverted="no" name="IO_WRITE"/>
          <bus is_signal_inverted="no" link="all" name="MIPS:MIPS_CORE|address_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[11]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[10]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[9]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[8]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[7]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[6]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[5]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[4]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[3]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[2]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[1]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="MIPS:MIPS_CORE|ALU_result_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[31]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[30]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[29]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[28]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[27]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[26]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[25]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[24]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[23]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[22]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[21]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[20]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[19]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[18]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[17]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[16]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[15]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[14]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[13]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[12]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[11]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[10]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[9]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[8]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[7]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[6]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[5]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[4]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[3]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[2]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[1]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="MIPS:MIPS_CORE|Instruction_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[31]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[30]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[29]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[28]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[27]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[26]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[25]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[24]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[23]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[22]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[21]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[20]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[19]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[18]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[17]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[16]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[15]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[14]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[13]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[12]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[11]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[10]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[9]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[8]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[7]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[6]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[5]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[4]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[3]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[2]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[1]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[0]"/>
          </bus>
          <net is_signal_inverted="no" name="reset"/>
          <bus is_signal_inverted="no" link="all" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][31]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][30]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][29]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][28]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][27]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][26]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][25]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][24]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][23]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][22]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][21]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][20]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][19]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][18]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][17]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][16]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][15]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][14]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][13]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][12]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][11]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][10]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][9]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][8]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][7]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][6]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][5]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][4]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][3]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][2]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][1]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][31]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][30]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][29]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][28]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][27]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][26]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][25]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][24]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][23]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][22]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][21]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][20]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][19]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][18]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][17]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][16]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][15]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][14]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][13]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][12]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][11]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][10]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][9]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][8]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][7]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][6]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][5]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][4]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][3]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][2]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][1]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="MIPS:MIPS_CORE|Idecode:ID|write_data" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[31]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[30]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[29]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[28]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[27]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[26]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[25]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[24]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[23]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[22]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[21]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[20]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[19]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[18]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[17]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[16]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[15]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[14]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[13]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[12]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[11]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[10]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[9]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[8]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[7]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[6]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[5]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[4]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[3]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[2]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[1]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][31]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][30]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][29]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][28]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][27]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][26]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][25]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][24]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][23]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][22]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][21]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][20]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][19]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][18]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][17]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][16]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][15]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][14]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][13]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][12]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][11]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][10]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][9]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][8]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][7]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][6]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][5]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][4]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][3]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][2]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][1]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][0]"/>
          </bus>
        </data_view>
        <setup_view>
          <net is_signal_inverted="no" name="IO_WRITE"/>
          <bus is_signal_inverted="no" link="all" name="MIPS:MIPS_CORE|address_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[11]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[10]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[9]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[8]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[7]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[6]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[5]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[4]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[3]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[2]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[1]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|address_out[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="MIPS:MIPS_CORE|ALU_result_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[31]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[30]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[29]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[28]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[27]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[26]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[25]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[24]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[23]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[22]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[21]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[20]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[19]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[18]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[17]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[16]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[15]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[14]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[13]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[12]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[11]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[10]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[9]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[8]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[7]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[6]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[5]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[4]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[3]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[2]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[1]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|ALU_result_out[0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="MIPS:MIPS_CORE|Instruction_out" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[31]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[30]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[29]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[28]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[27]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[26]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[25]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[24]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[23]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[22]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[21]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[20]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[19]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[18]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[17]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[16]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[15]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[14]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[13]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[12]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[11]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[10]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[9]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[8]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[7]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[6]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[5]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[4]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[3]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[2]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[1]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Instruction_out[0]"/>
          </bus>
          <net is_signal_inverted="no" name="reset"/>
          <bus is_signal_inverted="no" link="all" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][31]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][30]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][29]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][28]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][27]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][26]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][25]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][24]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][23]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][22]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][21]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][20]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][19]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][18]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][17]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][16]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][15]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][14]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][13]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][12]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][11]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][10]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][9]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][8]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][7]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][6]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][5]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][4]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][3]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][2]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][1]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[3][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][31]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][30]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][29]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][28]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][27]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][26]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][25]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][24]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][23]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][22]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][21]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][20]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][19]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][18]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][17]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][16]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][15]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][14]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][13]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][12]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][11]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][10]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][9]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][8]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][7]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][6]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][5]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][4]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][3]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][2]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][1]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[8][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9]" order="msb_to_lsb" radix="hex" state="collapse" type="register">
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][31]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][30]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][29]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][28]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][27]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][26]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][25]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][24]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][23]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][22]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][21]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][20]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][19]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][18]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][17]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][16]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][15]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][14]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][13]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][12]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][11]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][10]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][9]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][8]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][7]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][6]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][5]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][4]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][3]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][2]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][1]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|register_array[9][0]"/>
          </bus>
          <bus is_signal_inverted="no" link="all" name="MIPS:MIPS_CORE|Idecode:ID|write_data" order="msb_to_lsb" radix="hex" state="collapse" type="combinatorial">
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[31]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[30]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[29]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[28]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[27]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[26]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[25]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[24]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[23]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[22]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[21]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[20]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[19]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[18]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[17]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[16]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[15]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[14]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[13]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[12]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[11]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[10]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[9]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[8]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[7]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[6]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[5]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[4]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[3]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[2]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[1]"/>
            <net is_signal_inverted="no" name="MIPS:MIPS_CORE|Idecode:ID|write_data[0]"/>
          </bus>
        </setup_view>
      </presentation>
      <trigger CRC="A8CAE79A" attribute_mem_mode="false" gap_record="true" global_temp="1" name="trigger: 2022/08/24 20:53:57  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="64" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_in="dont_care" trigger_out="active high" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no" trigger_in="dont_care" trigger_out="active high"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'MIPS:MIPS_CORE|ALU_result_out[0]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[10]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[11]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[12]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[13]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[14]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[15]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[16]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[17]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[18]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[19]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[1]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[20]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[21]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[22]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[23]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[24]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[25]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[26]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[27]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[28]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[29]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[2]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[30]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[31]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[3]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[4]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[5]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[6]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[7]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[8]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|ALU_result_out[9]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[0]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[10]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[11]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[12]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[13]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[14]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[15]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[16]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[17]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[18]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[19]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[1]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[20]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[21]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[22]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[23]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[24]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[25]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[26]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[27]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[28]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[29]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[2]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[30]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[31]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[3]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[4]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[5]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[6]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[7]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[8]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|Instruction_out[9]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|address_out[0]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|address_out[10]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|address_out[11]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|address_out[1]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|address_out[2]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|address_out[3]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|address_out[4]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|address_out[5]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|address_out[6]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|address_out[7]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|address_out[8]' == rising edge &amp;&amp; 'MIPS:MIPS_CORE|address_out[9]' == rising edge &amp;&amp; 'reset' == rising edge
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
          <level enabled="yes" name="condition2" type="basic">
            <power_up enabled="yes">
            </power_up>
            <op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
            <pwr_up_transitional>00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
        <log>
          <data global_temp="1" name="log: 2022/08/28 10:52:54  #0" power_up_mode="false" sample_depth="63" trigger_position="-1">000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001000000000000000000000000000000000100000000001000000000000000000000000000000010000000000100100000010000000000000000000000001000000000000000000000000000000000000000110000000000000000100100100000000000000000010000000000000000000000000000000001000000000010000000000000000000000000000000100000000001001000000100000000000000000000000010000000000000000000000000000000000000001100000000000000001001001000000000000000000100000000000000000000000000000000010000000000100000000000000000000000000000001000000000010010000001000000000000000000000000100000000000000000000000000000000000000011000000000000000010010010000000000000000001</data>
          <extradata>111111111111111111111111111111111111111111111111111111111111111</extradata>
        </log>
      </trigger>
    </signal_set>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget height" value="0"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="sof manager visible" value="1"/>
    <multi attribute="column width" size="23" value="34,34,305,74,68,70,88,88,98,98,88,88,110,101,101,101,101,101,101,101,101,107,78"/>
    <multi attribute="frame size" size="2" value="1920,1017"/>
    <multi attribute="jtag widget size" size="2" value="320,180"/>
  </global_info>
</session>
