$date
	Wed Jun 28 06:47:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pipo $end
$scope module pipo_inst $end
$var wire 1 ! clk $end
$var wire 4 " pi [3:0] $end
$var wire 1 # reset $end
$var reg 4 $ po [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
1#
b1000 "
0!
$end
#5
1!
#10
0!
0#
#15
b1000 $
1!
#20
0!
#25
1!
#30
0!
b10 "
#35
b10 $
1!
#40
0!
b1111 "
#45
b1111 $
1!
#50
0!
#55
1!
#60
0!
#65
1!
#70
0!
#75
1!
#80
0!
#85
1!
#90
0!
#95
1!
#100
0!
