#ifndef __DDR_HWIO__
#define __DDR_HWIO__
/*
===========================================================================
*/
/**
  @file ddr_hwio
  @brief Auto-generated HWIO interface include file.

  This file contains HWIO register definitions for the following modules:
    BIMC_MISC
    BIMC_S_DDR0
    BIMC_S_DDR0_ARB
    BIMC_S_DDR0_DPE
    BIMC_S_DDR0_SCMO
    BIMC_S_DDR0_SHKE
    BIMC_S_DDR1
    BIMC_S_DDR1_ARB
    BIMC_S_DDR1_DPE
    BIMC_S_DDR1_SCMO
    BIMC_S_DDR1_SHKE
    CH0_CA_DDRPHY_CA
    CH0_DQ0_DDRPHY_DQ
    CH0_DQ1_DDRPHY_DQ
    CH0_DQ2_DDRPHY_DQ
    CH0_DQ3_DDRPHY_DQ
    CH1_CA_DDRPHY_CA
    CH1_DQ0_DDRPHY_DQ
    CH1_DQ1_DDRPHY_DQ
    CH1_DQ2_DDRPHY_DQ
    CH1_DQ3_DDRPHY_DQ
    CH0_SITE_CA_SITE
    CH0_SITE_DQ0_SITE
    CH0_SITE_DQ1_SITE
    CH0_SITE_DQ2_SITE
    CH0_SITE_DQ3_SITE
    CH1_SITE_CA_SITE
    CH1_SITE_DQ0_SITE
    CH1_SITE_DQ1_SITE
    CH1_SITE_DQ2_SITE
    CH1_SITE_DQ3_SITE
    EBI1_AHB2PHY_BROADCAST_SWMAN
    EBI1_AHB2PHY_SWMAN
    GCC_CLK_CTL_REG
    

  'Include' filters applied: 
  'Exclude' filters applied: RESERVED DUMMY 
*/
/*
  ===========================================================================

  Copyright (c) 2012 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  QUALCOMM Proprietary and Confidential.

  ===========================================================================

  $Header: //components/rel/rpm.bf/2.1.3/core/power/sleep/src/temp_ddr_hwio.h#1 $
  $DateTime: 2018/12/26 21:36:05 $
  $Author: pwbldsvc $

  ===========================================================================
*/

/*----------------------------------------------------------------------------
 * MODULE: BIMC_MISC
 *--------------------------------------------------------------------------*/

#define BIMC_MISC_REG_BASE                                                          (BIMC_BASE      + 0x00000000)

#define HWIO_BIMC_HW_VERSION_ADDR                                                   (BIMC_MISC_REG_BASE      + 0x00000000)
#define HWIO_BIMC_HW_VERSION_RMSK                                                   0xffffffff
#define HWIO_BIMC_HW_VERSION_IN          \
        in_dword_masked(HWIO_BIMC_HW_VERSION_ADDR, HWIO_BIMC_HW_VERSION_RMSK)
#define HWIO_BIMC_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_BIMC_HW_VERSION_ADDR, m)
#define HWIO_BIMC_HW_VERSION_MAJOR_BMSK                                             0xf0000000
#define HWIO_BIMC_HW_VERSION_MAJOR_SHFT                                                   0x1c
#define HWIO_BIMC_HW_VERSION_MINOR_BMSK                                              0xfff0000
#define HWIO_BIMC_HW_VERSION_MINOR_SHFT                                                   0x10
#define HWIO_BIMC_HW_VERSION_STEP_BMSK                                                  0xffff
#define HWIO_BIMC_HW_VERSION_STEP_SHFT                                                     0x0

#define HWIO_BIMC_CORE_INFO_ADDR                                                    (BIMC_MISC_REG_BASE      + 0x00000004)
#define HWIO_BIMC_CORE_INFO_RMSK                                                    0xffffffff
#define HWIO_BIMC_CORE_INFO_IN          \
        in_dword_masked(HWIO_BIMC_CORE_INFO_ADDR, HWIO_BIMC_CORE_INFO_RMSK)
#define HWIO_BIMC_CORE_INFO_INM(m)      \
        in_dword_masked(HWIO_BIMC_CORE_INFO_ADDR, m)
#define HWIO_BIMC_CORE_INFO_ID_BMSK                                                 0xffffffff
#define HWIO_BIMC_CORE_INFO_ID_SHFT                                                        0x0

#define HWIO_BIMC_HW_INFO_ADDR                                                      (BIMC_MISC_REG_BASE      + 0x00000008)
#define HWIO_BIMC_HW_INFO_RMSK                                                      0xffffffff
#define HWIO_BIMC_HW_INFO_IN          \
        in_dword_masked(HWIO_BIMC_HW_INFO_ADDR, HWIO_BIMC_HW_INFO_RMSK)
#define HWIO_BIMC_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_BIMC_HW_INFO_ADDR, m)
#define HWIO_BIMC_HW_INFO_MAJOR_BMSK                                                0xff000000
#define HWIO_BIMC_HW_INFO_MAJOR_SHFT                                                      0x18
#define HWIO_BIMC_HW_INFO_BRANCH_BMSK                                                 0xff0000
#define HWIO_BIMC_HW_INFO_BRANCH_SHFT                                                     0x10
#define HWIO_BIMC_HW_INFO_MINOR_BMSK                                                    0xff00
#define HWIO_BIMC_HW_INFO_MINOR_SHFT                                                       0x8
#define HWIO_BIMC_HW_INFO_ECO_BMSK                                                        0xff
#define HWIO_BIMC_HW_INFO_ECO_SHFT                                                         0x0

#define HWIO_BIMC_CORE_CLK_SEL_ADDR                                                 (BIMC_MISC_REG_BASE      + 0x00000020)
#define HWIO_BIMC_CORE_CLK_SEL_RMSK                                                        0x3
#define HWIO_BIMC_CORE_CLK_SEL_IN          \
        in_dword_masked(HWIO_BIMC_CORE_CLK_SEL_ADDR, HWIO_BIMC_CORE_CLK_SEL_RMSK)
#define HWIO_BIMC_CORE_CLK_SEL_INM(m)      \
        in_dword_masked(HWIO_BIMC_CORE_CLK_SEL_ADDR, m)
#define HWIO_BIMC_CORE_CLK_SEL_OUT(v)      \
        out_dword(HWIO_BIMC_CORE_CLK_SEL_ADDR,v)
#define HWIO_BIMC_CORE_CLK_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_CORE_CLK_SEL_ADDR,m,v,HWIO_BIMC_CORE_CLK_SEL_IN)
#define HWIO_BIMC_CORE_CLK_SEL_CLK_2X_MODE_BMSK                                            0x2
#define HWIO_BIMC_CORE_CLK_SEL_CLK_2X_MODE_SHFT                                            0x1
#define HWIO_BIMC_CORE_CLK_SEL_CLK_2X_MODE_CTRL_EN_BMSK                                    0x1
#define HWIO_BIMC_CORE_CLK_SEL_CLK_2X_MODE_CTRL_EN_SHFT                                    0x0

#define HWIO_BIMC_CORE_CLK_PERIOD_ADDR                                              (BIMC_MISC_REG_BASE      + 0x00000024)
#define HWIO_BIMC_CORE_CLK_PERIOD_RMSK                                                    0xff
#define HWIO_BIMC_CORE_CLK_PERIOD_IN          \
        in_dword_masked(HWIO_BIMC_CORE_CLK_PERIOD_ADDR, HWIO_BIMC_CORE_CLK_PERIOD_RMSK)
#define HWIO_BIMC_CORE_CLK_PERIOD_INM(m)      \
        in_dword_masked(HWIO_BIMC_CORE_CLK_PERIOD_ADDR, m)
#define HWIO_BIMC_CORE_CLK_PERIOD_OUT(v)      \
        out_dword(HWIO_BIMC_CORE_CLK_PERIOD_ADDR,v)
#define HWIO_BIMC_CORE_CLK_PERIOD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_CORE_CLK_PERIOD_ADDR,m,v,HWIO_BIMC_CORE_CLK_PERIOD_IN)
#define HWIO_BIMC_CORE_CLK_PERIOD_PERIOD_BMSK                                             0xff
#define HWIO_BIMC_CORE_CLK_PERIOD_PERIOD_SHFT                                              0x0

#define HWIO_BIMC_SCMOn_LOCAL_CGC_THRESHOLD_ADDR(n)                                 (BIMC_MISC_REG_BASE      + 0x00000100 + 0x4 * (n))
#define HWIO_BIMC_SCMOn_LOCAL_CGC_THRESHOLD_RMSK                                    0x100000ff
#define HWIO_BIMC_SCMOn_LOCAL_CGC_THRESHOLD_MAXn                                             1
#define HWIO_BIMC_SCMOn_LOCAL_CGC_THRESHOLD_INI(n)        \
        in_dword_masked(HWIO_BIMC_SCMOn_LOCAL_CGC_THRESHOLD_ADDR(n), HWIO_BIMC_SCMOn_LOCAL_CGC_THRESHOLD_RMSK)
#define HWIO_BIMC_SCMOn_LOCAL_CGC_THRESHOLD_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_SCMOn_LOCAL_CGC_THRESHOLD_ADDR(n), mask)
#define HWIO_BIMC_SCMOn_LOCAL_CGC_THRESHOLD_OUTI(n,val)    \
        out_dword(HWIO_BIMC_SCMOn_LOCAL_CGC_THRESHOLD_ADDR(n),val)
#define HWIO_BIMC_SCMOn_LOCAL_CGC_THRESHOLD_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_SCMOn_LOCAL_CGC_THRESHOLD_ADDR(n),mask,val,HWIO_BIMC_SCMOn_LOCAL_CGC_THRESHOLD_INI(n))
#define HWIO_BIMC_SCMOn_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_BMSK                      0x10000000
#define HWIO_BIMC_SCMOn_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_SHFT                            0x1c
#define HWIO_BIMC_SCMOn_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_BMSK                            0xff
#define HWIO_BIMC_SCMOn_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_SHFT                             0x0

#define HWIO_BIMC_DPEn_LOCAL_CGC_THRESHOLD_ADDR(n)                                  (BIMC_MISC_REG_BASE      + 0x00000140 + 0x4 * (n))
#define HWIO_BIMC_DPEn_LOCAL_CGC_THRESHOLD_RMSK                                     0x100000ff
#define HWIO_BIMC_DPEn_LOCAL_CGC_THRESHOLD_MAXn                                              1
#define HWIO_BIMC_DPEn_LOCAL_CGC_THRESHOLD_INI(n)        \
        in_dword_masked(HWIO_BIMC_DPEn_LOCAL_CGC_THRESHOLD_ADDR(n), HWIO_BIMC_DPEn_LOCAL_CGC_THRESHOLD_RMSK)
#define HWIO_BIMC_DPEn_LOCAL_CGC_THRESHOLD_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_DPEn_LOCAL_CGC_THRESHOLD_ADDR(n), mask)
#define HWIO_BIMC_DPEn_LOCAL_CGC_THRESHOLD_OUTI(n,val)    \
        out_dword(HWIO_BIMC_DPEn_LOCAL_CGC_THRESHOLD_ADDR(n),val)
#define HWIO_BIMC_DPEn_LOCAL_CGC_THRESHOLD_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_DPEn_LOCAL_CGC_THRESHOLD_ADDR(n),mask,val,HWIO_BIMC_DPEn_LOCAL_CGC_THRESHOLD_INI(n))
#define HWIO_BIMC_DPEn_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_BMSK                       0x10000000
#define HWIO_BIMC_DPEn_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_SHFT                             0x1c
#define HWIO_BIMC_DPEn_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_BMSK                             0xff
#define HWIO_BIMC_DPEn_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_SHFT                              0x0

#define HWIO_BIMC_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_ADDR                        (BIMC_MISC_REG_BASE      + 0x00000180)
#define HWIO_BIMC_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_RMSK                        0x100000ff
#define HWIO_BIMC_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_IN          \
        in_dword_masked(HWIO_BIMC_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_ADDR, HWIO_BIMC_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_RMSK)
#define HWIO_BIMC_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_INM(m)      \
        in_dword_masked(HWIO_BIMC_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_ADDR, m)
#define HWIO_BIMC_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_OUT(v)      \
        out_dword(HWIO_BIMC_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_ADDR,v)
#define HWIO_BIMC_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_ADDR,m,v,HWIO_BIMC_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_IN)
#define HWIO_BIMC_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_BMSK          0x10000000
#define HWIO_BIMC_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_SHFT                0x1c
#define HWIO_BIMC_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_BMSK                0xff
#define HWIO_BIMC_MPORT_CORE_DOMAIN_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_SHFT                 0x0

#define HWIO_BIMC_MPORTn_CLK_LOCAL_CGC_THRESHOLD_ADDR(n)                            (BIMC_MISC_REG_BASE      + 0x000001c0 + 0x4 * (n))
#define HWIO_BIMC_MPORTn_CLK_LOCAL_CGC_THRESHOLD_RMSK                               0x100000ff
#define HWIO_BIMC_MPORTn_CLK_LOCAL_CGC_THRESHOLD_MAXn                                        6
#define HWIO_BIMC_MPORTn_CLK_LOCAL_CGC_THRESHOLD_INI(n)        \
        in_dword_masked(HWIO_BIMC_MPORTn_CLK_LOCAL_CGC_THRESHOLD_ADDR(n), HWIO_BIMC_MPORTn_CLK_LOCAL_CGC_THRESHOLD_RMSK)
#define HWIO_BIMC_MPORTn_CLK_LOCAL_CGC_THRESHOLD_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_MPORTn_CLK_LOCAL_CGC_THRESHOLD_ADDR(n), mask)
#define HWIO_BIMC_MPORTn_CLK_LOCAL_CGC_THRESHOLD_OUTI(n,val)    \
        out_dword(HWIO_BIMC_MPORTn_CLK_LOCAL_CGC_THRESHOLD_ADDR(n),val)
#define HWIO_BIMC_MPORTn_CLK_LOCAL_CGC_THRESHOLD_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_MPORTn_CLK_LOCAL_CGC_THRESHOLD_ADDR(n),mask,val,HWIO_BIMC_MPORTn_CLK_LOCAL_CGC_THRESHOLD_INI(n))
#define HWIO_BIMC_MPORTn_CLK_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_BMSK                 0x10000000
#define HWIO_BIMC_MPORTn_CLK_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_SHFT                       0x1c
#define HWIO_BIMC_MPORTn_CLK_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_BMSK                       0xff
#define HWIO_BIMC_MPORTn_CLK_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_SHFT                        0x0

#define HWIO_BIMC_SWAY_LOCAL_CGC_THRESHOLD_ADDR                                     (BIMC_MISC_REG_BASE      + 0x00000200)
#define HWIO_BIMC_SWAY_LOCAL_CGC_THRESHOLD_RMSK                                     0x100000ff
#define HWIO_BIMC_SWAY_LOCAL_CGC_THRESHOLD_IN          \
        in_dword_masked(HWIO_BIMC_SWAY_LOCAL_CGC_THRESHOLD_ADDR, HWIO_BIMC_SWAY_LOCAL_CGC_THRESHOLD_RMSK)
#define HWIO_BIMC_SWAY_LOCAL_CGC_THRESHOLD_INM(m)      \
        in_dword_masked(HWIO_BIMC_SWAY_LOCAL_CGC_THRESHOLD_ADDR, m)
#define HWIO_BIMC_SWAY_LOCAL_CGC_THRESHOLD_OUT(v)      \
        out_dword(HWIO_BIMC_SWAY_LOCAL_CGC_THRESHOLD_ADDR,v)
#define HWIO_BIMC_SWAY_LOCAL_CGC_THRESHOLD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_SWAY_LOCAL_CGC_THRESHOLD_ADDR,m,v,HWIO_BIMC_SWAY_LOCAL_CGC_THRESHOLD_IN)
#define HWIO_BIMC_SWAY_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_BMSK                       0x10000000
#define HWIO_BIMC_SWAY_LOCAL_CGC_THRESHOLD_THRESHOLD_ENA_SHFT                             0x1c
#define HWIO_BIMC_SWAY_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_BMSK                             0xff
#define HWIO_BIMC_SWAY_LOCAL_CGC_THRESHOLD_THRESHOLD_VAL_SHFT                              0x0

#define HWIO_BIMC_SCMOn_CGC_CFG_ADDR(n)                                             (BIMC_MISC_REG_BASE      + 0x00000240 + 0x4 * (n))
#define HWIO_BIMC_SCMOn_CGC_CFG_RMSK                                                0x110000ff
#define HWIO_BIMC_SCMOn_CGC_CFG_MAXn                                                         1
#define HWIO_BIMC_SCMOn_CGC_CFG_INI(n)        \
        in_dword_masked(HWIO_BIMC_SCMOn_CGC_CFG_ADDR(n), HWIO_BIMC_SCMOn_CGC_CFG_RMSK)
#define HWIO_BIMC_SCMOn_CGC_CFG_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_SCMOn_CGC_CFG_ADDR(n), mask)
#define HWIO_BIMC_SCMOn_CGC_CFG_OUTI(n,val)    \
        out_dword(HWIO_BIMC_SCMOn_CGC_CFG_ADDR(n),val)
#define HWIO_BIMC_SCMOn_CGC_CFG_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_SCMOn_CGC_CFG_ADDR(n),mask,val,HWIO_BIMC_SCMOn_CGC_CFG_INI(n))
#define HWIO_BIMC_SCMOn_CGC_CFG_CLK_DIS_BMSK                                        0x10000000
#define HWIO_BIMC_SCMOn_CGC_CFG_CLK_DIS_SHFT                                              0x1c
#define HWIO_BIMC_SCMOn_CGC_CFG_THRESHOLD_ENA_BMSK                                   0x1000000
#define HWIO_BIMC_SCMOn_CGC_CFG_THRESHOLD_ENA_SHFT                                        0x18
#define HWIO_BIMC_SCMOn_CGC_CFG_THRESHOLD_VAL_BMSK                                        0xff
#define HWIO_BIMC_SCMOn_CGC_CFG_THRESHOLD_VAL_SHFT                                         0x0

#define HWIO_BIMC_DPEn_CGC_CFG_ADDR(n)                                              (BIMC_MISC_REG_BASE      + 0x00000280 + 0x4 * (n))
#define HWIO_BIMC_DPEn_CGC_CFG_RMSK                                                 0x110000ff
#define HWIO_BIMC_DPEn_CGC_CFG_MAXn                                                          1
#define HWIO_BIMC_DPEn_CGC_CFG_INI(n)        \
        in_dword_masked(HWIO_BIMC_DPEn_CGC_CFG_ADDR(n), HWIO_BIMC_DPEn_CGC_CFG_RMSK)
#define HWIO_BIMC_DPEn_CGC_CFG_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_DPEn_CGC_CFG_ADDR(n), mask)
#define HWIO_BIMC_DPEn_CGC_CFG_OUTI(n,val)    \
        out_dword(HWIO_BIMC_DPEn_CGC_CFG_ADDR(n),val)
#define HWIO_BIMC_DPEn_CGC_CFG_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_DPEn_CGC_CFG_ADDR(n),mask,val,HWIO_BIMC_DPEn_CGC_CFG_INI(n))
#define HWIO_BIMC_DPEn_CGC_CFG_CLK_DIS_BMSK                                         0x10000000
#define HWIO_BIMC_DPEn_CGC_CFG_CLK_DIS_SHFT                                               0x1c
#define HWIO_BIMC_DPEn_CGC_CFG_THRESHOLD_ENA_BMSK                                    0x1000000
#define HWIO_BIMC_DPEn_CGC_CFG_THRESHOLD_ENA_SHFT                                         0x18
#define HWIO_BIMC_DPEn_CGC_CFG_THRESHOLD_VAL_BMSK                                         0xff
#define HWIO_BIMC_DPEn_CGC_CFG_THRESHOLD_VAL_SHFT                                          0x0

#define HWIO_BIMC_CALIBRATION_CFG_ADDR                                              (BIMC_MISC_REG_BASE      + 0x00000400)
#define HWIO_BIMC_CALIBRATION_CFG_RMSK                                              0x10ffffff
#define HWIO_BIMC_CALIBRATION_CFG_IN          \
        in_dword_masked(HWIO_BIMC_CALIBRATION_CFG_ADDR, HWIO_BIMC_CALIBRATION_CFG_RMSK)
#define HWIO_BIMC_CALIBRATION_CFG_INM(m)      \
        in_dword_masked(HWIO_BIMC_CALIBRATION_CFG_ADDR, m)
#define HWIO_BIMC_CALIBRATION_CFG_OUT(v)      \
        out_dword(HWIO_BIMC_CALIBRATION_CFG_ADDR,v)
#define HWIO_BIMC_CALIBRATION_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_CALIBRATION_CFG_ADDR,m,v,HWIO_BIMC_CALIBRATION_CFG_IN)
#define HWIO_BIMC_CALIBRATION_CFG_RAPID_CAL_ENA_BMSK                                0x10000000
#define HWIO_BIMC_CALIBRATION_CFG_RAPID_CAL_ENA_SHFT                                      0x1c
#define HWIO_BIMC_CALIBRATION_CFG_COUNT_VAL_BMSK                                      0xffffff
#define HWIO_BIMC_CALIBRATION_CFG_COUNT_VAL_SHFT                                           0x0

#define HWIO_BIMC_DFIn_LP_CFG_ADDR(n)                                               (BIMC_MISC_REG_BASE      + 0x00000600 + 0x4 * (n))
#define HWIO_BIMC_DFIn_LP_CFG_RMSK                                                      0xf11f
#define HWIO_BIMC_DFIn_LP_CFG_MAXn                                                           1
#define HWIO_BIMC_DFIn_LP_CFG_INI(n)        \
        in_dword_masked(HWIO_BIMC_DFIn_LP_CFG_ADDR(n), HWIO_BIMC_DFIn_LP_CFG_RMSK)
#define HWIO_BIMC_DFIn_LP_CFG_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_DFIn_LP_CFG_ADDR(n), mask)
#define HWIO_BIMC_DFIn_LP_CFG_OUTI(n,val)    \
        out_dword(HWIO_BIMC_DFIn_LP_CFG_ADDR(n),val)
#define HWIO_BIMC_DFIn_LP_CFG_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_DFIn_LP_CFG_ADDR(n),mask,val,HWIO_BIMC_DFIn_LP_CFG_INI(n))
#define HWIO_BIMC_DFIn_LP_CFG_RFU_BMSK                                                  0xf000
#define HWIO_BIMC_DFIn_LP_CFG_RFU_SHFT                                                     0xc
#define HWIO_BIMC_DFIn_LP_CFG_LP_ACK_BMSK                                                0x100
#define HWIO_BIMC_DFIn_LP_CFG_LP_ACK_SHFT                                                  0x8
#define HWIO_BIMC_DFIn_LP_CFG_LP_REQ_BMSK                                                 0x10
#define HWIO_BIMC_DFIn_LP_CFG_LP_REQ_SHFT                                                  0x4
#define HWIO_BIMC_DFIn_LP_CFG_LP_WAKEUP_BMSK                                               0xf
#define HWIO_BIMC_DFIn_LP_CFG_LP_WAKEUP_SHFT                                               0x0

#define HWIO_BIMC_HFSC_CFG_ADDR                                                     (BIMC_MISC_REG_BASE      + 0x00000800)
#define HWIO_BIMC_HFSC_CFG_RMSK                                                            0x1
#define HWIO_BIMC_HFSC_CFG_IN          \
        in_dword_masked(HWIO_BIMC_HFSC_CFG_ADDR, HWIO_BIMC_HFSC_CFG_RMSK)
#define HWIO_BIMC_HFSC_CFG_INM(m)      \
        in_dword_masked(HWIO_BIMC_HFSC_CFG_ADDR, m)
#define HWIO_BIMC_HFSC_CFG_OUT(v)      \
        out_dword(HWIO_BIMC_HFSC_CFG_ADDR,v)
#define HWIO_BIMC_HFSC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_HFSC_CFG_ADDR,m,v,HWIO_BIMC_HFSC_CFG_IN)
#define HWIO_BIMC_HFSC_CFG_DISABLE_BMSK                                                    0x1
#define HWIO_BIMC_HFSC_CFG_DISABLE_SHFT                                                    0x0

#define HWIO_BIMC_HFSC_STATUS_ADDR                                                  (BIMC_MISC_REG_BASE      + 0x0000080c)
#define HWIO_BIMC_HFSC_STATUS_RMSK                                                         0x1
#define HWIO_BIMC_HFSC_STATUS_IN          \
        in_dword_masked(HWIO_BIMC_HFSC_STATUS_ADDR, HWIO_BIMC_HFSC_STATUS_RMSK)
#define HWIO_BIMC_HFSC_STATUS_INM(m)      \
        in_dword_masked(HWIO_BIMC_HFSC_STATUS_ADDR, m)
#define HWIO_BIMC_HFSC_STATUS_BUSY_BMSK                                                    0x1
#define HWIO_BIMC_HFSC_STATUS_BUSY_SHFT                                                    0x0

#define HWIO_BIMC_HFSC_STAGE1_CTRL_ADDR                                             (BIMC_MISC_REG_BASE      + 0x00000840)
#define HWIO_BIMC_HFSC_STAGE1_CTRL_RMSK                                                   0x11
#define HWIO_BIMC_HFSC_STAGE1_CTRL_IN          \
        in_dword_masked(HWIO_BIMC_HFSC_STAGE1_CTRL_ADDR, HWIO_BIMC_HFSC_STAGE1_CTRL_RMSK)
#define HWIO_BIMC_HFSC_STAGE1_CTRL_INM(m)      \
        in_dword_masked(HWIO_BIMC_HFSC_STAGE1_CTRL_ADDR, m)
#define HWIO_BIMC_HFSC_STAGE1_CTRL_OUT(v)      \
        out_dword(HWIO_BIMC_HFSC_STAGE1_CTRL_ADDR,v)
#define HWIO_BIMC_HFSC_STAGE1_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_HFSC_STAGE1_CTRL_ADDR,m,v,HWIO_BIMC_HFSC_STAGE1_CTRL_IN)
#define HWIO_BIMC_HFSC_STAGE1_CTRL_ACK_BMSK                                               0x10
#define HWIO_BIMC_HFSC_STAGE1_CTRL_ACK_SHFT                                                0x4
#define HWIO_BIMC_HFSC_STAGE1_CTRL_REQ_BMSK                                                0x1
#define HWIO_BIMC_HFSC_STAGE1_CTRL_REQ_SHFT                                                0x0

#define HWIO_BIMC_HFSC_STAGE2_CTRL_ADDR                                             (BIMC_MISC_REG_BASE      + 0x00000860)
#define HWIO_BIMC_HFSC_STAGE2_CTRL_RMSK                                                   0x11
#define HWIO_BIMC_HFSC_STAGE2_CTRL_IN          \
        in_dword_masked(HWIO_BIMC_HFSC_STAGE2_CTRL_ADDR, HWIO_BIMC_HFSC_STAGE2_CTRL_RMSK)
#define HWIO_BIMC_HFSC_STAGE2_CTRL_INM(m)      \
        in_dword_masked(HWIO_BIMC_HFSC_STAGE2_CTRL_ADDR, m)
#define HWIO_BIMC_HFSC_STAGE2_CTRL_OUT(v)      \
        out_dword(HWIO_BIMC_HFSC_STAGE2_CTRL_ADDR,v)
#define HWIO_BIMC_HFSC_STAGE2_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_HFSC_STAGE2_CTRL_ADDR,m,v,HWIO_BIMC_HFSC_STAGE2_CTRL_IN)
#define HWIO_BIMC_HFSC_STAGE2_CTRL_ACK_BMSK                                               0x10
#define HWIO_BIMC_HFSC_STAGE2_CTRL_ACK_SHFT                                                0x4
#define HWIO_BIMC_HFSC_STAGE2_CTRL_REQ_BMSK                                                0x1
#define HWIO_BIMC_HFSC_STAGE2_CTRL_REQ_SHFT                                                0x0

/*----------------------------------------------------------------------------
 * MODULE: BIMC_S_DDR0
 *--------------------------------------------------------------------------*/

#define BIMC_S_DDR0_REG_BASE                                               (BIMC_BASE      + 0x0004a000)

#define HWIO_BIMC_S_DDR0_XPU_SCR_ADDR                                      (BIMC_S_DDR0_REG_BASE      + 0x00000000)
#define HWIO_BIMC_S_DDR0_XPU_SCR_RMSK                                           0x1ff
#define HWIO_BIMC_S_DDR0_XPU_SCR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_SCR_ADDR, HWIO_BIMC_S_DDR0_XPU_SCR_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_SCR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_SCR_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_SCR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_SCR_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_SCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_SCR_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_SCR_IN)
#define HWIO_BIMC_S_DDR0_XPU_SCR_DYNAMIC_CLK_EN_BMSK                            0x100
#define HWIO_BIMC_S_DDR0_XPU_SCR_DYNAMIC_CLK_EN_SHFT                              0x8
#define HWIO_BIMC_S_DDR0_XPU_SCR_AMTE_BMSK                                       0x80
#define HWIO_BIMC_S_DDR0_XPU_SCR_AMTE_SHFT                                        0x7
#define HWIO_BIMC_S_DDR0_XPU_SCR_NSRGCLEE_BMSK                                   0x40
#define HWIO_BIMC_S_DDR0_XPU_SCR_NSRGCLEE_SHFT                                    0x6
#define HWIO_BIMC_S_DDR0_XPU_SCR_NSCFGE_BMSK                                     0x20
#define HWIO_BIMC_S_DDR0_XPU_SCR_NSCFGE_SHFT                                      0x5
#define HWIO_BIMC_S_DDR0_XPU_SCR_SDCDEE_BMSK                                     0x10
#define HWIO_BIMC_S_DDR0_XPU_SCR_SDCDEE_SHFT                                      0x4
#define HWIO_BIMC_S_DDR0_XPU_SCR_SEIE_BMSK                                        0x8
#define HWIO_BIMC_S_DDR0_XPU_SCR_SEIE_SHFT                                        0x3
#define HWIO_BIMC_S_DDR0_XPU_SCR_SCLERE_BMSK                                      0x4
#define HWIO_BIMC_S_DDR0_XPU_SCR_SCLERE_SHFT                                      0x2
#define HWIO_BIMC_S_DDR0_XPU_SCR_SCFGERE_BMSK                                     0x2
#define HWIO_BIMC_S_DDR0_XPU_SCR_SCFGERE_SHFT                                     0x1
#define HWIO_BIMC_S_DDR0_XPU_SCR_XPUNSE_BMSK                                      0x1
#define HWIO_BIMC_S_DDR0_XPU_SCR_XPUNSE_SHFT                                      0x0

#define HWIO_BIMC_S_DDR0_XPU_SWDR_ADDR                                     (BIMC_S_DDR0_REG_BASE      + 0x00000004)
#define HWIO_BIMC_S_DDR0_XPU_SWDR_RMSK                                            0x1
#define HWIO_BIMC_S_DDR0_XPU_SWDR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_SWDR_ADDR, HWIO_BIMC_S_DDR0_XPU_SWDR_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_SWDR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_SWDR_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_SWDR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_SWDR_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_SWDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_SWDR_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_SWDR_IN)
#define HWIO_BIMC_S_DDR0_XPU_SWDR_SCFGWD_BMSK                                     0x1
#define HWIO_BIMC_S_DDR0_XPU_SWDR_SCFGWD_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SSHADOW_ADDR                        (BIMC_S_DDR0_REG_BASE      + 0x00000008)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SSHADOW_RMSK                        0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SSHADOW_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SSHADOW_ADDR, HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SSHADOW_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SSHADOW_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SSHADOW_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SSHADOW_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SSHADOW_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SSHADOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SSHADOW_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SSHADOW_IN)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SSHADOW_RE_BMSK                     0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SSHADOW_RE_SHFT                            0x0

#define HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SSHADOW_ADDR                        (BIMC_S_DDR0_REG_BASE      + 0x0000000c)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SSHADOW_RMSK                        0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SSHADOW_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SSHADOW_ADDR, HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SSHADOW_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SSHADOW_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SSHADOW_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SSHADOW_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SSHADOW_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SSHADOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SSHADOW_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SSHADOW_IN)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SSHADOW_WE_BMSK                     0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SSHADOW_WE_SHFT                            0x0

#define HWIO_BIMC_S_DDR0_XPU_PRTN_START_SSHADOW0_ADDR                      (BIMC_S_DDR0_REG_BASE      + 0x00000010)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_START_SSHADOW0_RMSK                      0xfffff000
#define HWIO_BIMC_S_DDR0_XPU_PRTN_START_SSHADOW0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTN_START_SSHADOW0_ADDR, HWIO_BIMC_S_DDR0_XPU_PRTN_START_SSHADOW0_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_START_SSHADOW0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTN_START_SSHADOW0_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_START_SSHADOW0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_PRTN_START_SSHADOW0_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_START_SSHADOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_PRTN_START_SSHADOW0_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_PRTN_START_SSHADOW0_IN)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_START_SSHADOW0_ADDR_BMSK                 0xfffff000
#define HWIO_BIMC_S_DDR0_XPU_PRTN_START_SSHADOW0_ADDR_SHFT                        0xc

#define HWIO_BIMC_S_DDR0_XPU_PRTN_END_SSHADOW0_ADDR                        (BIMC_S_DDR0_REG_BASE      + 0x00000018)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_END_SSHADOW0_RMSK                        0xfffff000
#define HWIO_BIMC_S_DDR0_XPU_PRTN_END_SSHADOW0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTN_END_SSHADOW0_ADDR, HWIO_BIMC_S_DDR0_XPU_PRTN_END_SSHADOW0_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_END_SSHADOW0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTN_END_SSHADOW0_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_END_SSHADOW0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_PRTN_END_SSHADOW0_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_END_SSHADOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_PRTN_END_SSHADOW0_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_PRTN_END_SSHADOW0_IN)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_END_SSHADOW0_ADDR_BMSK                   0xfffff000
#define HWIO_BIMC_S_DDR0_XPU_PRTN_END_SSHADOW0_ADDR_SHFT                          0xc

#define HWIO_BIMC_S_DDR0_XPU_SEAR0_ADDR                                    (BIMC_S_DDR0_REG_BASE      + 0x00000040)
#define HWIO_BIMC_S_DDR0_XPU_SEAR0_RMSK                                    0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_SEAR0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_SEAR0_ADDR, HWIO_BIMC_S_DDR0_XPU_SEAR0_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_SEAR0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_SEAR0_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_SEAR0_PA_BMSK                                 0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_SEAR0_PA_SHFT                                        0x0

#define HWIO_BIMC_S_DDR0_XPU_SESR_ADDR                                     (BIMC_S_DDR0_REG_BASE      + 0x00000048)
#define HWIO_BIMC_S_DDR0_XPU_SESR_RMSK                                     0x80000003
#define HWIO_BIMC_S_DDR0_XPU_SESR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_SESR_ADDR, HWIO_BIMC_S_DDR0_XPU_SESR_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_SESR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_SESR_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_SESR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_SESR_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_SESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_SESR_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_SESR_IN)
#define HWIO_BIMC_S_DDR0_XPU_SESR_MULTI_BMSK                               0x80000000
#define HWIO_BIMC_S_DDR0_XPU_SESR_MULTI_SHFT                                     0x1f
#define HWIO_BIMC_S_DDR0_XPU_SESR_CLIENT_BMSK                                     0x2
#define HWIO_BIMC_S_DDR0_XPU_SESR_CLIENT_SHFT                                     0x1
#define HWIO_BIMC_S_DDR0_XPU_SESR_CFG_BMSK                                        0x1
#define HWIO_BIMC_S_DDR0_XPU_SESR_CFG_SHFT                                        0x0

#define HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_ADDR                              (BIMC_S_DDR0_REG_BASE      + 0x0000004c)
#define HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_RMSK                              0x80000003
#define HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_ADDR, HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_IN)
#define HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_MULTI_BMSK                        0x80000000
#define HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_MULTI_SHFT                              0x1f
#define HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_CLIENT_BMSK                              0x2
#define HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_CLIENT_SHFT                              0x1
#define HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_CFG_BMSK                                 0x1
#define HWIO_BIMC_S_DDR0_XPU_SESRRESTORE_CFG_SHFT                                 0x0

#define HWIO_BIMC_S_DDR0_XPU_SESYNR0_ADDR                                  (BIMC_S_DDR0_REG_BASE      + 0x00000050)
#define HWIO_BIMC_S_DDR0_XPU_SESYNR0_RMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_SESYNR0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_SESYNR0_ADDR, HWIO_BIMC_S_DDR0_XPU_SESYNR0_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_SESYNR0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_SESYNR0_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_SESYNR0_ATID_BMSK                             0xff000000
#define HWIO_BIMC_S_DDR0_XPU_SESYNR0_ATID_SHFT                                   0x18
#define HWIO_BIMC_S_DDR0_XPU_SESYNR0_AVMID_BMSK                              0xff0000
#define HWIO_BIMC_S_DDR0_XPU_SESYNR0_AVMID_SHFT                                  0x10
#define HWIO_BIMC_S_DDR0_XPU_SESYNR0_ABID_BMSK                                 0xe000
#define HWIO_BIMC_S_DDR0_XPU_SESYNR0_ABID_SHFT                                    0xd
#define HWIO_BIMC_S_DDR0_XPU_SESYNR0_APID_BMSK                                 0x1f00
#define HWIO_BIMC_S_DDR0_XPU_SESYNR0_APID_SHFT                                    0x8
#define HWIO_BIMC_S_DDR0_XPU_SESYNR0_AMID_BMSK                                   0xff
#define HWIO_BIMC_S_DDR0_XPU_SESYNR0_AMID_SHFT                                    0x0

#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_ADDR                                  (BIMC_S_DDR0_REG_BASE      + 0x00000054)
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_RMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_SESYNR1_ADDR, HWIO_BIMC_S_DDR0_XPU_SESYNR1_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_SESYNR1_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_DCD_BMSK                              0x80000000
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_DCD_SHFT                                    0x1f
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AC_BMSK                               0x40000000
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AC_SHFT                                     0x1e
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_BURSTLEN_BMSK                         0x20000000
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_BURSTLEN_SHFT                               0x1d
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_ARDALLOCATE_BMSK                      0x10000000
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_ARDALLOCATE_SHFT                            0x1c
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_ABURST_BMSK                            0x8000000
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_ABURST_SHFT                                 0x1b
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AEXCLUSIVE_BMSK                        0x4000000
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AEXCLUSIVE_SHFT                             0x1a
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AWRITE_BMSK                            0x2000000
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AWRITE_SHFT                                 0x19
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AFULL_BMSK                             0x1000000
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AFULL_SHFT                                  0x18
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_ARDBEADNDXEN_BMSK                       0x800000
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_ARDBEADNDXEN_SHFT                           0x17
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AOOO_BMSK                               0x400000
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AOOO_SHFT                                   0x16
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_APREQPRIORITY_BMSK                      0x380000
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_APREQPRIORITY_SHFT                          0x13
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_ASIZE_BMSK                               0x70000
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_ASIZE_SHFT                                  0x10
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AMSSSELFAUTH_BMSK                         0x8000
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AMSSSELFAUTH_SHFT                            0xf
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_ALEN_BMSK                                 0x7f00
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_ALEN_SHFT                                    0x8
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AINST_BMSK                                  0x80
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AINST_SHFT                                   0x7
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_APROTNS_BMSK                                0x40
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_APROTNS_SHFT                                 0x6
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_APRIV_BMSK                                  0x20
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_APRIV_SHFT                                   0x5
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AINNERSHARED_BMSK                           0x10
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AINNERSHARED_SHFT                            0x4
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_ASHARED_BMSK                                 0x8
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_ASHARED_SHFT                                 0x3
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AMEMTYPE_BMSK                                0x7
#define HWIO_BIMC_S_DDR0_XPU_SESYNR1_AMEMTYPE_SHFT                                0x0

#define HWIO_BIMC_S_DDR0_XPU_SESYNR2_ADDR                                  (BIMC_S_DDR0_REG_BASE      + 0x00000058)
#define HWIO_BIMC_S_DDR0_XPU_SESYNR2_RMSK                                         0xf
#define HWIO_BIMC_S_DDR0_XPU_SESYNR2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_SESYNR2_ADDR, HWIO_BIMC_S_DDR0_XPU_SESYNR2_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_SESYNR2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_SESYNR2_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_SESYNR2_SAVERESTORE_IN_PROGRESS_BMSK                 0x8
#define HWIO_BIMC_S_DDR0_XPU_SESYNR2_SAVERESTORE_IN_PROGRESS_SHFT                 0x3
#define HWIO_BIMC_S_DDR0_XPU_SESYNR2_MODEM_PRT_HIT_BMSK                           0x4
#define HWIO_BIMC_S_DDR0_XPU_SESYNR2_MODEM_PRT_HIT_SHFT                           0x2
#define HWIO_BIMC_S_DDR0_XPU_SESYNR2_SECURE_PRT_HIT_BMSK                          0x2
#define HWIO_BIMC_S_DDR0_XPU_SESYNR2_SECURE_PRT_HIT_SHFT                          0x1
#define HWIO_BIMC_S_DDR0_XPU_SESYNR2_NONSECURE_PRT_HIT_BMSK                       0x1
#define HWIO_BIMC_S_DDR0_XPU_SESYNR2_NONSECURE_PRT_HIT_SHFT                       0x0

#define HWIO_BIMC_S_DDR0_XPU_MCR_ADDR                                      (BIMC_S_DDR0_REG_BASE      + 0x00000100)
#define HWIO_BIMC_S_DDR0_XPU_MCR_RMSK                                           0x11f
#define HWIO_BIMC_S_DDR0_XPU_MCR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_MCR_ADDR, HWIO_BIMC_S_DDR0_XPU_MCR_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_MCR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_MCR_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_MCR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_MCR_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_MCR_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_MCR_IN)
#define HWIO_BIMC_S_DDR0_XPU_MCR_DYNAMIC_CLK_EN_BMSK                            0x100
#define HWIO_BIMC_S_DDR0_XPU_MCR_DYNAMIC_CLK_EN_SHFT                              0x8
#define HWIO_BIMC_S_DDR0_XPU_MCR_DCDEE_BMSK                                      0x10
#define HWIO_BIMC_S_DDR0_XPU_MCR_DCDEE_SHFT                                       0x4
#define HWIO_BIMC_S_DDR0_XPU_MCR_EIE_BMSK                                         0x8
#define HWIO_BIMC_S_DDR0_XPU_MCR_EIE_SHFT                                         0x3
#define HWIO_BIMC_S_DDR0_XPU_MCR_CLERE_BMSK                                       0x4
#define HWIO_BIMC_S_DDR0_XPU_MCR_CLERE_SHFT                                       0x2
#define HWIO_BIMC_S_DDR0_XPU_MCR_CFGERE_BMSK                                      0x2
#define HWIO_BIMC_S_DDR0_XPU_MCR_CFGERE_SHFT                                      0x1
#define HWIO_BIMC_S_DDR0_XPU_MCR_XPUMSAE_BMSK                                     0x1
#define HWIO_BIMC_S_DDR0_XPU_MCR_XPUMSAE_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_XPU_MEAR0_ADDR                                    (BIMC_S_DDR0_REG_BASE      + 0x00000140)
#define HWIO_BIMC_S_DDR0_XPU_MEAR0_RMSK                                    0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_MEAR0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_MEAR0_ADDR, HWIO_BIMC_S_DDR0_XPU_MEAR0_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_MEAR0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_MEAR0_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_MEAR0_PA_BMSK                                 0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_MEAR0_PA_SHFT                                        0x0

#define HWIO_BIMC_S_DDR0_XPU_MESR_ADDR                                     (BIMC_S_DDR0_REG_BASE      + 0x00000148)
#define HWIO_BIMC_S_DDR0_XPU_MESR_RMSK                                     0x80000003
#define HWIO_BIMC_S_DDR0_XPU_MESR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_MESR_ADDR, HWIO_BIMC_S_DDR0_XPU_MESR_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_MESR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_MESR_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_MESR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_MESR_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_MESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_MESR_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_MESR_IN)
#define HWIO_BIMC_S_DDR0_XPU_MESR_MULTI_BMSK                               0x80000000
#define HWIO_BIMC_S_DDR0_XPU_MESR_MULTI_SHFT                                     0x1f
#define HWIO_BIMC_S_DDR0_XPU_MESR_CLIENT_BMSK                                     0x2
#define HWIO_BIMC_S_DDR0_XPU_MESR_CLIENT_SHFT                                     0x1
#define HWIO_BIMC_S_DDR0_XPU_MESR_CFG_BMSK                                        0x1
#define HWIO_BIMC_S_DDR0_XPU_MESR_CFG_SHFT                                        0x0

#define HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_ADDR                              (BIMC_S_DDR0_REG_BASE      + 0x0000014c)
#define HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_RMSK                              0x80000003
#define HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_ADDR, HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_IN)
#define HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_MULTI_BMSK                        0x80000000
#define HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_MULTI_SHFT                              0x1f
#define HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_CLIENT_BMSK                              0x2
#define HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_CLIENT_SHFT                              0x1
#define HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_CFG_BMSK                                 0x1
#define HWIO_BIMC_S_DDR0_XPU_MESRRESTORE_CFG_SHFT                                 0x0

#define HWIO_BIMC_S_DDR0_XPU_MESYNR0_ADDR                                  (BIMC_S_DDR0_REG_BASE      + 0x00000150)
#define HWIO_BIMC_S_DDR0_XPU_MESYNR0_RMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_MESYNR0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_MESYNR0_ADDR, HWIO_BIMC_S_DDR0_XPU_MESYNR0_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_MESYNR0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_MESYNR0_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_MESYNR0_ATID_BMSK                             0xff000000
#define HWIO_BIMC_S_DDR0_XPU_MESYNR0_ATID_SHFT                                   0x18
#define HWIO_BIMC_S_DDR0_XPU_MESYNR0_AVMID_BMSK                              0xff0000
#define HWIO_BIMC_S_DDR0_XPU_MESYNR0_AVMID_SHFT                                  0x10
#define HWIO_BIMC_S_DDR0_XPU_MESYNR0_ABID_BMSK                                 0xe000
#define HWIO_BIMC_S_DDR0_XPU_MESYNR0_ABID_SHFT                                    0xd
#define HWIO_BIMC_S_DDR0_XPU_MESYNR0_APID_BMSK                                 0x1f00
#define HWIO_BIMC_S_DDR0_XPU_MESYNR0_APID_SHFT                                    0x8
#define HWIO_BIMC_S_DDR0_XPU_MESYNR0_AMID_BMSK                                   0xff
#define HWIO_BIMC_S_DDR0_XPU_MESYNR0_AMID_SHFT                                    0x0

#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_ADDR                                  (BIMC_S_DDR0_REG_BASE      + 0x00000154)
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_RMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_MESYNR1_ADDR, HWIO_BIMC_S_DDR0_XPU_MESYNR1_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_MESYNR1_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_DCD_BMSK                              0x80000000
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_DCD_SHFT                                    0x1f
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AC_BMSK                               0x40000000
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AC_SHFT                                     0x1e
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_BURSTLEN_BMSK                         0x20000000
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_BURSTLEN_SHFT                               0x1d
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_ARDALLOCATE_BMSK                      0x10000000
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_ARDALLOCATE_SHFT                            0x1c
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_ABURST_BMSK                            0x8000000
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_ABURST_SHFT                                 0x1b
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AEXCLUSIVE_BMSK                        0x4000000
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AEXCLUSIVE_SHFT                             0x1a
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AWRITE_BMSK                            0x2000000
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AWRITE_SHFT                                 0x19
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AFULL_BMSK                             0x1000000
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AFULL_SHFT                                  0x18
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_ARDBEADNDXEN_BMSK                       0x800000
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_ARDBEADNDXEN_SHFT                           0x17
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AOOO_BMSK                               0x400000
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AOOO_SHFT                                   0x16
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_APREQPRIORITY_BMSK                      0x380000
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_APREQPRIORITY_SHFT                          0x13
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_ASIZE_BMSK                               0x70000
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_ASIZE_SHFT                                  0x10
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AMSSSELFAUTH_BMSK                         0x8000
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AMSSSELFAUTH_SHFT                            0xf
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_ALEN_BMSK                                 0x7f00
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_ALEN_SHFT                                    0x8
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AINST_BMSK                                  0x80
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AINST_SHFT                                   0x7
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_APROTNS_BMSK                                0x40
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_APROTNS_SHFT                                 0x6
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_APRIV_BMSK                                  0x20
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_APRIV_SHFT                                   0x5
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AINNERSHARED_BMSK                           0x10
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AINNERSHARED_SHFT                            0x4
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_ASHARED_BMSK                                 0x8
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_ASHARED_SHFT                                 0x3
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AMEMTYPE_BMSK                                0x7
#define HWIO_BIMC_S_DDR0_XPU_MESYNR1_AMEMTYPE_SHFT                                0x0

#define HWIO_BIMC_S_DDR0_XPU_MESYNR2_ADDR                                  (BIMC_S_DDR0_REG_BASE      + 0x00000158)
#define HWIO_BIMC_S_DDR0_XPU_MESYNR2_RMSK                                         0xf
#define HWIO_BIMC_S_DDR0_XPU_MESYNR2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_MESYNR2_ADDR, HWIO_BIMC_S_DDR0_XPU_MESYNR2_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_MESYNR2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_MESYNR2_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_MESYNR2_SAVERESTORE_IN_PROGRESS_BMSK                 0x8
#define HWIO_BIMC_S_DDR0_XPU_MESYNR2_SAVERESTORE_IN_PROGRESS_SHFT                 0x3
#define HWIO_BIMC_S_DDR0_XPU_MESYNR2_MODEM_PRT_HIT_BMSK                           0x4
#define HWIO_BIMC_S_DDR0_XPU_MESYNR2_MODEM_PRT_HIT_SHFT                           0x2
#define HWIO_BIMC_S_DDR0_XPU_MESYNR2_SECURE_PRT_HIT_BMSK                          0x2
#define HWIO_BIMC_S_DDR0_XPU_MESYNR2_SECURE_PRT_HIT_SHFT                          0x1
#define HWIO_BIMC_S_DDR0_XPU_MESYNR2_NONSECURE_PRT_HIT_BMSK                       0x1
#define HWIO_BIMC_S_DDR0_XPU_MESYNR2_NONSECURE_PRT_HIT_SHFT                       0x0

#define HWIO_BIMC_S_DDR0_XPU_CR_ADDR                                       (BIMC_S_DDR0_REG_BASE      + 0x00000080)
#define HWIO_BIMC_S_DDR0_XPU_CR_RMSK                                            0x19f
#define HWIO_BIMC_S_DDR0_XPU_CR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_CR_ADDR, HWIO_BIMC_S_DDR0_XPU_CR_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_CR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_CR_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_CR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_CR_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_CR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_CR_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_CR_IN)
#define HWIO_BIMC_S_DDR0_XPU_CR_DYNAMIC_CLK_EN_BMSK                             0x100
#define HWIO_BIMC_S_DDR0_XPU_CR_DYNAMIC_CLK_EN_SHFT                               0x8
#define HWIO_BIMC_S_DDR0_XPU_CR_AMTE_BMSK                                        0x80
#define HWIO_BIMC_S_DDR0_XPU_CR_AMTE_SHFT                                         0x7
#define HWIO_BIMC_S_DDR0_XPU_CR_DCDEE_BMSK                                       0x10
#define HWIO_BIMC_S_DDR0_XPU_CR_DCDEE_SHFT                                        0x4
#define HWIO_BIMC_S_DDR0_XPU_CR_EIE_BMSK                                          0x8
#define HWIO_BIMC_S_DDR0_XPU_CR_EIE_SHFT                                          0x3
#define HWIO_BIMC_S_DDR0_XPU_CR_CLERE_BMSK                                        0x4
#define HWIO_BIMC_S_DDR0_XPU_CR_CLERE_SHFT                                        0x2
#define HWIO_BIMC_S_DDR0_XPU_CR_CFGERE_BMSK                                       0x2
#define HWIO_BIMC_S_DDR0_XPU_CR_CFGERE_SHFT                                       0x1
#define HWIO_BIMC_S_DDR0_XPU_CR_XPUVMIDE_BMSK                                     0x1
#define HWIO_BIMC_S_DDR0_XPU_CR_XPUVMIDE_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SHADOW_ADDR                         (BIMC_S_DDR0_REG_BASE      + 0x00000088)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SHADOW_RMSK                         0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SHADOW_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SHADOW_ADDR, HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SHADOW_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SHADOW_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SHADOW_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SHADOW_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SHADOW_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SHADOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SHADOW_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SHADOW_IN)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SHADOW_RE_BMSK                      0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_PRTN_RACR_SHADOW_RE_SHFT                             0x0

#define HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SHADOW_ADDR                         (BIMC_S_DDR0_REG_BASE      + 0x0000008c)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SHADOW_RMSK                         0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SHADOW_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SHADOW_ADDR, HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SHADOW_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SHADOW_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SHADOW_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SHADOW_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SHADOW_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SHADOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SHADOW_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SHADOW_IN)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SHADOW_WE_BMSK                      0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_PRTN_WACR_SHADOW_WE_SHFT                             0x0

#define HWIO_BIMC_S_DDR0_XPU_PRTN_START_SHADOW0_ADDR                       (BIMC_S_DDR0_REG_BASE      + 0x00000090)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_START_SHADOW0_RMSK                       0xfffff000
#define HWIO_BIMC_S_DDR0_XPU_PRTN_START_SHADOW0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTN_START_SHADOW0_ADDR, HWIO_BIMC_S_DDR0_XPU_PRTN_START_SHADOW0_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_START_SHADOW0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTN_START_SHADOW0_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_START_SHADOW0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_PRTN_START_SHADOW0_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_START_SHADOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_PRTN_START_SHADOW0_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_PRTN_START_SHADOW0_IN)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_START_SHADOW0_ADDR_BMSK                  0xfffff000
#define HWIO_BIMC_S_DDR0_XPU_PRTN_START_SHADOW0_ADDR_SHFT                         0xc

#define HWIO_BIMC_S_DDR0_XPU_PRTN_END_SHADOW0_ADDR                         (BIMC_S_DDR0_REG_BASE      + 0x00000098)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_END_SHADOW0_RMSK                         0xfffff000
#define HWIO_BIMC_S_DDR0_XPU_PRTN_END_SHADOW0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTN_END_SHADOW0_ADDR, HWIO_BIMC_S_DDR0_XPU_PRTN_END_SHADOW0_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_END_SHADOW0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTN_END_SHADOW0_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_END_SHADOW0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_PRTN_END_SHADOW0_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_END_SHADOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_PRTN_END_SHADOW0_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_PRTN_END_SHADOW0_IN)
#define HWIO_BIMC_S_DDR0_XPU_PRTN_END_SHADOW0_ADDR_BMSK                    0xfffff000
#define HWIO_BIMC_S_DDR0_XPU_PRTN_END_SHADOW0_ADDR_SHFT                           0xc

#define HWIO_BIMC_S_DDR0_XPU_RPU_ACRn_ADDR(n)                              (BIMC_S_DDR0_REG_BASE      + 0x000000a0 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_XPU_RPU_ACRn_RMSK                                 0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_RPU_ACRn_MAXn                                          0
#define HWIO_BIMC_S_DDR0_XPU_RPU_ACRn_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_RPU_ACRn_ADDR(n), HWIO_BIMC_S_DDR0_XPU_RPU_ACRn_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_RPU_ACRn_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_RPU_ACRn_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_XPU_RPU_ACRn_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_XPU_RPU_ACRn_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_XPU_RPU_ACRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_RPU_ACRn_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_XPU_RPU_ACRn_INI(n))
#define HWIO_BIMC_S_DDR0_XPU_RPU_ACRn_RWE_BMSK                             0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_RPU_ACRn_RWE_SHFT                                    0x0

#define HWIO_BIMC_S_DDR0_XPU_EAR0_ADDR                                     (BIMC_S_DDR0_REG_BASE      + 0x000000c0)
#define HWIO_BIMC_S_DDR0_XPU_EAR0_RMSK                                     0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_EAR0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_EAR0_ADDR, HWIO_BIMC_S_DDR0_XPU_EAR0_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_EAR0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_EAR0_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_EAR0_PA_BMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_EAR0_PA_SHFT                                         0x0

#define HWIO_BIMC_S_DDR0_XPU_ESR_ADDR                                      (BIMC_S_DDR0_REG_BASE      + 0x000000c8)
#define HWIO_BIMC_S_DDR0_XPU_ESR_RMSK                                      0x80000003
#define HWIO_BIMC_S_DDR0_XPU_ESR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_ESR_ADDR, HWIO_BIMC_S_DDR0_XPU_ESR_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_ESR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_ESR_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_ESR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_ESR_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_ESR_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_ESR_IN)
#define HWIO_BIMC_S_DDR0_XPU_ESR_MULTI_BMSK                                0x80000000
#define HWIO_BIMC_S_DDR0_XPU_ESR_MULTI_SHFT                                      0x1f
#define HWIO_BIMC_S_DDR0_XPU_ESR_CLIENT_BMSK                                      0x2
#define HWIO_BIMC_S_DDR0_XPU_ESR_CLIENT_SHFT                                      0x1
#define HWIO_BIMC_S_DDR0_XPU_ESR_CFG_BMSK                                         0x1
#define HWIO_BIMC_S_DDR0_XPU_ESR_CFG_SHFT                                         0x0

#define HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_ADDR                               (BIMC_S_DDR0_REG_BASE      + 0x000000cc)
#define HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_RMSK                               0x80000003
#define HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_ADDR, HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_IN)
#define HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_MULTI_BMSK                         0x80000000
#define HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_MULTI_SHFT                               0x1f
#define HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_CLIENT_BMSK                               0x2
#define HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_CLIENT_SHFT                               0x1
#define HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_CFG_BMSK                                  0x1
#define HWIO_BIMC_S_DDR0_XPU_ESRRESTORE_CFG_SHFT                                  0x0

#define HWIO_BIMC_S_DDR0_XPU_ESYNR0_ADDR                                   (BIMC_S_DDR0_REG_BASE      + 0x000000d0)
#define HWIO_BIMC_S_DDR0_XPU_ESYNR0_RMSK                                   0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_ESYNR0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_ESYNR0_ADDR, HWIO_BIMC_S_DDR0_XPU_ESYNR0_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_ESYNR0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_ESYNR0_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_ESYNR0_ATID_BMSK                              0xff000000
#define HWIO_BIMC_S_DDR0_XPU_ESYNR0_ATID_SHFT                                    0x18
#define HWIO_BIMC_S_DDR0_XPU_ESYNR0_AVMID_BMSK                               0xff0000
#define HWIO_BIMC_S_DDR0_XPU_ESYNR0_AVMID_SHFT                                   0x10
#define HWIO_BIMC_S_DDR0_XPU_ESYNR0_ABID_BMSK                                  0xe000
#define HWIO_BIMC_S_DDR0_XPU_ESYNR0_ABID_SHFT                                     0xd
#define HWIO_BIMC_S_DDR0_XPU_ESYNR0_APID_BMSK                                  0x1f00
#define HWIO_BIMC_S_DDR0_XPU_ESYNR0_APID_SHFT                                     0x8
#define HWIO_BIMC_S_DDR0_XPU_ESYNR0_AMID_BMSK                                    0xff
#define HWIO_BIMC_S_DDR0_XPU_ESYNR0_AMID_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_ADDR                                   (BIMC_S_DDR0_REG_BASE      + 0x000000d4)
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_RMSK                                   0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_ESYNR1_ADDR, HWIO_BIMC_S_DDR0_XPU_ESYNR1_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_ESYNR1_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_DCD_BMSK                               0x80000000
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_DCD_SHFT                                     0x1f
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AC_BMSK                                0x40000000
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AC_SHFT                                      0x1e
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_BURSTLEN_BMSK                          0x20000000
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_BURSTLEN_SHFT                                0x1d
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_ARDALLOCATE_BMSK                       0x10000000
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_ARDALLOCATE_SHFT                             0x1c
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_ABURST_BMSK                             0x8000000
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_ABURST_SHFT                                  0x1b
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AEXCLUSIVE_BMSK                         0x4000000
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AEXCLUSIVE_SHFT                              0x1a
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AWRITE_BMSK                             0x2000000
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AWRITE_SHFT                                  0x19
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AFULL_BMSK                              0x1000000
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AFULL_SHFT                                   0x18
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_ARDBEADNDXEN_BMSK                        0x800000
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_ARDBEADNDXEN_SHFT                            0x17
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AOOO_BMSK                                0x400000
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AOOO_SHFT                                    0x16
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_APREQPRIORITY_BMSK                       0x380000
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_APREQPRIORITY_SHFT                           0x13
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_ASIZE_BMSK                                0x70000
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_ASIZE_SHFT                                   0x10
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AMSSSELFAUTH_BMSK                          0x8000
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AMSSSELFAUTH_SHFT                             0xf
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_ALEN_BMSK                                  0x7f00
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_ALEN_SHFT                                     0x8
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AINST_BMSK                                   0x80
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AINST_SHFT                                    0x7
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_APROTNS_BMSK                                 0x40
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_APROTNS_SHFT                                  0x6
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_APRIV_BMSK                                   0x20
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_APRIV_SHFT                                    0x5
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AINNERSHARED_BMSK                            0x10
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AINNERSHARED_SHFT                             0x4
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_ASHARED_BMSK                                  0x8
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_ASHARED_SHFT                                  0x3
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AMEMTYPE_BMSK                                 0x7
#define HWIO_BIMC_S_DDR0_XPU_ESYNR1_AMEMTYPE_SHFT                                 0x0

#define HWIO_BIMC_S_DDR0_XPU_ESYNR2_ADDR                                   (BIMC_S_DDR0_REG_BASE      + 0x000000d8)
#define HWIO_BIMC_S_DDR0_XPU_ESYNR2_RMSK                                          0xf
#define HWIO_BIMC_S_DDR0_XPU_ESYNR2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_ESYNR2_ADDR, HWIO_BIMC_S_DDR0_XPU_ESYNR2_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_ESYNR2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_ESYNR2_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_ESYNR2_SAVERESTORE_IN_PROGRESS_BMSK                  0x8
#define HWIO_BIMC_S_DDR0_XPU_ESYNR2_SAVERESTORE_IN_PROGRESS_SHFT                  0x3
#define HWIO_BIMC_S_DDR0_XPU_ESYNR2_MODEM_PRT_HIT_BMSK                            0x4
#define HWIO_BIMC_S_DDR0_XPU_ESYNR2_MODEM_PRT_HIT_SHFT                            0x2
#define HWIO_BIMC_S_DDR0_XPU_ESYNR2_SECURE_PRT_HIT_BMSK                           0x2
#define HWIO_BIMC_S_DDR0_XPU_ESYNR2_SECURE_PRT_HIT_SHFT                           0x1
#define HWIO_BIMC_S_DDR0_XPU_ESYNR2_NONSECURE_PRT_HIT_BMSK                        0x1
#define HWIO_BIMC_S_DDR0_XPU_ESYNR2_NONSECURE_PRT_HIT_SHFT                        0x0

#define HWIO_BIMC_S_DDR0_XPU_UMR_RACR_ADDR                                 (BIMC_S_DDR0_REG_BASE      + 0x000000e0)
#define HWIO_BIMC_S_DDR0_XPU_UMR_RACR_RMSK                                 0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_UMR_RACR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_UMR_RACR_ADDR, HWIO_BIMC_S_DDR0_XPU_UMR_RACR_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_UMR_RACR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_UMR_RACR_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_UMR_RACR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_UMR_RACR_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_UMR_RACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_UMR_RACR_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_UMR_RACR_IN)
#define HWIO_BIMC_S_DDR0_XPU_UMR_RACR_RE_BMSK                              0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_UMR_RACR_RE_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_XPU_UMR_WACR_ADDR                                 (BIMC_S_DDR0_REG_BASE      + 0x000000e4)
#define HWIO_BIMC_S_DDR0_XPU_UMR_WACR_RMSK                                 0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_UMR_WACR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_UMR_WACR_ADDR, HWIO_BIMC_S_DDR0_XPU_UMR_WACR_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_UMR_WACR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_UMR_WACR_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_UMR_WACR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_UMR_WACR_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_UMR_WACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_UMR_WACR_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_UMR_WACR_IN)
#define HWIO_BIMC_S_DDR0_XPU_UMR_WACR_WE_BMSK                              0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_UMR_WACR_WE_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_XPU_IDR0_ADDR                                     (BIMC_S_DDR0_REG_BASE      + 0x00000074)
#define HWIO_BIMC_S_DDR0_XPU_IDR0_RMSK                                     0xff3fbfff
#define HWIO_BIMC_S_DDR0_XPU_IDR0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_IDR0_ADDR, HWIO_BIMC_S_DDR0_XPU_IDR0_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_IDR0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_IDR0_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_IDR0_CLIENTREQ_HALT_ACK_HW_EN_BMSK            0x80000000
#define HWIO_BIMC_S_DDR0_XPU_IDR0_CLIENTREQ_HALT_ACK_HW_EN_SHFT                  0x1f
#define HWIO_BIMC_S_DDR0_XPU_IDR0_SAVERESTORE_HW_EN_BMSK                   0x40000000
#define HWIO_BIMC_S_DDR0_XPU_IDR0_SAVERESTORE_HW_EN_SHFT                         0x1e
#define HWIO_BIMC_S_DDR0_XPU_IDR0_MSB_BMSK                                 0x3f000000
#define HWIO_BIMC_S_DDR0_XPU_IDR0_MSB_SHFT                                       0x18
#define HWIO_BIMC_S_DDR0_XPU_IDR0_LSB_BMSK                                   0x3f0000
#define HWIO_BIMC_S_DDR0_XPU_IDR0_LSB_SHFT                                       0x10
#define HWIO_BIMC_S_DDR0_XPU_IDR0_BLED_BMSK                                    0x8000
#define HWIO_BIMC_S_DDR0_XPU_IDR0_BLED_SHFT                                       0xf
#define HWIO_BIMC_S_DDR0_XPU_IDR0_XPUT_BMSK                                    0x3000
#define HWIO_BIMC_S_DDR0_XPU_IDR0_XPUT_SHFT                                       0xc
#define HWIO_BIMC_S_DDR0_XPU_IDR0_PT_BMSK                                       0x800
#define HWIO_BIMC_S_DDR0_XPU_IDR0_PT_SHFT                                         0xb
#define HWIO_BIMC_S_DDR0_XPU_IDR0_MV_BMSK                                       0x400
#define HWIO_BIMC_S_DDR0_XPU_IDR0_MV_SHFT                                         0xa
#define HWIO_BIMC_S_DDR0_XPU_IDR0_NRG_BMSK                                      0x3ff
#define HWIO_BIMC_S_DDR0_XPU_IDR0_NRG_SHFT                                        0x0

#define HWIO_BIMC_S_DDR0_XPU_IDR1_ADDR                                     (BIMC_S_DDR0_REG_BASE      + 0x00000078)
#define HWIO_BIMC_S_DDR0_XPU_IDR1_RMSK                                     0x7f3ffeff
#define HWIO_BIMC_S_DDR0_XPU_IDR1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_IDR1_ADDR, HWIO_BIMC_S_DDR0_XPU_IDR1_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_IDR1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_IDR1_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_IDR1_AMT_HW_ENABLE_BMSK                       0x40000000
#define HWIO_BIMC_S_DDR0_XPU_IDR1_AMT_HW_ENABLE_SHFT                             0x1e
#define HWIO_BIMC_S_DDR0_XPU_IDR1_CLIENT_ADDR_WIDTH_BMSK                   0x3f000000
#define HWIO_BIMC_S_DDR0_XPU_IDR1_CLIENT_ADDR_WIDTH_SHFT                         0x18
#define HWIO_BIMC_S_DDR0_XPU_IDR1_CONFIG_ADDR_WIDTH_BMSK                     0x3f0000
#define HWIO_BIMC_S_DDR0_XPU_IDR1_CONFIG_ADDR_WIDTH_SHFT                         0x10
#define HWIO_BIMC_S_DDR0_XPU_IDR1_QRIB_EN_BMSK                                 0x8000
#define HWIO_BIMC_S_DDR0_XPU_IDR1_QRIB_EN_SHFT                                    0xf
#define HWIO_BIMC_S_DDR0_XPU_IDR1_ASYNC_MODE_BMSK                              0x4000
#define HWIO_BIMC_S_DDR0_XPU_IDR1_ASYNC_MODE_SHFT                                 0xe
#define HWIO_BIMC_S_DDR0_XPU_IDR1_CONFIG_TYPE_BMSK                             0x2000
#define HWIO_BIMC_S_DDR0_XPU_IDR1_CONFIG_TYPE_SHFT                                0xd
#define HWIO_BIMC_S_DDR0_XPU_IDR1_CLIENT_PIPELINE_ENABLED_BMSK                 0x1000
#define HWIO_BIMC_S_DDR0_XPU_IDR1_CLIENT_PIPELINE_ENABLED_SHFT                    0xc
#define HWIO_BIMC_S_DDR0_XPU_IDR1_MSA_CHECK_HW_ENABLE_BMSK                      0x800
#define HWIO_BIMC_S_DDR0_XPU_IDR1_MSA_CHECK_HW_ENABLE_SHFT                        0xb
#define HWIO_BIMC_S_DDR0_XPU_IDR1_XPU_SYND_REG_ABSENT_BMSK                      0x400
#define HWIO_BIMC_S_DDR0_XPU_IDR1_XPU_SYND_REG_ABSENT_SHFT                        0xa
#define HWIO_BIMC_S_DDR0_XPU_IDR1_TZXPU_BMSK                                    0x200
#define HWIO_BIMC_S_DDR0_XPU_IDR1_TZXPU_SHFT                                      0x9
#define HWIO_BIMC_S_DDR0_XPU_IDR1_NVMID_BMSK                                     0xff
#define HWIO_BIMC_S_DDR0_XPU_IDR1_NVMID_SHFT                                      0x0

#define HWIO_BIMC_S_DDR0_XPU_REV_ADDR                                      (BIMC_S_DDR0_REG_BASE      + 0x0000007c)
#define HWIO_BIMC_S_DDR0_XPU_REV_RMSK                                      0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_REV_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_REV_ADDR, HWIO_BIMC_S_DDR0_XPU_REV_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_REV_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_REV_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_REV_MAJOR_BMSK                                0xf0000000
#define HWIO_BIMC_S_DDR0_XPU_REV_MAJOR_SHFT                                      0x1c
#define HWIO_BIMC_S_DDR0_XPU_REV_MINOR_BMSK                                 0xfff0000
#define HWIO_BIMC_S_DDR0_XPU_REV_MINOR_SHFT                                      0x10
#define HWIO_BIMC_S_DDR0_XPU_REV_STEP_BMSK                                     0xffff
#define HWIO_BIMC_S_DDR0_XPU_REV_STEP_SHFT                                        0x0

#define HWIO_BIMC_S_DDR0_XPU_PRTn_RACRm_ADDR(n,m)                          (BIMC_S_DDR0_REG_BASE      + 0x00000200 + 0x80 * (n)+0x4 * (m))
#define HWIO_BIMC_S_DDR0_XPU_PRTn_RACRm_RMSK                               0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_PRTn_RACRm_MAXn                                       24
#define HWIO_BIMC_S_DDR0_XPU_PRTn_RACRm_MAXm                                        0
#define HWIO_BIMC_S_DDR0_XPU_PRTn_RACRm_INI2(n,m)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTn_RACRm_ADDR(n,m), HWIO_BIMC_S_DDR0_XPU_PRTn_RACRm_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_RACRm_INMI2(n,m,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTn_RACRm_ADDR(n,m), mask)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_RACRm_OUTI2(n,m,val)    \
        out_dword(HWIO_BIMC_S_DDR0_XPU_PRTn_RACRm_ADDR(n,m),val)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_RACRm_OUTMI2(n,m,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_PRTn_RACRm_ADDR(n,m),mask,val,HWIO_BIMC_S_DDR0_XPU_PRTn_RACRm_INI2(n,m))
#define HWIO_BIMC_S_DDR0_XPU_PRTn_RACRm_RE_BMSK                            0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_PRTn_RACRm_RE_SHFT                                   0x0

#define HWIO_BIMC_S_DDR0_XPU_PRTn_WACRm_ADDR(n,m)                          (BIMC_S_DDR0_REG_BASE      + 0x00000220 + 0x80 * (n)+0x4 * (m))
#define HWIO_BIMC_S_DDR0_XPU_PRTn_WACRm_RMSK                               0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_PRTn_WACRm_MAXn                                       24
#define HWIO_BIMC_S_DDR0_XPU_PRTn_WACRm_MAXm                                        0
#define HWIO_BIMC_S_DDR0_XPU_PRTn_WACRm_INI2(n,m)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTn_WACRm_ADDR(n,m), HWIO_BIMC_S_DDR0_XPU_PRTn_WACRm_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_WACRm_INMI2(n,m,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTn_WACRm_ADDR(n,m), mask)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_WACRm_OUTI2(n,m,val)    \
        out_dword(HWIO_BIMC_S_DDR0_XPU_PRTn_WACRm_ADDR(n,m),val)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_WACRm_OUTMI2(n,m,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_PRTn_WACRm_ADDR(n,m),mask,val,HWIO_BIMC_S_DDR0_XPU_PRTn_WACRm_INI2(n,m))
#define HWIO_BIMC_S_DDR0_XPU_PRTn_WACRm_WE_BMSK                            0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_PRTn_WACRm_WE_SHFT                                   0x0

#define HWIO_BIMC_S_DDR0_XPU_PRTn_START0_ADDR(n)                           (BIMC_S_DDR0_REG_BASE      + 0x00000240 + 0x80 * (n))
#define HWIO_BIMC_S_DDR0_XPU_PRTn_START0_RMSK                              0xfffff000
#define HWIO_BIMC_S_DDR0_XPU_PRTn_START0_MAXn                                      24
#define HWIO_BIMC_S_DDR0_XPU_PRTn_START0_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTn_START0_ADDR(n), HWIO_BIMC_S_DDR0_XPU_PRTn_START0_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_START0_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTn_START0_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_START0_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_XPU_PRTn_START0_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_START0_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_PRTn_START0_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_XPU_PRTn_START0_INI(n))
#define HWIO_BIMC_S_DDR0_XPU_PRTn_START0_ADDR_BMSK                         0xfffff000
#define HWIO_BIMC_S_DDR0_XPU_PRTn_START0_ADDR_SHFT                                0xc

#define HWIO_BIMC_S_DDR0_XPU_PRTn_END0_ADDR(n)                             (BIMC_S_DDR0_REG_BASE      + 0x00000248 + 0x80 * (n))
#define HWIO_BIMC_S_DDR0_XPU_PRTn_END0_RMSK                                0xfffff000
#define HWIO_BIMC_S_DDR0_XPU_PRTn_END0_MAXn                                        24
#define HWIO_BIMC_S_DDR0_XPU_PRTn_END0_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTn_END0_ADDR(n), HWIO_BIMC_S_DDR0_XPU_PRTn_END0_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_END0_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTn_END0_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_END0_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_XPU_PRTn_END0_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_END0_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_PRTn_END0_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_XPU_PRTn_END0_INI(n))
#define HWIO_BIMC_S_DDR0_XPU_PRTn_END0_ADDR_BMSK                           0xfffff000
#define HWIO_BIMC_S_DDR0_XPU_PRTn_END0_ADDR_SHFT                                  0xc

#define HWIO_BIMC_S_DDR0_XPU_PRTn_SCR_ADDR(n)                              (BIMC_S_DDR0_REG_BASE      + 0x00000250 + 0x80 * (n))
#define HWIO_BIMC_S_DDR0_XPU_PRTn_SCR_RMSK                                        0x1
#define HWIO_BIMC_S_DDR0_XPU_PRTn_SCR_MAXn                                         24
#define HWIO_BIMC_S_DDR0_XPU_PRTn_SCR_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTn_SCR_ADDR(n), HWIO_BIMC_S_DDR0_XPU_PRTn_SCR_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_SCR_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTn_SCR_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_SCR_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_XPU_PRTn_SCR_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_SCR_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_PRTn_SCR_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_XPU_PRTn_SCR_INI(n))
#define HWIO_BIMC_S_DDR0_XPU_PRTn_SCR_NS_BMSK                                     0x1
#define HWIO_BIMC_S_DDR0_XPU_PRTn_SCR_NS_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_ADDR(n)                              (BIMC_S_DDR0_REG_BASE      + 0x00000254 + 0x80 * (n))
#define HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_RMSK                                        0x7
#define HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_MAXn                                         24
#define HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_ADDR(n), HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_INI(n))
#define HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_VMIDCLE_BMSK                                0x4
#define HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_VMIDCLE_SHFT                                0x2
#define HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_SCLE_BMSK                                   0x2
#define HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_SCLE_SHFT                                   0x1
#define HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_MSAE_BMSK                                   0x1
#define HWIO_BIMC_S_DDR0_XPU_PRTn_MCR_MSAE_SHFT                                   0x0

#define HWIO_BIMC_S_DDR0_XPU_PRTn_TRANS_COMM_ADDR(n)                       (BIMC_S_DDR0_REG_BASE      + 0x0000025c + 0x80 * (n))
#define HWIO_BIMC_S_DDR0_XPU_PRTn_TRANS_COMM_RMSK                                 0x1
#define HWIO_BIMC_S_DDR0_XPU_PRTn_TRANS_COMM_MAXn                                  24
#define HWIO_BIMC_S_DDR0_XPU_PRTn_TRANS_COMM_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_XPU_PRTn_TRANS_COMM_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_XPU_PRTn_TRANS_COMM_CSRC_BMSK                            0x1
#define HWIO_BIMC_S_DDR0_XPU_PRTn_TRANS_COMM_CSRC_SHFT                            0x0

#define HWIO_BIMC_S_DDR0_XPU_AMT_RACR_ADDR                                 (BIMC_S_DDR0_REG_BASE      + 0x000000e8)
#define HWIO_BIMC_S_DDR0_XPU_AMT_RACR_RMSK                                 0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_AMT_RACR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_AMT_RACR_ADDR, HWIO_BIMC_S_DDR0_XPU_AMT_RACR_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_AMT_RACR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_AMT_RACR_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_AMT_RACR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_AMT_RACR_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_AMT_RACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_AMT_RACR_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_AMT_RACR_IN)
#define HWIO_BIMC_S_DDR0_XPU_AMT_RACR_RE_BMSK                              0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_AMT_RACR_RE_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_XPU_AMT_WACR_ADDR                                 (BIMC_S_DDR0_REG_BASE      + 0x000000ec)
#define HWIO_BIMC_S_DDR0_XPU_AMT_WACR_RMSK                                 0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_AMT_WACR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_AMT_WACR_ADDR, HWIO_BIMC_S_DDR0_XPU_AMT_WACR_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_AMT_WACR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_AMT_WACR_ADDR, m)
#define HWIO_BIMC_S_DDR0_XPU_AMT_WACR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_XPU_AMT_WACR_ADDR,v)
#define HWIO_BIMC_S_DDR0_XPU_AMT_WACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_AMT_WACR_ADDR,m,v,HWIO_BIMC_S_DDR0_XPU_AMT_WACR_IN)
#define HWIO_BIMC_S_DDR0_XPU_AMT_WACR_WE_BMSK                              0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_AMT_WACR_WE_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_XPU_AMTRn_ADDR(n)                                 (BIMC_S_DDR0_REG_BASE      + 0x00000e80 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_XPU_AMTRn_RMSK                                    0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_AMTRn_MAXn                                           127
#define HWIO_BIMC_S_DDR0_XPU_AMTRn_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_AMTRn_ADDR(n), HWIO_BIMC_S_DDR0_XPU_AMTRn_RMSK)
#define HWIO_BIMC_S_DDR0_XPU_AMTRn_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_XPU_AMTRn_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_XPU_AMTRn_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_XPU_AMTRn_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_XPU_AMTRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_XPU_AMTRn_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_XPU_AMTRn_INI(n))
#define HWIO_BIMC_S_DDR0_XPU_AMTRn_AMTMASK_BMSK                            0xffffffff
#define HWIO_BIMC_S_DDR0_XPU_AMTRn_AMTMASK_SHFT                                   0x0

/*----------------------------------------------------------------------------
 * MODULE: BIMC_S_DDR0_ARB
 *--------------------------------------------------------------------------*/

#define BIMC_S_DDR0_ARB_REG_BASE                                                   (BIMC_BASE      + 0x00049000)

#define HWIO_BIMC_S_DDR0_ARB_COMPONENT_INFO_ADDR                                   (BIMC_S_DDR0_ARB_REG_BASE      + 0x00000000)
#define HWIO_BIMC_S_DDR0_ARB_COMPONENT_INFO_RMSK                                     0xffffff
#define HWIO_BIMC_S_DDR0_ARB_COMPONENT_INFO_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_ARB_COMPONENT_INFO_ADDR, HWIO_BIMC_S_DDR0_ARB_COMPONENT_INFO_RMSK)
#define HWIO_BIMC_S_DDR0_ARB_COMPONENT_INFO_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_ARB_COMPONENT_INFO_ADDR, m)
#define HWIO_BIMC_S_DDR0_ARB_COMPONENT_INFO_INSTANCE_BMSK                            0xff0000
#define HWIO_BIMC_S_DDR0_ARB_COMPONENT_INFO_INSTANCE_SHFT                                0x10
#define HWIO_BIMC_S_DDR0_ARB_COMPONENT_INFO_SUB_TYPE_BMSK                              0xff00
#define HWIO_BIMC_S_DDR0_ARB_COMPONENT_INFO_SUB_TYPE_SHFT                                 0x8
#define HWIO_BIMC_S_DDR0_ARB_COMPONENT_INFO_TYPE_BMSK                                    0xff
#define HWIO_BIMC_S_DDR0_ARB_COMPONENT_INFO_TYPE_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_0_ADDR                             (BIMC_S_DDR0_ARB_REG_BASE      + 0x00000020)
#define HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_0_RMSK                             0x8000ffff
#define HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_0_ADDR, HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_0_ADDR, m)
#define HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_0_ARB2SW_PIPELINE_EN_BMSK          0x80000000
#define HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_0_ARB2SW_PIPELINE_EN_SHFT                0x1f
#define HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_0_WGB_DEPTH_BMSK                       0xff00
#define HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_0_WGB_DEPTH_SHFT                          0x8
#define HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_0_FUNCTIONALITY_BMSK                     0xff
#define HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_0_FUNCTIONALITY_SHFT                      0x0

#define HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_1_ADDR                             (BIMC_S_DDR0_ARB_REG_BASE      + 0x00000030)
#define HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_1_RMSK                             0xffffffff
#define HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_1_ADDR, HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_1_RMSK)
#define HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_1_ADDR, m)
#define HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_BMSK          0xffffffff
#define HWIO_BIMC_S_DDR0_ARB_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_SHFT                 0x0

#define HWIO_BIMC_S_DDR0_ARB_CLOCK_CTRL_ADDR                                       (BIMC_S_DDR0_ARB_REG_BASE      + 0x00000200)
#define HWIO_BIMC_S_DDR0_ARB_CLOCK_CTRL_RMSK                                              0x1
#define HWIO_BIMC_S_DDR0_ARB_CLOCK_CTRL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_ARB_CLOCK_CTRL_ADDR, HWIO_BIMC_S_DDR0_ARB_CLOCK_CTRL_RMSK)
#define HWIO_BIMC_S_DDR0_ARB_CLOCK_CTRL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_ARB_CLOCK_CTRL_ADDR, m)
#define HWIO_BIMC_S_DDR0_ARB_CLOCK_CTRL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_ARB_CLOCK_CTRL_ADDR,v)
#define HWIO_BIMC_S_DDR0_ARB_CLOCK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_ARB_CLOCK_CTRL_ADDR,m,v,HWIO_BIMC_S_DDR0_ARB_CLOCK_CTRL_IN)
#define HWIO_BIMC_S_DDR0_ARB_CLOCK_CTRL_CORE_CLOCK_GATING_EN_BMSK                         0x1
#define HWIO_BIMC_S_DDR0_ARB_CLOCK_CTRL_CORE_CLOCK_GATING_EN_SHFT                         0x0

#define HWIO_BIMC_S_DDR0_ARB_MODE_ADDR                                             (BIMC_S_DDR0_ARB_REG_BASE      + 0x00000210)
#define HWIO_BIMC_S_DDR0_ARB_MODE_RMSK                                             0xf0000001
#define HWIO_BIMC_S_DDR0_ARB_MODE_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_ARB_MODE_ADDR, HWIO_BIMC_S_DDR0_ARB_MODE_RMSK)
#define HWIO_BIMC_S_DDR0_ARB_MODE_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_ARB_MODE_ADDR, m)
#define HWIO_BIMC_S_DDR0_ARB_MODE_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_ARB_MODE_ADDR,v)
#define HWIO_BIMC_S_DDR0_ARB_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_ARB_MODE_ADDR,m,v,HWIO_BIMC_S_DDR0_ARB_MODE_IN)
#define HWIO_BIMC_S_DDR0_ARB_MODE_WR_GRANTS_AHEAD_BMSK                             0xf0000000
#define HWIO_BIMC_S_DDR0_ARB_MODE_WR_GRANTS_AHEAD_SHFT                                   0x1c
#define HWIO_BIMC_S_DDR0_ARB_MODE_PRIORITY_RR_EN_BMSK                                     0x1
#define HWIO_BIMC_S_DDR0_ARB_MODE_PRIORITY_RR_EN_SHFT                                     0x0

/*----------------------------------------------------------------------------
 * MODULE: BIMC_S_DDR0_DPE
 *--------------------------------------------------------------------------*/

#define BIMC_S_DDR0_DPE_REG_BASE                                                      (BIMC_BASE      + 0x0004c000)

#define HWIO_BIMC_S_DDR0_DPE_HW_INFO_ADDR                                             (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000000)
#define HWIO_BIMC_S_DDR0_DPE_HW_INFO_RMSK                                             0xffffffff
#define HWIO_BIMC_S_DDR0_DPE_HW_INFO_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_HW_INFO_ADDR, HWIO_BIMC_S_DDR0_DPE_HW_INFO_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_HW_INFO_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_HW_INFO_MAJOR_REVISION_BMSK                              0xff000000
#define HWIO_BIMC_S_DDR0_DPE_HW_INFO_MAJOR_REVISION_SHFT                                    0x18
#define HWIO_BIMC_S_DDR0_DPE_HW_INFO_BRANCH_REVISION_BMSK                               0xff0000
#define HWIO_BIMC_S_DDR0_DPE_HW_INFO_BRANCH_REVISION_SHFT                                   0x10
#define HWIO_BIMC_S_DDR0_DPE_HW_INFO_MINOR_REVISION_BMSK                                  0xff00
#define HWIO_BIMC_S_DDR0_DPE_HW_INFO_MINOR_REVISION_SHFT                                     0x8
#define HWIO_BIMC_S_DDR0_DPE_HW_INFO_ECO_REVISION_BMSK                                      0xff
#define HWIO_BIMC_S_DDR0_DPE_HW_INFO_ECO_REVISION_SHFT                                       0x0

#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_ADDR                                            (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000010)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_RMSK                                              0x130f11
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CONFIG_0_ADDR, HWIO_BIMC_S_DDR0_DPE_CONFIG_0_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CONFIG_0_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_CONFIG_0_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_CONFIG_0_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_CONFIG_0_IN)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_DDR_WR_MASK_POLARITY_BMSK                         0x100000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_DDR_WR_MASK_POLARITY_SHFT                             0x14
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_DEVICE_TYPE_BMSK                                   0x30000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_DEVICE_TYPE_SHFT                                      0x10
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_DEVICE_CFG_RANK1_BMSK                                0xc00
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_DEVICE_CFG_RANK1_SHFT                                  0xa
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_DEVICE_CFG_RANK0_BMSK                                0x300
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_DEVICE_CFG_RANK0_SHFT                                  0x8
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_SHARED_CLK_BMSK                                       0x10
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_SHARED_CLK_SHFT                                        0x4
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_DDR_CMD_BMSK                                           0x1
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_0_DDR_CMD_SHFT                                           0x0

#define HWIO_BIMC_S_DDR0_DPE_CONFIG_1_ADDR                                            (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000014)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_1_RMSK                                            0xff111f1f
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CONFIG_1_ADDR, HWIO_BIMC_S_DDR0_DPE_CONFIG_1_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CONFIG_1_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_CONFIG_1_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_CONFIG_1_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_CONFIG_1_IN)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_1_PERIOD_BUS_THRESHOLD_POWER_MODE_BMSK            0xff000000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_1_PERIOD_BUS_THRESHOLD_POWER_MODE_SHFT                  0x18
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_1_PAD_POWER_MODE_CTRL_BMSK                          0x100000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_1_PAD_POWER_MODE_CTRL_SHFT                              0x14
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_1_PAD_POWER_MODE_BMSK                                0x10000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_1_PAD_POWER_MODE_SHFT                                   0x10
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_1_NUM_BANKS_RANK1_BMSK                                0x1f00
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_1_NUM_BANKS_RANK1_SHFT                                   0x8
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_1_NUM_BANKS_RANK0_BMSK                                  0x1f
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_1_NUM_BANKS_RANK0_SHFT                                   0x0

#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_ADDR                                            (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000018)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_RMSK                                            0x31f11f33
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CONFIG_2_ADDR, HWIO_BIMC_S_DDR0_DPE_CONFIG_2_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CONFIG_2_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_CONFIG_2_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_CONFIG_2_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_CONFIG_2_IN)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_TIMING_MODE_BMSK                                0x30000000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_TIMING_MODE_SHFT                                      0x1c
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_DDR_BURST_LEN_BMSK                               0x1f00000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_DDR_BURST_LEN_SHFT                                    0x14
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_WR_DQS_EARLY_BMSK                                  0x10000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_WR_DQS_EARLY_SHFT                                     0x10
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_DDR_CK_ON_DBG_BMSK                                  0x1000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_DDR_CK_ON_DBG_SHFT                                     0xc
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_MRR_BURST_LEN_BMSK                                   0xf00
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_MRR_BURST_LEN_SHFT                                     0x8
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_BURST_RD_START_BMSK                                   0x30
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_BURST_RD_START_SHFT                                    0x4
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_BURST_WR_START_BMSK                                    0x3
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_2_BURST_WR_START_SHFT                                    0x0

#define HWIO_BIMC_S_DDR0_DPE_CONFIG_3_ADDR                                            (BIMC_S_DDR0_DPE_REG_BASE      + 0x0000001c)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_3_RMSK                                                 0x113
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_3_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CONFIG_3_ADDR, HWIO_BIMC_S_DDR0_DPE_CONFIG_3_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_3_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CONFIG_3_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_3_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_CONFIG_3_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_CONFIG_3_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_CONFIG_3_IN)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_3_DRAIN_CQ_ON_SHKE_CMD_BMSK                            0x100
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_3_DRAIN_CQ_ON_SHKE_CMD_SHFT                              0x8
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_3_LOAD_TIMING_ON_FREQ_CHNG_BMSK                         0x10
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_3_LOAD_TIMING_ON_FREQ_CHNG_SHFT                          0x4
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_3_HW_FREQ_SW_SR_ONLY_BMSK                                0x2
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_3_HW_FREQ_SW_SR_ONLY_SHFT                                0x1
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_3_HW_FREQ_SWITCH_BMSK                                    0x1
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_3_HW_FREQ_SWITCH_SHFT                                    0x0

#define HWIO_BIMC_S_DDR0_DPE_CONFIG_4_ADDR                                            (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000020)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_4_RMSK                                                  0x11
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_4_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_CONFIG_4_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_4_RECALC_PS_PARAMS_BMSK                                 0x10
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_4_RECALC_PS_PARAMS_SHFT                                  0x4
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_4_LOAD_ALL_CONFIG_BMSK                                   0x1
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_4_LOAD_ALL_CONFIG_SHFT                                   0x0

#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_ADDR                                            (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000024)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_RMSK                                             0xfffffff
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CONFIG_5_ADDR, HWIO_BIMC_S_DDR0_DPE_CONFIG_5_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CONFIG_5_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_CONFIG_5_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_CONFIG_5_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_CONFIG_5_IN)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TRASMIN_IN_PS_BMSK                               0x8000000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TRASMIN_IN_PS_SHFT                                    0x1b
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TWR_IN_PS_BMSK                                   0x4000000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TWR_IN_PS_SHFT                                        0x1a
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TRCD_IN_PS_BMSK                                  0x2000000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TRCD_IN_PS_SHFT                                       0x19
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TWTR_IN_PS_BMSK                                  0x1000000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TWTR_IN_PS_SHFT                                       0x18
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TRRD_IN_PS_BMSK                                   0x800000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TRRD_IN_PS_SHFT                                       0x17
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TRFCAB_IN_PS_BMSK                                 0x400000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TRFCAB_IN_PS_SHFT                                     0x16
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TRFCPB_IN_PS_BMSK                                 0x200000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TRFCPB_IN_PS_SHFT                                     0x15
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TRTP_IN_PS_BMSK                                   0x100000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TRTP_IN_PS_SHFT                                       0x14
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TRPAB_IN_PS_BMSK                                   0x80000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TRPAB_IN_PS_SHFT                                      0x13
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TRPPB_IN_PS_BMSK                                   0x40000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TRPPB_IN_PS_SHFT                                      0x12
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TFAW_IN_PS_BMSK                                    0x20000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TFAW_IN_PS_SHFT                                       0x11
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TCKE_IN_PS_BMSK                                    0x10000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TCKE_IN_PS_SHFT                                       0x10
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TZQCS_IN_PS_BMSK                                    0x8000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TZQCS_IN_PS_SHFT                                       0xf
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TZQCL_IN_PS_BMSK                                    0x4000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TZQCL_IN_PS_SHFT                                       0xe
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TMOD_IN_PS_BMSK                                     0x2000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TMOD_IN_PS_SHFT                                        0xd
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_MIN_SR_DURATION_IN_PS_BMSK                          0x1000
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_MIN_SR_DURATION_IN_PS_SHFT                             0xc
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TXSRD_IN_PS_BMSK                                     0x800
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TXSRD_IN_PS_SHFT                                       0xb
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TXSNR_IN_PS_BMSK                                     0x400
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TXSNR_IN_PS_SHFT                                       0xa
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TXPNR_ACT_PWR_DN_IN_PS_BMSK                          0x200
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TXPNR_ACT_PWR_DN_IN_PS_SHFT                            0x9
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TXPR_ACT_PWR_DN_IN_PS_BMSK                           0x100
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TXPR_ACT_PWR_DN_IN_PS_SHFT                             0x8
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TXPNR_PCHG_PWR_DN_IN_PS_BMSK                          0x80
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TXPNR_PCHG_PWR_DN_IN_PS_SHFT                           0x7
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TXPR_PCHG_PWR_DN_IN_PS_BMSK                           0x40
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_TXPR_PCHG_PWR_DN_IN_PS_SHFT                            0x6
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_CLK_AFTER_SR_ENTRY_IN_PS_BMSK                         0x20
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_CLK_AFTER_SR_ENTRY_IN_PS_SHFT                          0x5
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_CLK_BEFORE_SR_EXIT_IN_PS_BMSK                         0x10
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_CLK_BEFORE_SR_EXIT_IN_PS_SHFT                          0x4
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_IE_WINDOW_START_IN_PS_BMSK                             0x8
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_IE_WINDOW_START_IN_PS_SHFT                             0x3
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_IE_WINDOW_END_IN_PS_BMSK                               0x4
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_IE_WINDOW_END_IN_PS_SHFT                               0x2
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_RD_CAPTURE_START_IN_PS_BMSK                            0x2
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_RD_CAPTURE_START_IN_PS_SHFT                            0x1
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_RD_CAPTURE_END_IN_PS_BMSK                              0x1
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_5_RD_CAPTURE_END_IN_PS_SHFT                              0x0

#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_ADDR                                            (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000028)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_RMSK                                                  0xf7
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CONFIG_6_ADDR, HWIO_BIMC_S_DDR0_DPE_CONFIG_6_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CONFIG_6_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_CONFIG_6_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_CONFIG_6_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_CONFIG_6_IN)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_IOSTAGE_ODT_DEBUG_MODE_BMSK                           0x80
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_IOSTAGE_ODT_DEBUG_MODE_SHFT                            0x7
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_IOSTAGE_WR_DEBUG_MODE_BMSK                            0x40
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_IOSTAGE_WR_DEBUG_MODE_SHFT                             0x6
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_IOSTAGE_RD_DEBUG_MODE_BMSK                            0x20
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_IOSTAGE_RD_DEBUG_MODE_SHFT                             0x5
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_IOSTAGE_CA_DEBUG_MODE_BMSK                            0x10
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_IOSTAGE_CA_DEBUG_MODE_SHFT                             0x4
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_CDC_WR_DEBUG_MODE_BMSK                                 0x4
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_CDC_WR_DEBUG_MODE_SHFT                                 0x2
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_CDC_RD_DEBUG_MODE_BMSK                                 0x2
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_CDC_RD_DEBUG_MODE_SHFT                                 0x1
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_CDC_CA_DEBUG_MODE_BMSK                                 0x1
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_6_CDC_CA_DEBUG_MODE_SHFT                                 0x0

#define HWIO_BIMC_S_DDR0_DPE_CONFIG_7_ADDR                                            (BIMC_S_DDR0_DPE_REG_BASE      + 0x0000002c)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_7_RMSK                                                  0xff
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_7_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CONFIG_7_ADDR, HWIO_BIMC_S_DDR0_DPE_CONFIG_7_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_7_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CONFIG_7_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_7_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_CONFIG_7_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_CONFIG_7_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_CONFIG_7_IN)
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_7_MREG_DQ3_BYTE_MAP_BMSK                                0xc0
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_7_MREG_DQ3_BYTE_MAP_SHFT                                 0x6
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_7_MREG_DQ2_BYTE_MAP_BMSK                                0x30
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_7_MREG_DQ2_BYTE_MAP_SHFT                                 0x4
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_7_MREG_DQ1_BYTE_MAP_BMSK                                 0xc
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_7_MREG_DQ1_BYTE_MAP_SHFT                                 0x2
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_7_MREG_DQ0_BYTE_MAP_BMSK                                 0x3
#define HWIO_BIMC_S_DDR0_DPE_CONFIG_7_MREG_DQ0_BYTE_MAP_SHFT                                 0x0

#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_PRE_CS_ADDR                                     (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000050)
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_PRE_CS_RMSK                                      0x3ff03ff
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_PRE_CS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_PRE_CS_ADDR, HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_PRE_CS_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_PRE_CS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_PRE_CS_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_PRE_CS_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_PRE_CS_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_PRE_CS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_PRE_CS_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_PRE_CS_IN)
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_PRE_CS_CA_BUS_2_BMSK                             0x3ff0000
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_PRE_CS_CA_BUS_2_SHFT                                  0x10
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_PRE_CS_CA_BUS_1_BMSK                                 0x3ff
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_PRE_CS_CA_BUS_1_SHFT                                   0x0

#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_CS_ADDR                                         (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000054)
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_CS_RMSK                                          0x3ff03ff
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_CS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_CS_ADDR, HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_CS_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_CS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_CS_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_CS_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_CS_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_CS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_CS_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_CS_IN)
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_CS_CA_BUS_4_BMSK                                 0x3ff0000
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_CS_CA_BUS_4_SHFT                                      0x10
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_CS_CA_BUS_3_BMSK                                     0x3ff
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_CS_CA_BUS_3_SHFT                                       0x0

#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_POST_CS_ADDR                                    (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000058)
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_POST_CS_RMSK                                     0x3ff03ff
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_POST_CS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_POST_CS_ADDR, HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_POST_CS_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_POST_CS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_POST_CS_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_POST_CS_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_POST_CS_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_POST_CS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_POST_CS_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_POST_CS_IN)
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_POST_CS_CA_BUS_6_BMSK                            0x3ff0000
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_POST_CS_CA_BUS_6_SHFT                                 0x10
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_POST_CS_CA_BUS_5_BMSK                                0x3ff
#define HWIO_BIMC_S_DDR0_DPE_CA_TRAIN_POST_CS_CA_BUS_5_SHFT                                  0x0

#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_ADDR                                          (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000068)
#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_RMSK                                          0x1111fff1
#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_ADDR, HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_IN)
#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_PWR_DN_MODE_BMSK                              0x10000000
#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_PWR_DN_MODE_SHFT                                    0x1c
#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_PWR_DN_EN_BMSK                                 0x1000000
#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_PWR_DN_EN_SHFT                                      0x18
#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_CLK_STOP_PWR_DN_EN_BMSK                         0x100000
#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_CLK_STOP_PWR_DN_EN_SHFT                             0x14
#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_CLK_ON_EN_BMSK                                   0x10000
#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_CLK_ON_EN_SHFT                                      0x10
#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_CLK_ON_IDLE_CNT_BMSK                              0xfff0
#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_CLK_ON_IDLE_CNT_SHFT                                 0x4
#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_PCHG_PD_DLL_BMSK                                     0x1
#define HWIO_BIMC_S_DDR0_DPE_PWR_CTRL_0_PCHG_PD_DLL_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_ADDR                                          (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000078)
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_RMSK                                             0x11111
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_ADDR, HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_IN)
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_RD_INT_BST_BMSK                                  0x10000
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_RD_INT_BST_SHFT                                     0x10
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_WR_INT_BST_BMSK                                   0x1000
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_WR_INT_BST_SHFT                                      0xc
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_RD_INT_RD_BMSK                                     0x100
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_RD_INT_RD_SHFT                                       0x8
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_WR_INT_WR_BMSK                                      0x10
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_WR_INT_WR_SHFT                                       0x4
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_SPLIT_LONG_WR_BMSK                                   0x1
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_0_SPLIT_LONG_WR_SHFT                                   0x0

#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_ADDR                                          (BIMC_S_DDR0_DPE_REG_BASE      + 0x0000007c)
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_RMSK                                           0x3ff1fff
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_ADDR, HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_IN)
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_DDR_EFF_OPT_TIMER_BMSK                         0x3ff0000
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_DDR_EFF_OPT_TIMER_SHFT                              0x10
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_PG_MGMT_BMSK                                      0x1000
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_PG_MGMT_SHFT                                         0xc
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_PG_OPEN_TIMER_BMSK                                 0xfff
#define HWIO_BIMC_S_DDR0_DPE_OPT_CTRL_1_PG_OPEN_TIMER_SHFT                                   0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_ADDR                                       (BIMC_S_DDR0_DPE_REG_BASE      + 0x0000008c)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RMSK                                        0x3333333
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_1_SR_BMSK                              0x2000000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_1_SR_SHFT                                   0x19
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_0_SR_BMSK                              0x1000000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_0_SR_SHFT                                   0x18
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_1_DPD_BMSK                              0x200000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_1_DPD_SHFT                                  0x15
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_0_DPD_BMSK                              0x100000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_0_DPD_SHFT                                  0x14
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_1_DERATE_BMSK                            0x20000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_1_DERATE_SHFT                               0x11
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_0_DERATE_BMSK                            0x10000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_0_DERATE_SHFT                               0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_1_TEMP_OOR_BMSK                           0x2000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_1_TEMP_OOR_SHFT                              0xd
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_0_TEMP_OOR_BMSK                           0x1000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_0_TEMP_OOR_SHFT                              0xc
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_1_CSPD_BMSK                                0x200
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_1_CSPD_SHFT                                  0x9
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_0_CSPD_BMSK                                0x100
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_0_CSPD_SHFT                                  0x8
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_1_PWR_DN_BMSK                               0x20
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_1_PWR_DN_SHFT                                0x5
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_0_PWR_DN_BMSK                               0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_0_PWR_DN_SHFT                                0x4
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_1_BUSY_BMSK                                  0x2
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_1_BUSY_SHFT                                  0x1
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_0_BUSY_BMSK                                  0x1
#define HWIO_BIMC_S_DDR0_DPE_DRAM_STATUS_0_RANK_0_BUSY_SHFT                                  0x0

#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_0_ADDR                                       (BIMC_S_DDR0_DPE_REG_BASE      + 0x0000009c)
#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_0_RMSK                                             0xff
#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_0_ADDR, HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_0_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_0_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_0_RD_FIFO_BYTE_EMPTY_BMSK                          0xff
#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_0_RD_FIFO_BYTE_EMPTY_SHFT                           0x0

#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_1_ADDR                                       (BIMC_S_DDR0_DPE_REG_BASE      + 0x000000a0)
#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_1_RMSK                                              0x1
#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_1_ADDR, HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_1_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_1_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_1_CYC_CALC_VALID_BMSK                               0x1
#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_1_CYC_CALC_VALID_SHFT                               0x0

#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_2_ADDR                                       (BIMC_S_DDR0_DPE_REG_BASE      + 0x000000a4)
#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_2_RMSK                                              0x1
#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_2_ADDR, HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_2_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_2_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_2_SHADOW_REGS_STALE_BMSK                            0x1
#define HWIO_BIMC_S_DDR0_DPE_MEMC_STATUS_2_SHADOW_REGS_STALE_SHFT                            0x0

#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_ENABLE_ADDR                                    (BIMC_S_DDR0_DPE_REG_BASE      + 0x000000b4)
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_ENABLE_RMSK                                          0x77
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_ENABLE_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_INTERRUPT_ENABLE_ADDR, HWIO_BIMC_S_DDR0_DPE_INTERRUPT_ENABLE_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_ENABLE_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_INTERRUPT_ENABLE_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_ENABLE_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_INTERRUPT_ENABLE_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_INTERRUPT_ENABLE_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_INTERRUPT_ENABLE_IN)
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_BMSK                       0x70
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_SHFT                        0x4
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_BMSK                       0x7
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_SHFT                       0x0

#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_ADDR                                    (BIMC_S_DDR0_DPE_REG_BASE      + 0x000000b8)
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_RMSK                                      0x77000f
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_ADDR, HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_BMSK                      0x700000
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_SHFT                          0x14
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_BMSK                       0x70000
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_SHFT                          0x10
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_RANK1_LOW_TEMP_BMSK                            0x8
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_RANK1_LOW_TEMP_SHFT                            0x3
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_RANK1_HIGH_TEMP_BMSK                           0x4
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_RANK1_HIGH_TEMP_SHFT                           0x2
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_RANK0_LOW_TEMP_BMSK                            0x2
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_RANK0_LOW_TEMP_SHFT                            0x1
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_RANK0_HIGH_TEMP_BMSK                           0x1
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_STATUS_RANK0_HIGH_TEMP_SHFT                           0x0

#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_CLR_ADDR                                       (BIMC_S_DDR0_DPE_REG_BASE      + 0x000000bc)
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_CLR_RMSK                                              0xf
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_CLR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_INTERRUPT_CLR_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_CLR_RANK1_LOW_TEMP_BMSK                               0x8
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_CLR_RANK1_LOW_TEMP_SHFT                               0x3
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_CLR_RANK1_HIGH_TEMP_BMSK                              0x4
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_CLR_RANK1_HIGH_TEMP_SHFT                              0x2
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_CLR_RANK0_LOW_TEMP_BMSK                               0x2
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_CLR_RANK0_LOW_TEMP_SHFT                               0x1
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_CLR_RANK0_HIGH_TEMP_BMSK                              0x1
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_CLR_RANK0_HIGH_TEMP_SHFT                              0x0

#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_SET_ADDR                                       (BIMC_S_DDR0_DPE_REG_BASE      + 0x000000c0)
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_SET_RMSK                                              0xf
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_SET_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_INTERRUPT_SET_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_SET_RANK1_LOW_TEMP_BMSK                               0x8
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_SET_RANK1_LOW_TEMP_SHFT                               0x3
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_SET_RANK1_HIGH_TEMP_BMSK                              0x4
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_SET_RANK1_HIGH_TEMP_SHFT                              0x2
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_SET_RANK0_LOW_TEMP_BMSK                               0x2
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_SET_RANK0_LOW_TEMP_SHFT                               0x1
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_SET_RANK0_HIGH_TEMP_BMSK                              0x1
#define HWIO_BIMC_S_DDR0_DPE_INTERRUPT_SET_RANK0_HIGH_TEMP_SHFT                              0x0

#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_ADDR                                      (BIMC_S_DDR0_DPE_REG_BASE      + 0x000000d0)
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_RMSK                                      0xffffffff
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_ADDR, HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_IN)
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_CYCLES_PRI0_BMSK                          0xff000000
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_CYCLES_PRI0_SHFT                                0x18
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_CYCLES_PRI1_BMSK                            0xff0000
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_CYCLES_PRI1_SHFT                                0x10
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_CYCLES_PRI2_BMSK                              0xff00
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_CYCLES_PRI2_SHFT                                 0x8
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_CYCLES_PRI3_BMSK                                0xff
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_RD_CYCLES_PRI3_SHFT                                 0x0

#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_ADDR                                      (BIMC_S_DDR0_DPE_REG_BASE      + 0x000000d4)
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_RMSK                                      0xffffffff
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_ADDR, HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_IN)
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_CYCLES_PRI0_BMSK                          0xff000000
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_CYCLES_PRI0_SHFT                                0x18
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_CYCLES_PRI1_BMSK                            0xff0000
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_CYCLES_PRI1_SHFT                                0x10
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_CYCLES_PRI2_BMSK                              0xff00
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_CYCLES_PRI2_SHFT                                 0x8
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_CYCLES_PRI3_BMSK                                0xff
#define HWIO_BIMC_S_DDR0_DPE_ELEVATE_PRI_WR_CYCLES_PRI3_SHFT                                 0x0

#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_ADDR                                             (BIMC_S_DDR0_DPE_REG_BASE      + 0x000000e4)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_RMSK                                             0xffffffff
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_TIMER_0_ADDR, HWIO_BIMC_S_DDR0_DPE_TIMER_0_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_TIMER_0_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_TIMER_0_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_TIMER_0_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_TIMER_0_IN)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_WTR_DIFF_RANK_BMSK                               0xf0000000
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_WTR_DIFF_RANK_SHFT                                     0x1c
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_RTW_DIFF_RANK_BMSK                                0xf000000
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_RTW_DIFF_RANK_SHFT                                     0x18
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_RTR_DIFF_RANK_BMSK                                 0xf00000
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_RTR_DIFF_RANK_SHFT                                     0x14
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_WTW_DIFF_RANK_BMSK                                  0xf0000
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_WTW_DIFF_RANK_SHFT                                     0x10
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_RTW_SAME_RANK_ADD_DLY_BMSK                           0xf000
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_RTW_SAME_RANK_ADD_DLY_SHFT                              0xc
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_WTR_SAME_RANK_ADD_DLY_BMSK                            0xf00
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_WTR_SAME_RANK_ADD_DLY_SHFT                              0x8
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_RTR_SAME_RANK_ADD_DLY_BMSK                             0xf0
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_RTR_SAME_RANK_ADD_DLY_SHFT                              0x4
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_WTW_SAME_RANK_ADD_DLY_BMSK                              0xf
#define HWIO_BIMC_S_DDR0_DPE_TIMER_0_WTW_SAME_RANK_ADD_DLY_SHFT                              0x0

#define HWIO_BIMC_S_DDR0_DPE_TIMER_1_ADDR                                             (BIMC_S_DDR0_DPE_REG_BASE      + 0x000000e8)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_1_RMSK                                                 0x31ff
#define HWIO_BIMC_S_DDR0_DPE_TIMER_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_TIMER_1_ADDR, HWIO_BIMC_S_DDR0_DPE_TIMER_1_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_TIMER_1_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_TIMER_1_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_TIMER_1_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_TIMER_1_IN)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_1_DERATE_OFFSET_BMSK                                   0x3000
#define HWIO_BIMC_S_DDR0_DPE_TIMER_1_DERATE_OFFSET_SHFT                                      0xc
#define HWIO_BIMC_S_DDR0_DPE_TIMER_1_TDQSS_BMSK                                            0x100
#define HWIO_BIMC_S_DDR0_DPE_TIMER_1_TDQSS_SHFT                                              0x8
#define HWIO_BIMC_S_DDR0_DPE_TIMER_1_IDLE_PWR_DN_CNT_BMSK                                   0xff
#define HWIO_BIMC_S_DDR0_DPE_TIMER_1_IDLE_PWR_DN_CNT_SHFT                                    0x0

#define HWIO_BIMC_S_DDR0_DPE_TIMER_2_ADDR                                             (BIMC_S_DDR0_DPE_REG_BASE      + 0x000000ec)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_2_RMSK                                                   0xf7
#define HWIO_BIMC_S_DDR0_DPE_TIMER_2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_TIMER_2_ADDR, HWIO_BIMC_S_DDR0_DPE_TIMER_2_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_TIMER_2_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_2_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_TIMER_2_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_TIMER_2_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_TIMER_2_IN)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_2_TMRW_BMSK                                              0xf0
#define HWIO_BIMC_S_DDR0_DPE_TIMER_2_TMRW_SHFT                                               0x4
#define HWIO_BIMC_S_DDR0_DPE_TIMER_2_TMRR_BMSK                                               0x7
#define HWIO_BIMC_S_DDR0_DPE_TIMER_2_TMRR_SHFT                                               0x0

#define HWIO_BIMC_S_DDR0_DPE_TIMER_3_ADDR                                             (BIMC_S_DDR0_DPE_REG_BASE      + 0x000000f0)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_3_RMSK                                                  0xf37
#define HWIO_BIMC_S_DDR0_DPE_TIMER_3_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_TIMER_3_ADDR, HWIO_BIMC_S_DDR0_DPE_TIMER_3_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_3_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_TIMER_3_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_3_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_TIMER_3_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_TIMER_3_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_TIMER_3_IN)
#define HWIO_BIMC_S_DDR0_DPE_TIMER_3_BANK_AVAIL_OFFSET_BMSK                                0xf00
#define HWIO_BIMC_S_DDR0_DPE_TIMER_3_BANK_AVAIL_OFFSET_SHFT                                  0x8
#define HWIO_BIMC_S_DDR0_DPE_TIMER_3_CLK_CYC_BEFORE_PD_EXIT_BMSK                            0x30
#define HWIO_BIMC_S_DDR0_DPE_TIMER_3_CLK_CYC_BEFORE_PD_EXIT_SHFT                             0x4
#define HWIO_BIMC_S_DDR0_DPE_TIMER_3_CLK_CYC_AFTER_PD_ENTRY_BMSK                             0x7
#define HWIO_BIMC_S_DDR0_DPE_TIMER_3_CLK_CYC_AFTER_PD_ENTRY_SHFT                             0x0

#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR                            (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000114)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_0_RMSK                             0xff0ffff
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR, HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_0_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_0_IN)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_ADDR_BMSK                      0xff00000
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_ADDR_SHFT                           0x14
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_DATA_BMSK                         0xffff
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_DATA_SHFT                            0x0

#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR                            (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000118)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_1_RMSK                             0xff0ffff
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR, HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_1_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_1_IN)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_ADDR_BMSK                      0xff00000
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_ADDR_SHFT                           0x14
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_DATA_BMSK                         0xffff
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_DATA_SHFT                            0x0

#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR                            (BIMC_S_DDR0_DPE_REG_BASE      + 0x0000011c)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_2_RMSK                             0xff0ffff
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR, HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_2_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_2_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_2_IN)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_ADDR_BMSK                      0xff00000
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_ADDR_SHFT                           0x14
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_DATA_BMSK                         0xffff
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_DATA_SHFT                            0x0

#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR                            (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000120)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_3_RMSK                             0xff0ffff
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_3_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR, HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_3_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_3_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_3_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_3_IN)
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_ADDR_BMSK                      0xff00000
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_ADDR_SHFT                           0x14
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_DATA_BMSK                         0xffff
#define HWIO_BIMC_S_DDR0_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_DATA_SHFT                            0x0

#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR                             (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000124)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_0_RMSK                              0xff0ffff
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR, HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_0_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_0_IN)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_0_W_ADDR_BMSK                       0xff00000
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_0_W_ADDR_SHFT                            0x14
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_0_W_DATA_BMSK                          0xffff
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_0_W_DATA_SHFT                             0x0

#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR                             (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000128)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_1_RMSK                              0xff0ffff
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR, HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_1_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_1_IN)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_1_W_ADDR_BMSK                       0xff00000
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_1_W_ADDR_SHFT                            0x14
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_1_W_DATA_BMSK                          0xffff
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_1_W_DATA_SHFT                             0x0

#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR                             (BIMC_S_DDR0_DPE_REG_BASE      + 0x0000012c)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_2_RMSK                              0xff0ffff
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR, HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_2_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_2_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_2_IN)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_2_W_ADDR_BMSK                       0xff00000
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_2_W_ADDR_SHFT                            0x14
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_2_W_DATA_BMSK                          0xffff
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_2_W_DATA_SHFT                             0x0

#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR                             (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000130)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_3_RMSK                              0xff0ffff
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_3_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR, HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_3_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_3_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_3_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_3_IN)
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_3_W_ADDR_BMSK                       0xff00000
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_3_W_ADDR_SHFT                            0x14
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_3_W_DATA_BMSK                          0xffff
#define HWIO_BIMC_S_DDR0_DPE_MRW_AFTER_FREQ_SWITCH_3_W_DATA_SHFT                             0x0

#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_ADDR                                     (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000134)
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_RMSK                                        0xf000f
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_ADDR, HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_IN)
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_BEFORE_3_BMSK                               0x80000
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_BEFORE_3_SHFT                                  0x13
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_BEFORE_2_BMSK                               0x40000
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_BEFORE_2_SHFT                                  0x12
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_BEFORE_1_BMSK                               0x20000
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_BEFORE_1_SHFT                                  0x11
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_BEFORE_0_BMSK                               0x10000
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_BEFORE_0_SHFT                                  0x10
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_AFTER_3_BMSK                                    0x8
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_AFTER_3_SHFT                                    0x3
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_AFTER_2_BMSK                                    0x4
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_AFTER_2_SHFT                                    0x2
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_AFTER_1_BMSK                                    0x2
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_AFTER_1_SHFT                                    0x1
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_AFTER_0_BMSK                                    0x1
#define HWIO_BIMC_S_DDR0_DPE_MRW_FREQ_SWITCH_AFTER_0_SHFT                                    0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_ADDR                                       (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000144)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_RMSK                                           0xf3ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_TRASMIN_MIN_CYC_BMSK                           0xf000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_TRASMIN_MIN_CYC_SHFT                              0xc
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_TRASMIN_BMSK                                    0x3ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_TRASMIN_SHFT                                      0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_ADDR                                       (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000148)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_RMSK                                       0xf0fff1ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_TWR_MIN_CYC_BMSK                           0xf0000000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_TWR_MIN_CYC_SHFT                                 0x1c
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_TWR_BMSK                                     0xff0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_TWR_SHFT                                         0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_TRCD_MIN_CYC_BMSK                              0xf000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_TRCD_MIN_CYC_SHFT                                 0xc
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_TRCD_BMSK                                       0x1ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_TRCD_SHFT                                         0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_ADDR                                       (BIMC_S_DDR0_DPE_REG_BASE      + 0x0000014c)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_RMSK                                       0xf07ff0ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_TWTR_MIN_CYC_BMSK                          0xf0000000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_TWTR_MIN_CYC_SHFT                                0x1c
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_TWTR_BMSK                                    0x7f0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_TWTR_SHFT                                        0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_TRRD_MIN_CYC_BMSK                              0xf000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_TRRD_MIN_CYC_SHFT                                 0xc
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_TRRD_BMSK                                        0xff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_TRRD_SHFT                                         0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_ADDR                                       (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000150)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_RMSK                                       0xffffffff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_TRFCAB_MIN_CYC_BMSK                        0xf0000000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_TRFCAB_MIN_CYC_SHFT                              0x1c
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_TRFCAB_BMSK                                 0xfff0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_TRFCAB_SHFT                                      0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_TRFCPB_MIN_CYC_BMSK                            0xf000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_TRFCPB_MIN_CYC_SHFT                               0xc
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_TRFCPB_BMSK                                     0xfff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_TRFCPB_SHFT                                       0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_ADDR                                       (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000154)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_RMSK                                           0xf07f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_TRTP_MIN_CYC_BMSK                              0xf000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_TRTP_MIN_CYC_SHFT                                 0xc
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_TRTP_BMSK                                        0x7f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_TRTP_SHFT                                         0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_ADDR                                       (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000158)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_RMSK                                       0xf1fff1ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_TRPAB_MIN_CYC_BMSK                         0xf0000000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_TRPAB_MIN_CYC_SHFT                               0x1c
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_TRPAB_BMSK                                  0x1ff0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_TRPAB_SHFT                                       0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_TRPPB_MIN_CYC_BMSK                             0xf000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_TRPPB_MIN_CYC_SHFT                                0xc
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_TRPPB_BMSK                                      0x1ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_TRPPB_SHFT                                        0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_ADDR                                       (BIMC_S_DDR0_DPE_REG_BASE      + 0x0000015c)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_RMSK                                       0xf3fff0ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_TFAW_MIN_CYC_BMSK                          0xf0000000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_TFAW_MIN_CYC_SHFT                                0x1c
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_TFAW_BMSK                                   0x3ff0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_TFAW_SHFT                                        0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_TCKE_MIN_CYC_BMSK                              0xf000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_TCKE_MIN_CYC_SHFT                                 0xc
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_TCKE_BMSK                                        0xff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_TCKE_SHFT                                         0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_ADDR                                       (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000160)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_RMSK                                         0x7f07ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_TZQCS_MIN_CYC_BMSK                           0x7f0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_TZQCS_MIN_CYC_SHFT                               0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_TZQCS_BMSK                                      0x7ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_TZQCS_SHFT                                        0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_ADDR                                       (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000164)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_RMSK                                           0xf7ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_TMOD_MIN_CYC_BMSK                              0xf000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_TMOD_MIN_CYC_SHFT                                 0xc
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_TMOD_BMSK                                       0x7ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_TMOD_SHFT                                         0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_ADDR                                       (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000168)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_RMSK                                           0xf0ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_MIN_SR_DURATION_MIN_CYC_BMSK                   0xf000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_MIN_SR_DURATION_MIN_CYC_SHFT                      0xc
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_MIN_SR_DURATION_BMSK                             0xff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_MIN_SR_DURATION_SHFT                              0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_ADDR                                      (BIMC_S_DDR0_DPE_REG_BASE      + 0x0000016c)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_RMSK                                      0xffffffff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_TXSRD_MIN_CYC_BMSK                        0xf0000000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_TXSRD_MIN_CYC_SHFT                              0x1c
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_TXSRD_BMSK                                 0xfff0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_TXSRD_SHFT                                      0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_TXSNR_MIN_CYC_BMSK                            0xf000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_TXSNR_MIN_CYC_SHFT                               0xc
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_TXSNR_BMSK                                     0xfff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_TXSNR_SHFT                                       0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_ADDR                                      (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000170)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_RMSK                                      0xf0fff1ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_TXPNR_ACT_PWR_DN_MIN_CYC_BMSK             0xf0000000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_TXPNR_ACT_PWR_DN_MIN_CYC_SHFT                   0x1c
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_TXPNR_ACT_PWR_DN_BMSK                       0xff0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_TXPNR_ACT_PWR_DN_SHFT                           0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_TXPR_ACT_PWR_DN_MIN_CYC_BMSK                  0xf000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_TXPR_ACT_PWR_DN_MIN_CYC_SHFT                     0xc
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_TXPR_ACT_PWR_DN_BMSK                           0x1ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_TXPR_ACT_PWR_DN_SHFT                             0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_ADDR                                      (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000174)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_RMSK                                      0xf0fff1ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_TXPNR_PCHG_PWR_DN_MIN_CYC_BMSK            0xf0000000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_TXPNR_PCHG_PWR_DN_MIN_CYC_SHFT                  0x1c
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_TXPNR_PCHG_PWR_DN_BMSK                      0xff0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_TXPNR_PCHG_PWR_DN_SHFT                          0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_TXPR_PCHG_PWR_DN_MIN_CYC_BMSK                 0xf000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_TXPR_PCHG_PWR_DN_MIN_CYC_SHFT                    0xc
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_TXPR_PCHG_PWR_DN_BMSK                          0x1ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_TXPR_PCHG_PWR_DN_SHFT                            0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_ADDR                                      (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000178)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_RMSK                                      0xf07ff1ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_CLK_AFTER_SR_ENTRY_MIN_CYC_BMSK           0xf0000000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_CLK_AFTER_SR_ENTRY_MIN_CYC_SHFT                 0x1c
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_CLK_AFTER_SR_ENTRY_BMSK                     0x7f0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_CLK_AFTER_SR_ENTRY_SHFT                         0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_MIN_CYC_BMSK               0xf000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_MIN_CYC_SHFT                  0xc
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_BMSK                        0x1ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_SHFT                          0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_ADDR                                      (BIMC_S_DDR0_DPE_REG_BASE      + 0x0000017c)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_RMSK                                      0xf0fff0ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_IE_WINDOW_START_ADD_CYCLES_BMSK           0xf0000000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_IE_WINDOW_START_ADD_CYCLES_SHFT                 0x1c
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_IE_WINDOW_START_BMSK                        0xff0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_IE_WINDOW_START_SHFT                            0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_IE_WINDOW_END_ADD_CYCLES_BMSK                 0xf000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_IE_WINDOW_END_ADD_CYCLES_SHFT                    0xc
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_IE_WINDOW_END_BMSK                              0xff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_IE_WINDOW_END_SHFT                               0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_ADDR                                      (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000180)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_RMSK                                      0xf0fff0ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_RD_CAPTURE_START_ADD_CYCLES_BMSK          0xf0000000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_RD_CAPTURE_START_ADD_CYCLES_SHFT                0x1c
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_RD_CAPTURE_START_BMSK                       0xff0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_RD_CAPTURE_START_SHFT                           0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_RD_CAPTURE_END_ADD_CYCLES_BMSK                0xf000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_RD_CAPTURE_END_ADD_CYCLES_SHFT                   0xc
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_RD_CAPTURE_END_BMSK                             0xff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_RD_CAPTURE_END_SHFT                              0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ADDR                                      (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000184)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_RMSK                                        0x1f3f3f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_PAD_MODE_BMSK                               0x100000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_PAD_MODE_SHFT                                   0x14
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_TCCD_BMSK                                    0xf0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_TCCD_SHFT                                       0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_RD_LATENCY_BMSK                               0x3f00
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_RD_LATENCY_SHFT                                  0x8
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_WR_LATENCY_BMSK                                 0x3f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_WR_LATENCY_SHFT                                  0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_ADDR                                      (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000188)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_RMSK                                       0x3ff0fff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_IN)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_TZQCL_MIN_CYC_BMSK                         0x3ff0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_TZQCL_MIN_CYC_SHFT                              0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_TZQCL_BMSK                                     0xfff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_TZQCL_SHFT                                       0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_ACT_ADDR                                   (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001a4)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_ACT_RMSK                                         0x7f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_ACT_TRASMIN_BMSK                                 0x7f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_0_ACT_TRASMIN_SHFT                                  0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_ACT_ADDR                                   (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001a8)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_ACT_RMSK                                     0x1f003f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_ACT_TWR_BMSK                                 0x1f0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_ACT_TWR_SHFT                                     0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_ACT_TRCD_BMSK                                    0x3f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_1_ACT_TRCD_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_ACT_ADDR                                   (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001ac)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_ACT_RMSK                                      0xf001f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_ACT_TWTR_BMSK                                 0xf0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_ACT_TWTR_SHFT                                    0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_ACT_TRRD_BMSK                                    0x1f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_2_ACT_TRRD_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_ACT_ADDR                                   (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001b0)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_ACT_RMSK                                    0x1ff01ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_ACT_TRFCAB_BMSK                             0x1ff0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_ACT_TRFCAB_SHFT                                  0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_ACT_TRFCPB_BMSK                                 0x1ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_3_ACT_TRFCPB_SHFT                                   0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_ACT_ADDR                                   (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001b4)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_ACT_RMSK                                          0xf
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_ACT_TRTP_BMSK                                     0xf
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_4_ACT_TRTP_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_ACT_ADDR                                   (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001b8)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_ACT_RMSK                                     0x3f003f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_ACT_TRPAB_BMSK                               0x3f0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_ACT_TRPAB_SHFT                                   0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_ACT_TRPPB_BMSK                                   0x3f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_5_ACT_TRPPB_SHFT                                    0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_ACT_ADDR                                   (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001bc)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_ACT_RMSK                                     0x7f001f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_ACT_TFAW_BMSK                                0x7f0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_ACT_TFAW_SHFT                                    0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_ACT_TCKE_BMSK                                    0x1f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_6_ACT_TCKE_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_ACT_ADDR                                   (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001c0)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_ACT_RMSK                                         0xff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_ACT_TZQCS_BMSK                                   0xff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_7_ACT_TZQCS_SHFT                                    0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_ACT_ADDR                                   (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001c4)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_ACT_RMSK                                         0xff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_ACT_TMOD_BMSK                                    0xff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_8_ACT_TMOD_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_ACT_ADDR                                   (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001c8)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_ACT_RMSK                                         0x1f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_ACT_MIN_SR_DURATION_BMSK                         0x1f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_9_ACT_MIN_SR_DURATION_SHFT                          0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_ACT_ADDR                                  (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001cc)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_ACT_RMSK                                   0x1ff01ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_ACT_TXSRD_BMSK                             0x1ff0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_ACT_TXSRD_SHFT                                  0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_ACT_TXSNR_BMSK                                 0x1ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_10_ACT_TXSNR_SHFT                                   0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_ACT_ADDR                                  (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001d0)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_ACT_RMSK                                    0x1f003f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_ACT_TXPNR_ACT_PWR_DN_BMSK                   0x1f0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_ACT_TXPNR_ACT_PWR_DN_SHFT                       0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_ACT_TXPR_ACT_PWR_DN_BMSK                        0x3f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_11_ACT_TXPR_ACT_PWR_DN_SHFT                         0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_ACT_ADDR                                  (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001d4)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_ACT_RMSK                                    0x1f003f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_ACT_TXPNR_PCHG_PWR_DN_BMSK                  0x1f0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_ACT_TXPNR_PCHG_PWR_DN_SHFT                      0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_ACT_TXPR_PCHG_PWR_DN_BMSK                       0x3f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_12_ACT_TXPR_PCHG_PWR_DN_SHFT                        0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_ACT_ADDR                                  (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001d8)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_ACT_RMSK                                    0x1f003f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_ACT_CLK_AFTER_SR_ENTRY_BMSK                 0x1f0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_ACT_CLK_AFTER_SR_ENTRY_SHFT                     0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_ACT_CLK_BEFORE_SR_EXIT_BMSK                     0x3f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_13_ACT_CLK_BEFORE_SR_EXIT_SHFT                      0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_ACT_ADDR                                  (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001dc)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_ACT_RMSK                                    0x3f003f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_ACT_IE_WINDOW_START_BMSK                    0x3f0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_ACT_IE_WINDOW_START_SHFT                        0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_ACT_IE_WINDOW_END_BMSK                          0x3f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_14_ACT_IE_WINDOW_END_SHFT                           0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_ACT_ADDR                                  (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001e0)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_ACT_RMSK                                    0x3f003f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_ACT_RD_CAPTURE_START_BMSK                   0x3f0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_ACT_RD_CAPTURE_START_SHFT                       0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_ACT_RD_CAPTURE_END_BMSK                         0x3f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_15_ACT_RD_CAPTURE_END_SHFT                          0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ACT_ADDR                                  (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001e4)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ACT_RMSK                                    0x1f3f3f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ACT_PAD_MODE_BMSK                           0x100000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ACT_PAD_MODE_SHFT                               0x14
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ACT_TCCD_BMSK                                0xf0000
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ACT_TCCD_SHFT                                   0x10
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ACT_RD_LATENCY_BMSK                           0x3f00
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ACT_RD_LATENCY_SHFT                              0x8
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ACT_WR_LATENCY_BMSK                             0x3f
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_16_ACT_WR_LATENCY_SHFT                              0x0

#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_ACT_ADDR                                  (BIMC_S_DDR0_DPE_REG_BASE      + 0x000001e8)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_ACT_RMSK                                       0x3ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_ACT_ADDR, HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_ACT_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_ACT_TZQCL_BMSK                                 0x3ff
#define HWIO_BIMC_S_DDR0_DPE_DRAM_TIMING_17_ACT_TZQCL_SHFT                                   0x0

#define HWIO_BIMC_S_DDR0_DPE_TESTBUS_CTRL_ADDR                                        (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000204)
#define HWIO_BIMC_S_DDR0_DPE_TESTBUS_CTRL_RMSK                                             0x1f1
#define HWIO_BIMC_S_DDR0_DPE_TESTBUS_CTRL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_TESTBUS_CTRL_ADDR, HWIO_BIMC_S_DDR0_DPE_TESTBUS_CTRL_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_TESTBUS_CTRL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_TESTBUS_CTRL_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_TESTBUS_CTRL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_TESTBUS_CTRL_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_TESTBUS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_TESTBUS_CTRL_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_TESTBUS_CTRL_IN)
#define HWIO_BIMC_S_DDR0_DPE_TESTBUS_CTRL_TESTBUS_SEL_BMSK                                 0x1f0
#define HWIO_BIMC_S_DDR0_DPE_TESTBUS_CTRL_TESTBUS_SEL_SHFT                                   0x4
#define HWIO_BIMC_S_DDR0_DPE_TESTBUS_CTRL_TESTBUS_EN_BMSK                                    0x1
#define HWIO_BIMC_S_DDR0_DPE_TESTBUS_CTRL_TESTBUS_EN_SHFT                                    0x0

#define HWIO_BIMC_S_DDR0_DPE_SPARE_REG_ADDR                                           (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000214)
#define HWIO_BIMC_S_DDR0_DPE_SPARE_REG_RMSK                                           0xffffffff
#define HWIO_BIMC_S_DDR0_DPE_SPARE_REG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_SPARE_REG_ADDR, HWIO_BIMC_S_DDR0_DPE_SPARE_REG_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_SPARE_REG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_SPARE_REG_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_SPARE_REG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_SPARE_REG_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_SPARE_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_SPARE_REG_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_SPARE_REG_IN)
#define HWIO_BIMC_S_DDR0_DPE_SPARE_REG_SPARE_REGS_BMSK                                0xffffffff
#define HWIO_BIMC_S_DDR0_DPE_SPARE_REG_SPARE_REGS_SHFT                                       0x0

#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_ADDR                                            (BIMC_S_DDR0_DPE_REG_BASE      + 0x000002fc)
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_RMSK                                               0x1ffff
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_ADDR, HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_IN)
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_BANKTIMERS_BMSK                                    0x10000
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_BANKTIMERS_SHFT                                       0x10
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_COL_TIMERS_BMSK                                     0x8000
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_COL_TIMERS_SHFT                                        0xf
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_CQ_BMSK                                             0x4000
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_CQ_SHFT                                                0xe
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_CSR_ACCESS_BMSK                                     0x2000
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_CSR_ACCESS_SHFT                                        0xd
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_LOAD_TIMING_BMSK                                    0x1000
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_LOAD_TIMING_SHFT                                       0xc
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_MEMCAS_CMD_BMSK                                      0x800
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_MEMCAS_CMD_SHFT                                        0xb
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_NDX_FIFO_BMSK                                        0x400
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_NDX_FIFO_SHFT                                          0xa
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_OPT_BMSK                                             0x200
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_OPT_SHFT                                               0x9
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_PAGE_IDLE_TIMER_BMSK                                 0x100
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_PAGE_IDLE_TIMER_SHFT                                   0x8
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_PWR_MGMT_BMSK                                         0x80
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_PWR_MGMT_SHFT                                          0x7
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_RANKTIMERS_BMSK                                       0x40
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_RANKTIMERS_SHFT                                        0x6
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_RDATA_BMSK                                            0x20
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_RDATA_SHFT                                             0x5
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_RECALC_TCYC_BMSK                                      0x10
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_RECALC_TCYC_SHFT                                       0x4
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_SHKECS_BMSK                                            0x8
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_SHKECS_SHFT                                            0x3
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_WR_BUFFER_BMSK                                         0x4
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_WR_BUFFER_SHFT                                         0x2
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_WR_CTRL_BMSK                                           0x2
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_WR_CTRL_SHFT                                           0x1
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_WRDATA_MGMT_BMSK                                       0x1
#define HWIO_BIMC_S_DDR0_DPE_CGC_CTRL_WRDATA_MGMT_SHFT                                       0x0

#define HWIO_BIMC_S_DDR0_DPE_PMON_EN_ADDR                                             (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000300)
#define HWIO_BIMC_S_DDR0_DPE_PMON_EN_RMSK                                                    0x3
#define HWIO_BIMC_S_DDR0_DPE_PMON_EN_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_EN_ADDR, HWIO_BIMC_S_DDR0_DPE_PMON_EN_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_PMON_EN_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_EN_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_PMON_EN_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_PMON_EN_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_PMON_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_PMON_EN_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_PMON_EN_IN)
#define HWIO_BIMC_S_DDR0_DPE_PMON_EN_CLK_REQ_BMSK                                            0x2
#define HWIO_BIMC_S_DDR0_DPE_PMON_EN_CLK_REQ_SHFT                                            0x1
#define HWIO_BIMC_S_DDR0_DPE_PMON_EN_ENABLE_BMSK                                             0x1
#define HWIO_BIMC_S_DDR0_DPE_PMON_EN_ENABLE_SHFT                                             0x0

#define HWIO_BIMC_S_DDR0_DPE_PMON_CFG_ADDR                                            (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000304)
#define HWIO_BIMC_S_DDR0_DPE_PMON_CFG_RMSK                                                   0xb
#define HWIO_BIMC_S_DDR0_DPE_PMON_CFG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_CFG_ADDR, HWIO_BIMC_S_DDR0_DPE_PMON_CFG_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_PMON_CFG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_CFG_ADDR, m)
#define HWIO_BIMC_S_DDR0_DPE_PMON_CFG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_DPE_PMON_CFG_ADDR,v)
#define HWIO_BIMC_S_DDR0_DPE_PMON_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_PMON_CFG_ADDR,m,v,HWIO_BIMC_S_DDR0_DPE_PMON_CFG_IN)
#define HWIO_BIMC_S_DDR0_DPE_PMON_CFG_HK_BUSY_BMSK                                           0x8
#define HWIO_BIMC_S_DDR0_DPE_PMON_CFG_HK_BUSY_SHFT                                           0x3
#define HWIO_BIMC_S_DDR0_DPE_PMON_CFG_OVERHEAD_BMSK                                          0x3
#define HWIO_BIMC_S_DDR0_DPE_PMON_CFG_OVERHEAD_SHFT                                          0x0

#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_ADDR(n)                                (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000310 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_RMSK                                    0xf700300
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_MAXn                                            3
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_ADDR(n), HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_INI(n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_QC_CNT_BMSK                             0xf000000
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_QC_CNT_SHFT                                  0x18
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_QC_CMP_BMSK                              0x700000
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_QC_CMP_SHFT                                  0x14
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_QC_FLTR_BMSK                                0x300
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_QUEUED_n_QC_FLTR_SHFT                                  0x8

#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_ADDR(n)                                  (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000320 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_RMSK                                      0xf731373
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_MAXn                                              3
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_ADDR(n), HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_INI(n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_QC_CNT_BMSK                               0xf000000
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_QC_CNT_SHFT                                    0x18
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_QC_CMP_BMSK                                0x700000
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_QC_CMP_SHFT                                    0x14
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_QC_AGE_BMSK                                 0x30000
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_QC_AGE_SHFT                                    0x10
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_QC_SAME_ADDR_BMSK                            0x1000
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_QC_SAME_ADDR_SHFT                               0xc
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_QC_FLTR_BMSK                                  0x300
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_QC_FLTR_SHFT                                    0x8
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_XC_PG_ACC_BMSK                                 0x70
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_XC_PG_ACC_SHFT                                  0x4
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_XC_FLTR_BMSK                                    0x3
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_EXEC_n_XC_FLTR_SHFT                                    0x0

#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_ADDR(n)                                  (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000330 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_RMSK                                        0x3fdff
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_MAXn                                              3
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_ADDR(n), HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_INI(n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_TYPE_BMSK                                   0x30000
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_TYPE_SHFT                                      0x10
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_BMSK                               0x8000
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_SHFT                                  0xf
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_POL_BMSK                           0x4000
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_POL_SHFT                              0xe
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_SEL_BMSK                           0x3000
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_SEL_SHFT                              0xc
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_MID_FLTR_BMSK                                 0x800
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_MID_FLTR_SHFT                                   0xb
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_MID_FLTR_POL_BMSK                             0x400
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_MID_FLTR_POL_SHFT                               0xa
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_MID_FLTR_SEL_BMSK                             0x100
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_MID_FLTR_SEL_SHFT                               0x8
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_LAT_LIM_BMSK                                   0x80
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_LAT_LIM_SHFT                                    0x7
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_LAT_LIM_POL_BMSK                               0x40
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_LAT_LIM_POL_SHFT                                0x6
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_LAT_LIM_SEL_BMSK                               0x30
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_LAT_LIM_SEL_SHFT                                0x4
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_PRI_FLTR_BMSK                                   0x8
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_PRI_FLTR_SHFT                                   0x3
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_PRI_FLTR_POL_BMSK                               0x4
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_PRI_FLTR_POL_SHFT                               0x2
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_PRI_FLTR_SEL_BMSK                               0x3
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMD_FLTR_n_PRI_FLTR_SEL_SHFT                               0x0

#define HWIO_BIMC_S_DDR0_DPE_PMON_ADDR_FLTR_n_ADDR(n)                                 (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000340 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_ADDR_FLTR_n_RMSK                                        0x30ff
#define HWIO_BIMC_S_DDR0_DPE_PMON_ADDR_FLTR_n_MAXn                                             3
#define HWIO_BIMC_S_DDR0_DPE_PMON_ADDR_FLTR_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_ADDR_FLTR_n_ADDR(n), HWIO_BIMC_S_DDR0_DPE_PMON_ADDR_FLTR_n_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_PMON_ADDR_FLTR_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_ADDR_FLTR_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_DPE_PMON_ADDR_FLTR_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_DPE_PMON_ADDR_FLTR_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_DPE_PMON_ADDR_FLTR_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_PMON_ADDR_FLTR_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_DPE_PMON_ADDR_FLTR_n_INI(n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_ADDR_FLTR_n_RANK_BMSK                                   0x3000
#define HWIO_BIMC_S_DDR0_DPE_PMON_ADDR_FLTR_n_RANK_SHFT                                      0xc
#define HWIO_BIMC_S_DDR0_DPE_PMON_ADDR_FLTR_n_BANK_BMSK                                     0xff
#define HWIO_BIMC_S_DDR0_DPE_PMON_ADDR_FLTR_n_BANK_SHFT                                      0x0

#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_ADDR(n)                                  (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000350 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_RMSK                                     0xffffffff
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_MAXn                                              1
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_ADDR(n), HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_INI(n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_BID_MASK_BMSK                            0xe0000000
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_BID_MASK_SHFT                                  0x1d
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_PID_MASK_BMSK                            0x1f000000
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_PID_MASK_SHFT                                  0x18
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_MID_MASK_BMSK                              0xff0000
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_MID_MASK_SHFT                                  0x10
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_BID_MATCH_BMSK                               0xe000
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_BID_MATCH_SHFT                                  0xd
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_PID_MATCH_BMSK                               0x1f00
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_PID_MATCH_SHFT                                  0x8
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_MID_MATCH_BMSK                                 0xff
#define HWIO_BIMC_S_DDR0_DPE_PMON_MID_FLTR_n_MID_MATCH_SHFT                                  0x0

#define HWIO_BIMC_S_DDR0_DPE_PMON_LAT_LIM_n_ADDR(n)                                   (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000360 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_LAT_LIM_n_RMSK                                          0xffff
#define HWIO_BIMC_S_DDR0_DPE_PMON_LAT_LIM_n_MAXn                                               3
#define HWIO_BIMC_S_DDR0_DPE_PMON_LAT_LIM_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_LAT_LIM_n_ADDR(n), HWIO_BIMC_S_DDR0_DPE_PMON_LAT_LIM_n_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_PMON_LAT_LIM_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_LAT_LIM_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_DPE_PMON_LAT_LIM_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_DPE_PMON_LAT_LIM_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_DPE_PMON_LAT_LIM_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_PMON_LAT_LIM_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_DPE_PMON_LAT_LIM_n_INI(n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_LAT_LIM_n_CYCLES_BMSK                                   0xffff
#define HWIO_BIMC_S_DDR0_DPE_PMON_LAT_LIM_n_CYCLES_SHFT                                      0x0

#define HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_ADDR(n)                                  (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000370 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_RMSK                                         0x31ff
#define HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_MAXn                                              3
#define HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_ADDR(n), HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_INI(n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_PRI_CMP_BMSK                                 0x3000
#define HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_PRI_CMP_SHFT                                    0xc
#define HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_PRI_CUR_BMSK                                  0x1f0
#define HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_PRI_CUR_SHFT                                    0x4
#define HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_PRI_ORIG_BMSK                                   0xf
#define HWIO_BIMC_S_DDR0_DPE_PMON_PRI_FLTR_n_PRI_ORIG_SHFT                                   0x0

#define HWIO_BIMC_S_DDR0_DPE_PMON_CMDQ_n_ADDR(n)                                      (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000380 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMDQ_n_RMSK                                               0xf7
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMDQ_n_MAXn                                                  1
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMDQ_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_CMDQ_n_ADDR(n), HWIO_BIMC_S_DDR0_DPE_PMON_CMDQ_n_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMDQ_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_CMDQ_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMDQ_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_DPE_PMON_CMDQ_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMDQ_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_PMON_CMDQ_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_DPE_PMON_CMDQ_n_INI(n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMDQ_n_CNT_BMSK                                           0xf0
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMDQ_n_CNT_SHFT                                            0x4
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMDQ_n_CMP_BMSK                                            0x7
#define HWIO_BIMC_S_DDR0_DPE_PMON_CMDQ_n_CMP_SHFT                                            0x0

#define HWIO_BIMC_S_DDR0_DPE_PMON_WRBUF_n_ADDR(n)                                     (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000388 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_WRBUF_n_RMSK                                              0xf7
#define HWIO_BIMC_S_DDR0_DPE_PMON_WRBUF_n_MAXn                                                 1
#define HWIO_BIMC_S_DDR0_DPE_PMON_WRBUF_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_WRBUF_n_ADDR(n), HWIO_BIMC_S_DDR0_DPE_PMON_WRBUF_n_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_PMON_WRBUF_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_WRBUF_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_DPE_PMON_WRBUF_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_DPE_PMON_WRBUF_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_DPE_PMON_WRBUF_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_PMON_WRBUF_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_DPE_PMON_WRBUF_n_INI(n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_WRBUF_n_CNT_BMSK                                          0xf0
#define HWIO_BIMC_S_DDR0_DPE_PMON_WRBUF_n_CNT_SHFT                                           0x4
#define HWIO_BIMC_S_DDR0_DPE_PMON_WRBUF_n_CMP_BMSK                                           0x7
#define HWIO_BIMC_S_DDR0_DPE_PMON_WRBUF_n_CMP_SHFT                                           0x0

#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_ADDR(n)                                   (BIMC_S_DDR0_DPE_REG_BASE      + 0x00000390 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_RMSK                                      0xfd07ff1f
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_MAXn                                               3
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_ADDR(n), HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_INI(n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_ADDR_FLTR_BMSK                            0x80000000
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_ADDR_FLTR_SHFT                                  0x1f
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_ADDR_FLTR_POL_BMSK                        0x40000000
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_ADDR_FLTR_POL_SHFT                              0x1e
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_ADDR_FLTR_SEL_BMSK                        0x30000000
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_ADDR_FLTR_SEL_SHFT                              0x1c
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_MID_FLTR_BMSK                              0x8000000
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_MID_FLTR_SHFT                                   0x1b
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_MID_FLTR_POL_BMSK                          0x4000000
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_MID_FLTR_POL_SHFT                               0x1a
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_MID_FLTR_SEL_BMSK                          0x1000000
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_MID_FLTR_SEL_SHFT                               0x18
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_CMD_BMSK                                     0x7ff00
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_CMD_SHFT                                         0x8
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_CMD_MOD_BMSK                                    0x1f
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_CMD_n_CMD_MOD_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_ADDR(n)                                  (BIMC_S_DDR0_DPE_REG_BASE      + 0x000003a0 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_RMSK                                           0xdf
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_MAXn                                              1
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_ADDR(n), HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_INI(n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_MID_FLTR_BMSK                                  0x80
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_MID_FLTR_SHFT                                   0x7
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_MID_FLTR_POL_BMSK                              0x40
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_MID_FLTR_POL_SHFT                               0x6
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_MID_FLTR_SEL_BMSK                              0x10
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_MID_FLTR_SEL_SHFT                               0x4
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_TYPE_BMSK                                       0xf
#define HWIO_BIMC_S_DDR0_DPE_PMON_DDR_DATA_n_TYPE_SHFT                                       0x0

#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_ADDR(n)                                (BIMC_S_DDR0_DPE_REG_BASE      + 0x000003b0 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_RMSK                                   0x31ff7fef
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_MAXn                                            3
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_ADDR(n), HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_INI(n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_RNK_BMSK                               0x30000000
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_RNK_SHFT                                     0x1c
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_RNK_MATCH_BMSK                          0x1000000
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_RNK_MATCH_SHFT                               0x18
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_ACTUAL_POL_BMSK                          0x800000
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_ACTUAL_POL_SHFT                              0x17
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_ACTUAL_BMSK                              0x7f0000
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_ACTUAL_SHFT                                  0x10
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_ALLOWED_BMSK                               0x7000
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_ALLOWED_SHFT                                  0xc
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_CMD_MATCH_BMSK                              0x800
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_CMD_MATCH_SHFT                                0xb
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_CMD_BMSK                                    0x700
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_CMD_SHFT                                      0x8
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_BNK_CMP_BMSK                                 0xe0
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_BNK_CMP_SHFT                                  0x5
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_BNK_CNT_BMSK                                  0xf
#define HWIO_BIMC_S_DDR0_DPE_PMON_RANK_STATE_n_BNK_CNT_SHFT                                  0x0

#define HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_ADDR(n)                                      (BIMC_S_DDR0_DPE_REG_BASE      + 0x000003c0 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_RMSK                                          0x3ff031f
#define HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_MAXn                                                  7
#define HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_ADDR(n), HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_RMSK)
#define HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_INI(n))
#define HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_RNK_BMSK                                      0x3000000
#define HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_RNK_SHFT                                           0x18
#define HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_REF_RATE_BMSK                                  0xff0000
#define HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_REF_RATE_SHFT                                      0x10
#define HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_CMD_FLTR_BMSK                                     0x300
#define HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_CMD_FLTR_SHFT                                       0x8
#define HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_CMD_BMSK                                           0x1f
#define HWIO_BIMC_S_DDR0_DPE_PMON_SHKE_n_CMD_SHFT                                            0x0

/*----------------------------------------------------------------------------
 * MODULE: BIMC_S_DDR0_SCMO
 *--------------------------------------------------------------------------*/

#define BIMC_S_DDR0_SCMO_REG_BASE                                                    (BIMC_BASE      + 0x00048000)

#define HWIO_BIMC_S_DDR0_SCMO_COMPONENT_INFO_ADDR                                    (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000000)
#define HWIO_BIMC_S_DDR0_SCMO_COMPONENT_INFO_RMSK                                      0xffffff
#define HWIO_BIMC_S_DDR0_SCMO_COMPONENT_INFO_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_COMPONENT_INFO_ADDR, HWIO_BIMC_S_DDR0_SCMO_COMPONENT_INFO_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_COMPONENT_INFO_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_COMPONENT_INFO_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_COMPONENT_INFO_INSTANCE_BMSK                             0xff0000
#define HWIO_BIMC_S_DDR0_SCMO_COMPONENT_INFO_INSTANCE_SHFT                                 0x10
#define HWIO_BIMC_S_DDR0_SCMO_COMPONENT_INFO_SUB_TYPE_BMSK                               0xff00
#define HWIO_BIMC_S_DDR0_SCMO_COMPONENT_INFO_SUB_TYPE_SHFT                                  0x8
#define HWIO_BIMC_S_DDR0_SCMO_COMPONENT_INFO_TYPE_BMSK                                     0xff
#define HWIO_BIMC_S_DDR0_SCMO_COMPONENT_INFO_TYPE_SHFT                                      0x0

#define HWIO_BIMC_S_DDR0_SCMO_HW_INFO_ADDR                                           (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000010)
#define HWIO_BIMC_S_DDR0_SCMO_HW_INFO_RMSK                                           0xffffffff
#define HWIO_BIMC_S_DDR0_SCMO_HW_INFO_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_HW_INFO_ADDR, HWIO_BIMC_S_DDR0_SCMO_HW_INFO_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_HW_INFO_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_HW_INFO_MAJOR_BMSK                                     0xff000000
#define HWIO_BIMC_S_DDR0_SCMO_HW_INFO_MAJOR_SHFT                                           0x18
#define HWIO_BIMC_S_DDR0_SCMO_HW_INFO_BRANCH_BMSK                                      0xff0000
#define HWIO_BIMC_S_DDR0_SCMO_HW_INFO_BRANCH_SHFT                                          0x10
#define HWIO_BIMC_S_DDR0_SCMO_HW_INFO_MINOR_BMSK                                         0xff00
#define HWIO_BIMC_S_DDR0_SCMO_HW_INFO_MINOR_SHFT                                            0x8
#define HWIO_BIMC_S_DDR0_SCMO_HW_INFO_ECO_BMSK                                             0xff
#define HWIO_BIMC_S_DDR0_SCMO_HW_INFO_ECO_SHFT                                              0x0

#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_0_ADDR                              (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000020)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_0_RMSK                              0xffffffff
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_0_ADDR, HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_0_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_0_DATA_WIDTH_BMSK                   0xffff0000
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_0_DATA_WIDTH_SHFT                         0x10
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_0_TID_WIDTH_BMSK                        0xff00
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_0_TID_WIDTH_SHFT                           0x8
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_0_MID_WIDTH_BMSK                          0xff
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_0_MID_WIDTH_SHFT                           0x0

#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_1_ADDR                              (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000030)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_1_RMSK                              0xffffffff
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_1_ADDR, HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_1_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_1_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_BMSK           0xffffffff
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_SHFT                  0x0

#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_2_ADDR                              (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000040)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_2_RMSK                                0xff00ff
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_2_ADDR, HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_2_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_2_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_2_NUM_GLOBAL_MONS_BMSK                0xff0000
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_2_NUM_GLOBAL_MONS_SHFT                    0x10
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_2_VMID_WIDTH_BMSK                         0xff
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_2_VMID_WIDTH_SHFT                          0x0

#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_3_ADDR                              (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000050)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_3_RMSK                              0xffffffff
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_3_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_3_ADDR, HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_3_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_3_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_3_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_3_RCH0_CTRL_DEPTH_BMSK              0xff000000
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_3_RCH0_CTRL_DEPTH_SHFT                    0x18
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_3_RCH0_DEPTH_BMSK                     0xff0000
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_3_RCH0_DEPTH_SHFT                         0x10
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_3_BCH_DEPTH_BMSK                        0xff00
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_3_BCH_DEPTH_SHFT                           0x8
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_3_WCH_DEPTH_BMSK                          0xff
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_3_WCH_DEPTH_SHFT                           0x0

#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_4_ADDR                              (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000060)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_4_RMSK                                  0xffff
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_4_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_4_ADDR, HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_4_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_4_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_4_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_4_RCH1_CTRL_DEPTH_BMSK                  0xff00
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_4_RCH1_CTRL_DEPTH_SHFT                     0x8
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_4_RCH1_DEPTH_BMSK                         0xff
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_4_RCH1_DEPTH_SHFT                          0x0

#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_5_ADDR                              (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000070)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_5_RMSK                                  0xffff
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_5_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_5_ADDR, HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_5_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_5_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_5_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_5_DPE_CQ_DEPTH_BMSK                     0xff00
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_5_DPE_CQ_DEPTH_SHFT                        0x8
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_5_DDR_BUS_WIDTH_BMSK                      0xff
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_5_DDR_BUS_WIDTH_SHFT                       0x0

#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_6_ADDR                              (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000080)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_6_RMSK                                  0x1111
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_6_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_6_ADDR, HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_6_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_6_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_6_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_6_WBUFC_PIPE_BMSK                       0x1000
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_6_WBUFC_PIPE_SHFT                          0xc
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_6_RDOPT_PIPE_BMSK                        0x100
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_6_RDOPT_PIPE_SHFT                          0x8
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_6_ACHAN_INTF_PIPE_BMSK                    0x10
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_6_ACHAN_INTF_PIPE_SHFT                     0x4
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_6_ADDR_DECODE_HT_BMSK                      0x1
#define HWIO_BIMC_S_DDR0_SCMO_CONFIGURATION_INFO_6_ADDR_DECODE_HT_SHFT                      0x0

#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_STATUS_ADDR                                  (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000100)
#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_STATUS_RMSK                                         0x1
#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_STATUS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_STATUS_ADDR, HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_STATUS_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_STATUS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_STATUS_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_STATUS_ERR_OCCURRED_BMSK                            0x1
#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_STATUS_ERR_OCCURRED_SHFT                            0x0

#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_CLEAR_ADDR                                   (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000108)
#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_CLEAR_RMSK                                          0x1
#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_CLEAR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_CLEAR_ADDR,v)
#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_CLEAR_IRQ_CLR_BMSK                                  0x1
#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_CLEAR_IRQ_CLR_SHFT                                  0x0

#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_ENABLE_ADDR                                  (BIMC_S_DDR0_SCMO_REG_BASE      + 0x0000010c)
#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_ENABLE_RMSK                                         0x1
#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_ENABLE_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_ENABLE_ADDR, HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_ENABLE_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_ENABLE_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_ENABLE_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_ENABLE_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_ENABLE_ADDR,v)
#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_ENABLE_ADDR,m,v,HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_ENABLE_IN)
#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_ENABLE_IRQ_EN_BMSK                                  0x1
#define HWIO_BIMC_S_DDR0_SCMO_INTERRUPT_ENABLE_IRQ_EN_SHFT                                  0x0

#define HWIO_BIMC_S_DDR0_SCMO_ESYN_ADDR_ADDR                                         (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000120)
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_ADDR_RMSK                                         0xffffffff
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_ADDR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_ESYN_ADDR_ADDR, HWIO_BIMC_S_DDR0_SCMO_ESYN_ADDR_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_ADDR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_ESYN_ADDR_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_ADDR_ERR_ADDR_BMSK                                0xffffffff
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_ADDR_ERR_ADDR_SHFT                                       0x0

#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_0_ADDR                                    (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000128)
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_0_RMSK                                    0xff1fffff
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_0_ADDR, HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_0_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_0_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_0_ERR_ATID_BMSK                           0xff000000
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_0_ERR_ATID_SHFT                                 0x18
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_0_ERR_AVMID_BMSK                            0x1f0000
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_0_ERR_AVMID_SHFT                                0x10
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_0_ERR_AMID_BMSK                               0xffff
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_0_ERR_AMID_SHFT                                  0x0

#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ADDR                                    (BIMC_S_DDR0_SCMO_REG_BASE      + 0x0000012c)
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_RMSK                                     0x10ff117
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ADDR, HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_CODE_BMSK                            0x1000000
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_CODE_SHFT                                 0x18
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_ALEN_BMSK                              0xf0000
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_ALEN_SHFT                                 0x10
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_ASIZE_BMSK                              0xe000
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_ASIZE_SHFT                                 0xd
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_ABURST_BMSK                             0x1000
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_ABURST_SHFT                                0xc
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_AEXCLUSIVE_BMSK                          0x100
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_AEXCLUSIVE_SHFT                            0x8
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_APROTNS_BMSK                              0x10
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_APROTNS_SHFT                               0x4
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_AOOORD_BMSK                                0x4
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_AOOORD_SHFT                                0x2
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_AOOOWR_BMSK                                0x2
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_AOOOWR_SHFT                                0x1
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_AWRITE_BMSK                                0x1
#define HWIO_BIMC_S_DDR0_SCMO_ESYN_APACKET_1_ERR_AWRITE_SHFT                                0x0

#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_ADDR                                        (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000200)
#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_RMSK                                        0xffff1111
#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_ADDR, HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_ADDR,v)
#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_ADDR,m,v,HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_IN)
#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_RFU_31_17_BMSK                              0xfffe0000
#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_RFU_31_17_SHFT                                    0x11
#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_PEN_CMD_CG_EN_BMSK                             0x10000
#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_PEN_CMD_CG_EN_SHFT                                0x10
#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_RCH_CG_EN_BMSK                                  0x1000
#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_RCH_CG_EN_SHFT                                     0xc
#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_FLUSH_CG_EN_BMSK                                 0x100
#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_FLUSH_CG_EN_SHFT                                   0x8
#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_WCH_CG_EN_BMSK                                    0x10
#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_WCH_CG_EN_SHFT                                     0x4
#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_ACH_CG_EN_BMSK                                     0x1
#define HWIO_BIMC_S_DDR0_SCMO_CLOCK_CTRL_ACH_CG_EN_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_ADDR                                (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000400)
#define HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_RMSK                                      0xff
#define HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_ADDR, HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_ADDR,v)
#define HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_ADDR,m,v,HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_IN)
#define HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_RFU_7_5_BMSK                              0xe0
#define HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_RFU_7_5_SHFT                               0x5
#define HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_INTERLEAVE_CS1_BMSK                       0x10
#define HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_INTERLEAVE_CS1_SHFT                        0x4
#define HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_RFU_3_1_BMSK                               0xe
#define HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_RFU_3_1_SHFT                               0x1
#define HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_INTERLEAVE_CS0_BMSK                        0x1
#define HWIO_BIMC_S_DDR0_SCMO_SLV_INTERLEAVE_CFG_INTERLEAVE_CS0_SHFT                        0x0

#define HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_ADDR(n)                                  (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000410 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_RMSK                                         0xffff
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_MAXn                                              1
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_ADDR(n), HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_INI(n))
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_RFU_15_8_BMSK                                0xff00
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_RFU_15_8_SHFT                                   0x8
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_ADDR_BASE_BMSK                                 0xfc
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_ADDR_BASE_SHFT                                  0x2
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_RFU_1_0_BMSK                                    0x3
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_BASE_CSn_RFU_1_0_SHFT                                    0x0

#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_ADDR(n)                                   (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000420 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_RMSK                                          0xffff
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_MAXn                                               1
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_ADDR(n), HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_INI(n))
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_RANK_EN_BMSK                                  0x8000
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_RANK_EN_SHFT                                     0xf
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_RFU_14_13_BMSK                                0x6000
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_RFU_14_13_SHFT                                   0xd
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_ADDR_MODE_BMSK                                0x1000
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_ADDR_MODE_SHFT                                   0xc
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_RFU_11_9_BMSK                                  0xe00
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_RFU_11_9_SHFT                                    0x9
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_BANK_SIZE_BMSK                                 0x100
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_BANK_SIZE_SHFT                                   0x8
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_RFU_7_6_BMSK                                    0xc0
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_RFU_7_6_SHFT                                     0x6
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_ROW_SIZE_BMSK                                   0x30
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_ROW_SIZE_SHFT                                    0x4
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_RFU_3_2_BMSK                                     0xc
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_RFU_3_2_SHFT                                     0x2
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_COL_SIZE_BMSK                                    0x3
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MAP_CSn_COL_SIZE_SHFT                                    0x0

#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_ADDR(n)                                  (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000430 + 0x4 * (n))
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_RMSK                                         0xffff
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_MAXn                                              1
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_ADDR(n), HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_ADDR(n), mask)
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_ADDR(n),val)
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_ADDR(n),mask,val,HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_INI(n))
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_RFU_15_8_BMSK                                0xff00
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_RFU_15_8_SHFT                                   0x8
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_ADDR_MASK_BMSK                                 0xfc
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_ADDR_MASK_SHFT                                  0x2
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_RFU_1_0_BMSK                                    0x3
#define HWIO_BIMC_S_DDR0_SCMO_ADDR_MASK_CSn_RFU_1_0_SHFT                                    0x0

#define HWIO_BIMC_S_DDR0_SCMO_SLV_STATUS_ADDR                                        (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000450)
#define HWIO_BIMC_S_DDR0_SCMO_SLV_STATUS_RMSK                                            0xff31
#define HWIO_BIMC_S_DDR0_SCMO_SLV_STATUS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_SLV_STATUS_ADDR, HWIO_BIMC_S_DDR0_SCMO_SLV_STATUS_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_SLV_STATUS_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_SLV_STATUS_GLOBAL_MONS_IN_USE_BMSK                         0xff00
#define HWIO_BIMC_S_DDR0_SCMO_SLV_STATUS_GLOBAL_MONS_IN_USE_SHFT                            0x8
#define HWIO_BIMC_S_DDR0_SCMO_SLV_STATUS_RANK_IDLE_BMSK                                    0x30
#define HWIO_BIMC_S_DDR0_SCMO_SLV_STATUS_RANK_IDLE_SHFT                                     0x4
#define HWIO_BIMC_S_DDR0_SCMO_SLV_STATUS_SLAVE_IDLE_BMSK                                    0x1
#define HWIO_BIMC_S_DDR0_SCMO_SLV_STATUS_SLAVE_IDLE_SHFT                                    0x0

#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_ADDR                                       (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000500)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_RMSK                                            0xf1f
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_ADDR, HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_ADDR,v)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_ADDR,m,v,HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_IN)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_RFU_11_10_BMSK                                  0xc00
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_RFU_11_10_SHFT                                    0xa
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_CMD_ORDERING_BMSK                               0x300
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_CMD_ORDERING_SHFT                                 0x8
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_HP_CMD_AREQPRIO_MAP_BMSK                         0x10
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_HP_CMD_AREQPRIO_MAP_SHFT                          0x4
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_RFU_3_BMSK                                        0x8
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_RFU_3_SHFT                                        0x3
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_HP_CMD_Q_DEPTH_BMSK                               0x7
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_CFG_HP_CMD_Q_DEPTH_SHFT                               0x0

#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_STATUS_ADDR                                    (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000520)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_STATUS_RMSK                                          0xff
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_STATUS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_STATUS_ADDR, HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_STATUS_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_STATUS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_STATUS_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_STATUS_HP_CMD_BUF_ENTRIES_IN_USE_BMSK                0xf0
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_STATUS_HP_CMD_BUF_ENTRIES_IN_USE_SHFT                 0x4
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_STATUS_LP_CMD_BUF_ENTRIES_IN_USE_BMSK                 0xf
#define HWIO_BIMC_S_DDR0_SCMO_CMD_BUF_STATUS_LP_CMD_BUF_ENTRIES_IN_USE_SHFT                 0x0

#define HWIO_BIMC_S_DDR0_SCMO_RCH_SELECT_ADDR                                        (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000540)
#define HWIO_BIMC_S_DDR0_SCMO_RCH_SELECT_RMSK                                        0xffffffff
#define HWIO_BIMC_S_DDR0_SCMO_RCH_SELECT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_RCH_SELECT_ADDR, HWIO_BIMC_S_DDR0_SCMO_RCH_SELECT_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_RCH_SELECT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_RCH_SELECT_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_RCH_SELECT_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SCMO_RCH_SELECT_ADDR,v)
#define HWIO_BIMC_S_DDR0_SCMO_RCH_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SCMO_RCH_SELECT_ADDR,m,v,HWIO_BIMC_S_DDR0_SCMO_RCH_SELECT_IN)
#define HWIO_BIMC_S_DDR0_SCMO_RCH_SELECT_RCH_PORTS_BMSK                              0xffffffff
#define HWIO_BIMC_S_DDR0_SCMO_RCH_SELECT_RCH_PORTS_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_ADDR                                      (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000544)
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RMSK                                      0xffffffff
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_ADDR, HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_ADDR,v)
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_ADDR,m,v,HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_IN)
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RFU_31_30_BMSK                            0xc0000000
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RFU_31_30_SHFT                                  0x1e
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RCH1_FIFO_BKPR_HI_TH_BMSK                 0x3f000000
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RCH1_FIFO_BKPR_HI_TH_SHFT                       0x18
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RFU_23_22_BMSK                              0xc00000
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RFU_23_22_SHFT                                  0x16
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RCH1_FIFO_BKPR_LO_TH_BMSK                   0x3f0000
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RCH1_FIFO_BKPR_LO_TH_SHFT                       0x10
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RFU_15_14_BMSK                                0xc000
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RFU_15_14_SHFT                                   0xe
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RCH0_FIFO_BKPR_HI_TH_BMSK                     0x3f00
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RCH0_FIFO_BKPR_HI_TH_SHFT                        0x8
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RFU_7_6_BMSK                                    0xc0
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RFU_7_6_SHFT                                     0x6
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RCH0_FIFO_BKPR_LO_TH_BMSK                       0x3f
#define HWIO_BIMC_S_DDR0_SCMO_RCH_BKPR_CFG_RCH0_FIFO_BKPR_LO_TH_SHFT                        0x0

#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_ADDR                                        (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000560)
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RMSK                                           0x33333
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_ADDR, HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_PRQ_FIFO_FULL_BMSK                             0x20000
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_PRQ_FIFO_FULL_SHFT                                0x11
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_PRQ_FIFO_EMPTY_BMSK                            0x10000
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_PRQ_FIFO_EMPTY_SHFT                               0x10
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RCH1_QUAL_FIFO_FULL_BMSK                        0x2000
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RCH1_QUAL_FIFO_FULL_SHFT                           0xd
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RCH1_QUAL_FIFO_EMPTY_BMSK                       0x1000
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RCH1_QUAL_FIFO_EMPTY_SHFT                          0xc
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RCH1_DATA_FIFO_FULL_BMSK                         0x200
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RCH1_DATA_FIFO_FULL_SHFT                           0x9
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RCH1_DATA_FIFO_EMPTY_BMSK                        0x100
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RCH1_DATA_FIFO_EMPTY_SHFT                          0x8
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RCH0_QUAL_FIFO_FULL_BMSK                          0x20
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RCH0_QUAL_FIFO_FULL_SHFT                           0x5
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RCH0_QUAL_FIFO_EMPTY_BMSK                         0x10
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RCH0_QUAL_FIFO_EMPTY_SHFT                          0x4
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RCH0_DATA_FIFO_FULL_BMSK                           0x2
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RCH0_DATA_FIFO_FULL_SHFT                           0x1
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RCH0_DATA_FIFO_EMPTY_BMSK                          0x1
#define HWIO_BIMC_S_DDR0_SCMO_RCH_STATUS_RCH0_DATA_FIFO_EMPTY_SHFT                          0x0

#define HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_ADDR                                       (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000580)
#define HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_RMSK                                             0xff
#define HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_ADDR, HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_ADDR,v)
#define HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_ADDR,m,v,HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_IN)
#define HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_RFU_7_5_BMSK                                     0xe0
#define HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_RFU_7_5_SHFT                                      0x5
#define HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_WRITE_BLOCK_READ_BMSK                            0x10
#define HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_WRITE_BLOCK_READ_SHFT                             0x4
#define HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_RFU_3_1_BMSK                                      0xe
#define HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_RFU_3_1_SHFT                                      0x1
#define HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_COALESCE_EN_BMSK                                  0x1
#define HWIO_BIMC_S_DDR0_SCMO_WCH_BUF_CFG_COALESCE_EN_SHFT                                  0x0

#define HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_ADDR                                        (BIMC_S_DDR0_SCMO_REG_BASE      + 0x000005a0)
#define HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_RMSK                                             0x333
#define HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_ADDR, HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_BRESP_FIFO_FULL_BMSK                             0x200
#define HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_BRESP_FIFO_FULL_SHFT                               0x9
#define HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_BRESP_FIFO_EMPTY_BMSK                            0x100
#define HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_BRESP_FIFO_EMPTY_SHFT                              0x8
#define HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_WDATA_FIFO_FULL_BMSK                              0x20
#define HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_WDATA_FIFO_FULL_SHFT                               0x5
#define HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_WDATA_FIFO_EMPTY_BMSK                             0x10
#define HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_WDATA_FIFO_EMPTY_SHFT                              0x4
#define HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_WBUF_FULL_BMSK                                     0x2
#define HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_WBUF_FULL_SHFT                                     0x1
#define HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_WBUF_EMPTY_BMSK                                    0x1
#define HWIO_BIMC_S_DDR0_SCMO_WCH_STATUS_WBUF_EMPTY_SHFT                                    0x0

#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_ADDR                                         (BIMC_S_DDR0_SCMO_REG_BASE      + 0x000005c0)
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_RMSK                                         0xffffffff
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_ADDR, HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_ADDR,v)
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_ADDR,m,v,HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_IN)
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_RFU_31_29_BMSK                               0xe0000000
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_RFU_31_29_SHFT                                     0x1d
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_FLUSH_IN_ORDER_BMSK                          0x10000000
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_FLUSH_IN_ORDER_SHFT                                0x1c
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_RFU_27_26_BMSK                                0xc000000
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_RFU_27_26_SHFT                                     0x1a
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_FLUSH_IDLE_DELAY_BMSK                         0x3ff0000
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_FLUSH_IDLE_DELAY_SHFT                              0x10
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_RFU_15_12_BMSK                                   0xf000
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_RFU_15_12_SHFT                                      0xc
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_FLUSH_UPPER_LIMIT_BMSK                            0xf00
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_FLUSH_UPPER_LIMIT_SHFT                              0x8
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_RFU_7_4_BMSK                                       0xf0
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_RFU_7_4_SHFT                                        0x4
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_FLUSH_LOWER_LIMIT_BMSK                              0xf
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CFG_FLUSH_LOWER_LIMIT_SHFT                              0x0

#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CMD_ADDR                                         (BIMC_S_DDR0_SCMO_REG_BASE      + 0x000005c4)
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CMD_RMSK                                                0xf
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CMD_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_FLUSH_CMD_ADDR, HWIO_BIMC_S_DDR0_SCMO_FLUSH_CMD_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CMD_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_FLUSH_CMD_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CMD_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SCMO_FLUSH_CMD_ADDR,v)
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SCMO_FLUSH_CMD_ADDR,m,v,HWIO_BIMC_S_DDR0_SCMO_FLUSH_CMD_IN)
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CMD_RFU_3_2_BMSK                                        0xc
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CMD_RFU_3_2_SHFT                                        0x2
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CMD_FLUSH_ALL_BUF_BMSK                                  0x3
#define HWIO_BIMC_S_DDR0_SCMO_FLUSH_CMD_FLUSH_ALL_BUF_SHFT                                  0x0

#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_ADDR                                      (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000700)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_RMSK                                        0xffffff
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_ADDR, HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_ADDR,v)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_ADDR,m,v,HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_IN)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_RFU_23_21_BMSK                              0xe00000
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_RFU_23_21_SHFT                                  0x15
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_IGNORE_BANK_UNAVL_BMSK                      0x100000
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_IGNORE_BANK_UNAVL_SHFT                          0x14
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_RFU_19_17_BMSK                               0xe0000
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_RFU_19_17_SHFT                                  0x11
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_MASK_CMDOUT_PRI_BMSK                         0x10000
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_MASK_CMDOUT_PRI_SHFT                            0x10
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_RFU_15_13_BMSK                                0xe000
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_RFU_15_13_SHFT                                   0xd
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_DPE_CMD_REORDERING_BMSK                       0x1000
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_DPE_CMD_REORDERING_SHFT                          0xc
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_RFU_11_9_BMSK                                  0xe00
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_RFU_11_9_SHFT                                    0x9
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_WR_OPT_EN_BMSK                                 0x100
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_WR_OPT_EN_SHFT                                   0x8
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_RFU_7_5_BMSK                                    0xe0
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_RFU_7_5_SHFT                                     0x5
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_RD_OPT_EN_BMSK                                  0x10
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_RD_OPT_EN_SHFT                                   0x4
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_RFU_3_1_BMSK                                     0xe
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_RFU_3_1_SHFT                                     0x1
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_PAGE_MGMT_POLICY_BMSK                            0x1
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG0_PAGE_MGMT_POLICY_SHFT                            0x0

#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_ADDR                                      (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000704)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_RMSK                                      0xffffffff
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_ADDR, HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_ADDR,v)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_ADDR,m,v,HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_IN)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_RFU_31_29_BMSK                            0xe0000000
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_RFU_31_29_SHFT                                  0x1d
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_BMSK                     0x1f000000
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_SHFT                           0x18
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_RFU_23_21_BMSK                              0xe00000
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_RFU_23_21_SHFT                                  0x15
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_HP_CMD_TIMEOUT_BMSK                         0x1f0000
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_HP_CMD_TIMEOUT_SHFT                             0x10
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_RFU_15_13_BMSK                                0xe000
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_RFU_15_13_SHFT                                   0xd
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_MP_CMD_TIMEOUT_BMSK                           0x1f00
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_MP_CMD_TIMEOUT_SHFT                              0x8
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_RFU_7_5_BMSK                                    0xe0
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_RFU_7_5_SHFT                                     0x5
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_LP_CMD_TIMEOUT_BMSK                             0x1f
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG1_LP_CMD_TIMEOUT_SHFT                              0x0

#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_ADDR                                      (BIMC_S_DDR0_SCMO_REG_BASE      + 0x00000708)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_RMSK                                          0xffff
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_ADDR, HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_ADDR,v)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_ADDR,m,v,HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_IN)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_RFU_15_12_BMSK                                0xf000
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_RFU_15_12_SHFT                                   0xc
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_RWOPT_WR_CMD_TIMEOUT_BMSK                      0xf00
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_RWOPT_WR_CMD_TIMEOUT_SHFT                        0x8
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_RFU_7_4_BMSK                                    0xf0
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_RFU_7_4_SHFT                                     0x4
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_BMSK                        0xf
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_SHFT                        0x0

#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG3_ADDR                                      (BIMC_S_DDR0_SCMO_REG_BASE      + 0x0000070c)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG3_RMSK                                            0xff
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG3_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG3_ADDR, HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG3_RMSK)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG3_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG3_ADDR, m)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG3_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG3_ADDR,v)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG3_ADDR,m,v,HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG3_IN)
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG3_RFU_7_5_BMSK                                    0xe0
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG3_RFU_7_5_SHFT                                     0x5
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG3_FLUSH_CMD_TIMEOUT_BMSK                          0x1f
#define HWIO_BIMC_S_DDR0_SCMO_CMD_OPT_CFG3_FLUSH_CMD_TIMEOUT_SHFT                           0x0

/*----------------------------------------------------------------------------
 * MODULE: BIMC_S_DDR0_SHKE
 *--------------------------------------------------------------------------*/

#define BIMC_S_DDR0_SHKE_REG_BASE                                                              (BIMC_BASE      + 0x0004d000)

#define HWIO_BIMC_S_DDR0_SHKE_HW_INFO_ADDR                                                     (BIMC_S_DDR0_SHKE_REG_BASE      + 0x00000000)
#define HWIO_BIMC_S_DDR0_SHKE_HW_INFO_RMSK                                                     0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_HW_INFO_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_HW_INFO_ADDR, HWIO_BIMC_S_DDR0_SHKE_HW_INFO_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_HW_INFO_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_HW_INFO_MAJOR_REVISION_BMSK                                      0xff000000
#define HWIO_BIMC_S_DDR0_SHKE_HW_INFO_MAJOR_REVISION_SHFT                                            0x18
#define HWIO_BIMC_S_DDR0_SHKE_HW_INFO_BRANCH_REVISION_BMSK                                       0xff0000
#define HWIO_BIMC_S_DDR0_SHKE_HW_INFO_BRANCH_REVISION_SHFT                                           0x10
#define HWIO_BIMC_S_DDR0_SHKE_HW_INFO_MINOR_REVISION_BMSK                                          0xff00
#define HWIO_BIMC_S_DDR0_SHKE_HW_INFO_MINOR_REVISION_SHFT                                             0x8
#define HWIO_BIMC_S_DDR0_SHKE_HW_INFO_ECO_REVISION_BMSK                                              0xff
#define HWIO_BIMC_S_DDR0_SHKE_HW_INFO_ECO_REVISION_SHFT                                               0x0

#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_ADDR                                                      (BIMC_S_DDR0_SHKE_REG_BASE      + 0x00000004)
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_RMSK                                                      0x333f0001
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_CONFIG_ADDR, HWIO_BIMC_S_DDR0_SHKE_CONFIG_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_CONFIG_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SHKE_CONFIG_ADDR,v)
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SHKE_CONFIG_ADDR,m,v,HWIO_BIMC_S_DDR0_SHKE_CONFIG_IN)
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_RANK1_EN_BMSK                                             0x20000000
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_RANK1_EN_SHFT                                                   0x1d
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_RANK0_EN_BMSK                                             0x10000000
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_RANK0_EN_SHFT                                                   0x1c
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_RANK1_INITCOMPLETE_BMSK                                    0x2000000
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_RANK1_INITCOMPLETE_SHFT                                         0x19
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_RANK0_INITCOMPLETE_BMSK                                    0x1000000
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_RANK0_INITCOMPLETE_SHFT                                         0x18
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_NUM_BANKS_BMSK                                              0x300000
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_NUM_BANKS_SHFT                                                  0x14
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_BMSK                                0xf0000
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_SHFT                                   0x10
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_CLK_ON_EN_BMSK                                                   0x1
#define HWIO_BIMC_S_DDR0_SHKE_CONFIG_CLK_ON_EN_SHFT                                                   0x0

#define HWIO_BIMC_S_DDR0_SHKE_CGC_CNTL_ADDR                                                    (BIMC_S_DDR0_SHKE_REG_BASE      + 0x00000010)
#define HWIO_BIMC_S_DDR0_SHKE_CGC_CNTL_RMSK                                                           0x1
#define HWIO_BIMC_S_DDR0_SHKE_CGC_CNTL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_CGC_CNTL_ADDR, HWIO_BIMC_S_DDR0_SHKE_CGC_CNTL_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_CGC_CNTL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_CGC_CNTL_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_CGC_CNTL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SHKE_CGC_CNTL_ADDR,v)
#define HWIO_BIMC_S_DDR0_SHKE_CGC_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SHKE_CGC_CNTL_ADDR,m,v,HWIO_BIMC_S_DDR0_SHKE_CGC_CNTL_IN)
#define HWIO_BIMC_S_DDR0_SHKE_CGC_CNTL_CSR_ACCESS_BMSK                                                0x1
#define HWIO_BIMC_S_DDR0_SHKE_CGC_CNTL_CSR_ACCESS_SHFT                                                0x0

#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_ADDR                                               (BIMC_S_DDR0_SHKE_REG_BASE      + 0x00000020)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_RMSK                                               0x3ffffbe0
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_ADDR, HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_ADDR,v)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_ADDR,m,v,HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_IN)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_RANK_SEL_BMSK                                      0x30000000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_RANK_SEL_SHFT                                            0x1c
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_CK_ON_BMSK                                          0x8000000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_CK_ON_SHFT                                               0x1b
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_CKE_ON_BMSK                                         0x4000000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_CKE_ON_SHFT                                              0x1a
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_RESETN_ON_BMSK                                      0x2000000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_RESETN_ON_SHFT                                           0x19
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_CK_OFF_BMSK                                         0x1000000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_CK_OFF_SHFT                                              0x18
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_CKE_OFF_BMSK                                         0x800000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_CKE_OFF_SHFT                                             0x17
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_RESETN_OFF_BMSK                                      0x400000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_RESETN_OFF_SHFT                                          0x16
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_ENTER_DEEP_PD_BMSK                                   0x200000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_ENTER_DEEP_PD_SHFT                                       0x15
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_EXIT_DEEP_PD_BMSK                                    0x100000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_EXIT_DEEP_PD_SHFT                                        0x14
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_ZQCAL_SHORT_BMSK                                      0x80000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_ZQCAL_SHORT_SHFT                                         0x13
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_ZQCAL_LONG_BMSK                                       0x40000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_ZQCAL_LONG_SHFT                                          0x12
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_AUTO_REFRESH_BMSK                                     0x20000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_AUTO_REFRESH_SHFT                                        0x11
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_PRECHARGE_ALL_BMSK                                    0x10000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_PRECHARGE_ALL_SHFT                                       0x10
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_IDLE_BMSK                           0x8000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_IDLE_SHFT                              0xf
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_ASAP_BMSK                           0x4000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_ASAP_SHFT                              0xe
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_EXIT_SELF_REFRESH_BMSK                                 0x2000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_EXIT_SELF_REFRESH_SHFT                                    0xd
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_MODE_REGISTER_READ_BMSK                                0x1000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_MODE_REGISTER_READ_SHFT                                   0xc
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_MODE_REGISTER_WRITE_BMSK                                0x800
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_MODE_REGISTER_WRITE_SHFT                                  0xb
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_DRAM_DEBUG_CMD_BMSK                                     0x200
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_DRAM_DEBUG_CMD_SHFT                                       0x9
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_STALL_CMDS_BMSK                                         0x100
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_STALL_CMDS_SHFT                                           0x8
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_RESUME_CMDS_BMSK                                         0x80
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_RESUME_CMDS_SHFT                                          0x7
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_EXTND_MODE_REGISTER_WRITE_BMSK                           0x40
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_EXTND_MODE_REGISTER_WRITE_SHFT                            0x6
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_CA_TRAIN_PATTERN_CMD_BMSK                                0x20
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_0_CA_TRAIN_PATTERN_CMD_SHFT                                 0x5

#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_1_ADDR                                               (BIMC_S_DDR0_SHKE_REG_BASE      + 0x00000024)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_1_RMSK                                                  0x1ffff
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_1_ADDR, HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_1_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_1_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_1_ADDR,v)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_1_ADDR,m,v,HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_1_IN)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_1_WAIT_TIMER_DOMAIN_BMSK                                0x10000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_1_WAIT_TIMER_DOMAIN_SHFT                                   0x10
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_1_WAIT_TIMER_BEFORE_HW_CLEAR_BMSK                        0xffff
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_MANUAL_1_WAIT_TIMER_BEFORE_HW_CLEAR_SHFT                           0x0

#define HWIO_BIMC_S_DDR0_SHKE_MREG_ADDR_WDATA_CNTL_ADDR                                        (BIMC_S_DDR0_SHKE_REG_BASE      + 0x00000030)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_ADDR_WDATA_CNTL_RMSK                                         0xff0ffff
#define HWIO_BIMC_S_DDR0_SHKE_MREG_ADDR_WDATA_CNTL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_MREG_ADDR_WDATA_CNTL_ADDR, HWIO_BIMC_S_DDR0_SHKE_MREG_ADDR_WDATA_CNTL_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_ADDR_WDATA_CNTL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_MREG_ADDR_WDATA_CNTL_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_ADDR_WDATA_CNTL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SHKE_MREG_ADDR_WDATA_CNTL_ADDR,v)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_ADDR_WDATA_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SHKE_MREG_ADDR_WDATA_CNTL_ADDR,m,v,HWIO_BIMC_S_DDR0_SHKE_MREG_ADDR_WDATA_CNTL_IN)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_ADDR_WDATA_CNTL_MREG_ADDR_BMSK                               0xff00000
#define HWIO_BIMC_S_DDR0_SHKE_MREG_ADDR_WDATA_CNTL_MREG_ADDR_SHFT                                    0x14
#define HWIO_BIMC_S_DDR0_SHKE_MREG_ADDR_WDATA_CNTL_MREG_WDATA_BMSK                                 0xffff
#define HWIO_BIMC_S_DDR0_SHKE_MREG_ADDR_WDATA_CNTL_MREG_WDATA_SHFT                                    0x0

#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_U_ADDR                                          (BIMC_S_DDR0_SHKE_REG_BASE      + 0x00000050)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_U_RMSK                                          0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_U_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_U_ADDR, HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_U_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_U_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_U_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_U_MREG_RDATA_BMSK                               0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_U_MREG_RDATA_SHFT                                      0x0

#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_L_ADDR                                          (BIMC_S_DDR0_SHKE_REG_BASE      + 0x00000054)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_L_RMSK                                          0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_L_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_L_ADDR, HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_L_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_L_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_L_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_L_MREG_RDATA_BMSK                               0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK1_L_MREG_RDATA_SHFT                                      0x0

#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_U_ADDR                                          (BIMC_S_DDR0_SHKE_REG_BASE      + 0x00000060)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_U_RMSK                                          0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_U_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_U_ADDR, HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_U_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_U_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_U_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_U_MREG_RDATA_BMSK                               0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_U_MREG_RDATA_SHFT                                      0x0

#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_L_ADDR                                          (BIMC_S_DDR0_SHKE_REG_BASE      + 0x00000064)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_L_RMSK                                          0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_L_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_L_ADDR, HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_L_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_L_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_L_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_L_MREG_RDATA_BMSK                               0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_RANK0_L_MREG_RDATA_SHFT                                      0x0

#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_STATUS_ADDR                                           (BIMC_S_DDR0_SHKE_REG_BASE      + 0x00000070)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_STATUS_RMSK                                                  0x1
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_STATUS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_STATUS_ADDR, HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_STATUS_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_STATUS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_STATUS_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_STATUS_MREG_TIMEOUT_BMSK                                     0x1
#define HWIO_BIMC_S_DDR0_SHKE_MREG_RDATA_STATUS_MREG_TIMEOUT_SHFT                                     0x0

#define HWIO_BIMC_S_DDR0_SHKE_DRAM_STATUS_ADDR                                                 (BIMC_S_DDR0_SHKE_REG_BASE      + 0x00000074)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_STATUS_RMSK                                                        0x7
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_STATUS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_DRAM_STATUS_ADDR, HWIO_BIMC_S_DDR0_SHKE_DRAM_STATUS_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_STATUS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_DRAM_STATUS_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_STATUS_WDOG_SELF_RFSH_BMSK                                         0x4
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_STATUS_WDOG_SELF_RFSH_SHFT                                         0x2
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_STATUS_SW_SELF_RFSH_BMSK                                           0x2
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_STATUS_SW_SELF_RFSH_SHFT                                           0x1
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_STATUS_STALL_BMSK                                                  0x1
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_STATUS_STALL_SHFT                                                  0x0

#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_0_ADDR                                            (BIMC_S_DDR0_SHKE_REG_BASE      + 0x00000080)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_0_RMSK                                                0xffff
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_0_ADDR, HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_0_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_0_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_0_ADDR,v)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_0_ADDR,m,v,HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_0_IN)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_0_DDR_CA_EVEN_BMSK                                    0xffff
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_0_DDR_CA_EVEN_SHFT                                       0x0

#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_1_ADDR                                            (BIMC_S_DDR0_SHKE_REG_BASE      + 0x00000084)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_1_RMSK                                                0xffff
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_1_ADDR, HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_1_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_1_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_1_ADDR,v)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_1_ADDR,m,v,HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_1_IN)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_1_DDR_CA_ODD_BMSK                                     0xffff
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_1_DDR_CA_ODD_SHFT                                        0x0

#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_ADDR                                            (BIMC_S_DDR0_SHKE_REG_BASE      + 0x00000088)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_RMSK                                            0x3ff00000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_ADDR, HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_ADDR,v)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_ADDR,m,v,HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_IN)
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_DDR_CS_N_BMSK                                   0x30000000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_DDR_CS_N_SHFT                                         0x1c
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_DDR_RAS_N_BMSK                                   0x8000000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_DDR_RAS_N_SHFT                                        0x1b
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_DDR_CAS_N_BMSK                                   0x4000000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_DDR_CAS_N_SHFT                                        0x1a
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_DDR_WE_N_BMSK                                    0x2000000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_DDR_WE_N_SHFT                                         0x19
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_DDR_CKE_BMSK                                     0x1000000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_DDR_CKE_SHFT                                          0x18
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_DDR_BA_BMSK                                       0xf00000
#define HWIO_BIMC_S_DDR0_SHKE_DRAM_DEBUG_CMD_2_DDR_BA_SHFT                                           0x14

#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_ADDR                                                (BIMC_S_DDR0_SHKE_REG_BASE      + 0x000000a0)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RMSK                                                 0xff3ffff
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_ADDR, HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_ADDR,v)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_ADDR,m,v,HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_IN)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_MRR_ADDR_BMSK                                        0xff00000
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_MRR_ADDR_SHFT                                             0x14
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_MRR_RANK_SEL_BMSK                                      0x30000
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_MRR_RANK_SEL_SHFT                                         0x10
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_MRR_INTERVAL_BMSK                                       0xffff
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_MRR_INTERVAL_SHFT                                          0x0

#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_U_ADDR                                  (BIMC_S_DDR0_SHKE_REG_BASE      + 0x000000b0)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_U_RMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_U_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_U_ADDR, HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_U_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_U_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_U_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_U_MREG_DATA_BMSK                        0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_U_MREG_DATA_SHFT                               0x0

#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_L_ADDR                                  (BIMC_S_DDR0_SHKE_REG_BASE      + 0x000000b4)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_L_RMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_L_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_L_ADDR, HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_L_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_L_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_L_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_L_MREG_DATA_BMSK                        0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK1_L_MREG_DATA_SHFT                               0x0

#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_U_ADDR                                  (BIMC_S_DDR0_SHKE_REG_BASE      + 0x000000b8)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_U_RMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_U_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_U_ADDR, HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_U_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_U_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_U_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_U_MREG_DATA_BMSK                        0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_U_MREG_DATA_SHFT                               0x0

#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_L_ADDR                                  (BIMC_S_DDR0_SHKE_REG_BASE      + 0x000000bc)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_L_RMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_L_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_L_ADDR, HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_L_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_L_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_L_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_L_MREG_DATA_BMSK                        0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_MRR_RDATA_RANK0_L_MREG_DATA_SHFT                               0x0

#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_ZQCAL_ADDR                                              (BIMC_S_DDR0_SHKE_REG_BASE      + 0x000000d0)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_ZQCAL_RMSK                                              0x3000ffff
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_ZQCAL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_PERIODIC_ZQCAL_ADDR, HWIO_BIMC_S_DDR0_SHKE_PERIODIC_ZQCAL_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_ZQCAL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_PERIODIC_ZQCAL_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_ZQCAL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SHKE_PERIODIC_ZQCAL_ADDR,v)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_ZQCAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SHKE_PERIODIC_ZQCAL_ADDR,m,v,HWIO_BIMC_S_DDR0_SHKE_PERIODIC_ZQCAL_IN)
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_ZQCAL_RANK_SEL_BMSK                                     0x30000000
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_ZQCAL_RANK_SEL_SHFT                                           0x1c
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_BMSK                                   0xffff
#define HWIO_BIMC_S_DDR0_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_SHFT                                      0x0

#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_ADDR                                           (BIMC_S_DDR0_SHKE_REG_BASE      + 0x000000f0)
#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_RMSK                                           0x33c103ff
#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_ADDR, HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_ADDR,v)
#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_ADDR,m,v,HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_IN)
#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK1_BMSK                    0x20000000
#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK1_SHFT                          0x1d
#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK0_BMSK                    0x10000000
#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK0_SHFT                          0x1c
#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_AUTO_REFRESH_MODE_BMSK                          0x3000000
#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_AUTO_REFRESH_MODE_SHFT                               0x18
#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_AUTO_SWITCH_ALL_BANK_MODE_BMSK                   0xc00000
#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_AUTO_SWITCH_ALL_BANK_MODE_SHFT                       0x16
#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_DISABLE_AUTO_REFRESH_TEMP_UPDATE_BMSK             0x10000
#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_DISABLE_AUTO_REFRESH_TEMP_UPDATE_SHFT                0x10
#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_TREFI_BMSK                                          0x3ff
#define HWIO_BIMC_S_DDR0_SHKE_AUTO_REFRESH_CNTL_TREFI_SHFT                                            0x0

#define HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_ADDR                                           (BIMC_S_DDR0_SHKE_REG_BASE      + 0x000000f4)
#define HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_RMSK                                           0x30fff000
#define HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_ADDR, HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_ADDR,v)
#define HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_ADDR,m,v,HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_IN)
#define HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK1_BMSK                 0x20000000
#define HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK1_SHFT                       0x1d
#define HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK0_BMSK                 0x10000000
#define HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK0_SHFT                       0x1c
#define HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_IDLE_TIMER_BMSK                     0xfff000
#define HWIO_BIMC_S_DDR0_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_IDLE_TIMER_SHFT                          0xc

#define HWIO_BIMC_S_DDR0_SHKE_TESTBUS_CNTL_ADDR                                                (BIMC_S_DDR0_SHKE_REG_BASE      + 0x00000114)
#define HWIO_BIMC_S_DDR0_SHKE_TESTBUS_CNTL_RMSK                                                      0xf1
#define HWIO_BIMC_S_DDR0_SHKE_TESTBUS_CNTL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_TESTBUS_CNTL_ADDR, HWIO_BIMC_S_DDR0_SHKE_TESTBUS_CNTL_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_TESTBUS_CNTL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_TESTBUS_CNTL_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_TESTBUS_CNTL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SHKE_TESTBUS_CNTL_ADDR,v)
#define HWIO_BIMC_S_DDR0_SHKE_TESTBUS_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SHKE_TESTBUS_CNTL_ADDR,m,v,HWIO_BIMC_S_DDR0_SHKE_TESTBUS_CNTL_IN)
#define HWIO_BIMC_S_DDR0_SHKE_TESTBUS_CNTL_TESTBUS_SEL_BMSK                                          0xf0
#define HWIO_BIMC_S_DDR0_SHKE_TESTBUS_CNTL_TESTBUS_SEL_SHFT                                           0x4
#define HWIO_BIMC_S_DDR0_SHKE_TESTBUS_CNTL_TESTBUS_EN_BMSK                                            0x1
#define HWIO_BIMC_S_DDR0_SHKE_TESTBUS_CNTL_TESTBUS_EN_SHFT                                            0x0

#define HWIO_BIMC_S_DDR0_SHKE_SPARE_REG_ADDR                                                   (BIMC_S_DDR0_SHKE_REG_BASE      + 0x00000130)
#define HWIO_BIMC_S_DDR0_SHKE_SPARE_REG_RMSK                                                   0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_SPARE_REG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_SPARE_REG_ADDR, HWIO_BIMC_S_DDR0_SHKE_SPARE_REG_RMSK)
#define HWIO_BIMC_S_DDR0_SHKE_SPARE_REG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR0_SHKE_SPARE_REG_ADDR, m)
#define HWIO_BIMC_S_DDR0_SHKE_SPARE_REG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR0_SHKE_SPARE_REG_ADDR,v)
#define HWIO_BIMC_S_DDR0_SHKE_SPARE_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR0_SHKE_SPARE_REG_ADDR,m,v,HWIO_BIMC_S_DDR0_SHKE_SPARE_REG_IN)
#define HWIO_BIMC_S_DDR0_SHKE_SPARE_REG_SPARE_BITS_BMSK                                        0xffffffff
#define HWIO_BIMC_S_DDR0_SHKE_SPARE_REG_SPARE_BITS_SHFT                                               0x0

/*----------------------------------------------------------------------------
 * MODULE: BIMC_S_DDR1
 *--------------------------------------------------------------------------*/

#define BIMC_S_DDR1_REG_BASE                                               (BIMC_BASE      + 0x00052000)

#define HWIO_BIMC_S_DDR1_XPU_SCR_ADDR                                      (BIMC_S_DDR1_REG_BASE      + 0x00000000)
#define HWIO_BIMC_S_DDR1_XPU_SCR_RMSK                                           0x1ff
#define HWIO_BIMC_S_DDR1_XPU_SCR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_SCR_ADDR, HWIO_BIMC_S_DDR1_XPU_SCR_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_SCR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_SCR_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_SCR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_SCR_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_SCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_SCR_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_SCR_IN)
#define HWIO_BIMC_S_DDR1_XPU_SCR_DYNAMIC_CLK_EN_BMSK                            0x100
#define HWIO_BIMC_S_DDR1_XPU_SCR_DYNAMIC_CLK_EN_SHFT                              0x8
#define HWIO_BIMC_S_DDR1_XPU_SCR_AMTE_BMSK                                       0x80
#define HWIO_BIMC_S_DDR1_XPU_SCR_AMTE_SHFT                                        0x7
#define HWIO_BIMC_S_DDR1_XPU_SCR_NSRGCLEE_BMSK                                   0x40
#define HWIO_BIMC_S_DDR1_XPU_SCR_NSRGCLEE_SHFT                                    0x6
#define HWIO_BIMC_S_DDR1_XPU_SCR_NSCFGE_BMSK                                     0x20
#define HWIO_BIMC_S_DDR1_XPU_SCR_NSCFGE_SHFT                                      0x5
#define HWIO_BIMC_S_DDR1_XPU_SCR_SDCDEE_BMSK                                     0x10
#define HWIO_BIMC_S_DDR1_XPU_SCR_SDCDEE_SHFT                                      0x4
#define HWIO_BIMC_S_DDR1_XPU_SCR_SEIE_BMSK                                        0x8
#define HWIO_BIMC_S_DDR1_XPU_SCR_SEIE_SHFT                                        0x3
#define HWIO_BIMC_S_DDR1_XPU_SCR_SCLERE_BMSK                                      0x4
#define HWIO_BIMC_S_DDR1_XPU_SCR_SCLERE_SHFT                                      0x2
#define HWIO_BIMC_S_DDR1_XPU_SCR_SCFGERE_BMSK                                     0x2
#define HWIO_BIMC_S_DDR1_XPU_SCR_SCFGERE_SHFT                                     0x1
#define HWIO_BIMC_S_DDR1_XPU_SCR_XPUNSE_BMSK                                      0x1
#define HWIO_BIMC_S_DDR1_XPU_SCR_XPUNSE_SHFT                                      0x0

#define HWIO_BIMC_S_DDR1_XPU_SWDR_ADDR                                     (BIMC_S_DDR1_REG_BASE      + 0x00000004)
#define HWIO_BIMC_S_DDR1_XPU_SWDR_RMSK                                            0x1
#define HWIO_BIMC_S_DDR1_XPU_SWDR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_SWDR_ADDR, HWIO_BIMC_S_DDR1_XPU_SWDR_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_SWDR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_SWDR_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_SWDR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_SWDR_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_SWDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_SWDR_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_SWDR_IN)
#define HWIO_BIMC_S_DDR1_XPU_SWDR_SCFGWD_BMSK                                     0x1
#define HWIO_BIMC_S_DDR1_XPU_SWDR_SCFGWD_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SSHADOW_ADDR                        (BIMC_S_DDR1_REG_BASE      + 0x00000008)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SSHADOW_RMSK                        0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SSHADOW_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SSHADOW_ADDR, HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SSHADOW_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SSHADOW_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SSHADOW_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SSHADOW_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SSHADOW_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SSHADOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SSHADOW_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SSHADOW_IN)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SSHADOW_RE_BMSK                     0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SSHADOW_RE_SHFT                            0x0

#define HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SSHADOW_ADDR                        (BIMC_S_DDR1_REG_BASE      + 0x0000000c)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SSHADOW_RMSK                        0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SSHADOW_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SSHADOW_ADDR, HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SSHADOW_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SSHADOW_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SSHADOW_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SSHADOW_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SSHADOW_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SSHADOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SSHADOW_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SSHADOW_IN)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SSHADOW_WE_BMSK                     0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SSHADOW_WE_SHFT                            0x0

#define HWIO_BIMC_S_DDR1_XPU_PRTN_START_SSHADOW0_ADDR                      (BIMC_S_DDR1_REG_BASE      + 0x00000010)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_START_SSHADOW0_RMSK                      0xfffff000
#define HWIO_BIMC_S_DDR1_XPU_PRTN_START_SSHADOW0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTN_START_SSHADOW0_ADDR, HWIO_BIMC_S_DDR1_XPU_PRTN_START_SSHADOW0_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_START_SSHADOW0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTN_START_SSHADOW0_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_START_SSHADOW0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_PRTN_START_SSHADOW0_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_START_SSHADOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_PRTN_START_SSHADOW0_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_PRTN_START_SSHADOW0_IN)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_START_SSHADOW0_ADDR_BMSK                 0xfffff000
#define HWIO_BIMC_S_DDR1_XPU_PRTN_START_SSHADOW0_ADDR_SHFT                        0xc

#define HWIO_BIMC_S_DDR1_XPU_PRTN_END_SSHADOW0_ADDR                        (BIMC_S_DDR1_REG_BASE      + 0x00000018)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_END_SSHADOW0_RMSK                        0xfffff000
#define HWIO_BIMC_S_DDR1_XPU_PRTN_END_SSHADOW0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTN_END_SSHADOW0_ADDR, HWIO_BIMC_S_DDR1_XPU_PRTN_END_SSHADOW0_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_END_SSHADOW0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTN_END_SSHADOW0_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_END_SSHADOW0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_PRTN_END_SSHADOW0_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_END_SSHADOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_PRTN_END_SSHADOW0_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_PRTN_END_SSHADOW0_IN)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_END_SSHADOW0_ADDR_BMSK                   0xfffff000
#define HWIO_BIMC_S_DDR1_XPU_PRTN_END_SSHADOW0_ADDR_SHFT                          0xc

#define HWIO_BIMC_S_DDR1_XPU_SEAR0_ADDR                                    (BIMC_S_DDR1_REG_BASE      + 0x00000040)
#define HWIO_BIMC_S_DDR1_XPU_SEAR0_RMSK                                    0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_SEAR0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_SEAR0_ADDR, HWIO_BIMC_S_DDR1_XPU_SEAR0_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_SEAR0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_SEAR0_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_SEAR0_PA_BMSK                                 0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_SEAR0_PA_SHFT                                        0x0

#define HWIO_BIMC_S_DDR1_XPU_SESR_ADDR                                     (BIMC_S_DDR1_REG_BASE      + 0x00000048)
#define HWIO_BIMC_S_DDR1_XPU_SESR_RMSK                                     0x80000003
#define HWIO_BIMC_S_DDR1_XPU_SESR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_SESR_ADDR, HWIO_BIMC_S_DDR1_XPU_SESR_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_SESR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_SESR_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_SESR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_SESR_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_SESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_SESR_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_SESR_IN)
#define HWIO_BIMC_S_DDR1_XPU_SESR_MULTI_BMSK                               0x80000000
#define HWIO_BIMC_S_DDR1_XPU_SESR_MULTI_SHFT                                     0x1f
#define HWIO_BIMC_S_DDR1_XPU_SESR_CLIENT_BMSK                                     0x2
#define HWIO_BIMC_S_DDR1_XPU_SESR_CLIENT_SHFT                                     0x1
#define HWIO_BIMC_S_DDR1_XPU_SESR_CFG_BMSK                                        0x1
#define HWIO_BIMC_S_DDR1_XPU_SESR_CFG_SHFT                                        0x0

#define HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_ADDR                              (BIMC_S_DDR1_REG_BASE      + 0x0000004c)
#define HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_RMSK                              0x80000003
#define HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_ADDR, HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_IN)
#define HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_MULTI_BMSK                        0x80000000
#define HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_MULTI_SHFT                              0x1f
#define HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_CLIENT_BMSK                              0x2
#define HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_CLIENT_SHFT                              0x1
#define HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_CFG_BMSK                                 0x1
#define HWIO_BIMC_S_DDR1_XPU_SESRRESTORE_CFG_SHFT                                 0x0

#define HWIO_BIMC_S_DDR1_XPU_SESYNR0_ADDR                                  (BIMC_S_DDR1_REG_BASE      + 0x00000050)
#define HWIO_BIMC_S_DDR1_XPU_SESYNR0_RMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_SESYNR0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_SESYNR0_ADDR, HWIO_BIMC_S_DDR1_XPU_SESYNR0_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_SESYNR0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_SESYNR0_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_SESYNR0_ATID_BMSK                             0xff000000
#define HWIO_BIMC_S_DDR1_XPU_SESYNR0_ATID_SHFT                                   0x18
#define HWIO_BIMC_S_DDR1_XPU_SESYNR0_AVMID_BMSK                              0xff0000
#define HWIO_BIMC_S_DDR1_XPU_SESYNR0_AVMID_SHFT                                  0x10
#define HWIO_BIMC_S_DDR1_XPU_SESYNR0_ABID_BMSK                                 0xe000
#define HWIO_BIMC_S_DDR1_XPU_SESYNR0_ABID_SHFT                                    0xd
#define HWIO_BIMC_S_DDR1_XPU_SESYNR0_APID_BMSK                                 0x1f00
#define HWIO_BIMC_S_DDR1_XPU_SESYNR0_APID_SHFT                                    0x8
#define HWIO_BIMC_S_DDR1_XPU_SESYNR0_AMID_BMSK                                   0xff
#define HWIO_BIMC_S_DDR1_XPU_SESYNR0_AMID_SHFT                                    0x0

#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_ADDR                                  (BIMC_S_DDR1_REG_BASE      + 0x00000054)
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_RMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_SESYNR1_ADDR, HWIO_BIMC_S_DDR1_XPU_SESYNR1_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_SESYNR1_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_DCD_BMSK                              0x80000000
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_DCD_SHFT                                    0x1f
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AC_BMSK                               0x40000000
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AC_SHFT                                     0x1e
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_BURSTLEN_BMSK                         0x20000000
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_BURSTLEN_SHFT                               0x1d
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_ARDALLOCATE_BMSK                      0x10000000
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_ARDALLOCATE_SHFT                            0x1c
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_ABURST_BMSK                            0x8000000
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_ABURST_SHFT                                 0x1b
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AEXCLUSIVE_BMSK                        0x4000000
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AEXCLUSIVE_SHFT                             0x1a
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AWRITE_BMSK                            0x2000000
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AWRITE_SHFT                                 0x19
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AFULL_BMSK                             0x1000000
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AFULL_SHFT                                  0x18
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_ARDBEADNDXEN_BMSK                       0x800000
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_ARDBEADNDXEN_SHFT                           0x17
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AOOO_BMSK                               0x400000
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AOOO_SHFT                                   0x16
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_APREQPRIORITY_BMSK                      0x380000
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_APREQPRIORITY_SHFT                          0x13
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_ASIZE_BMSK                               0x70000
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_ASIZE_SHFT                                  0x10
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AMSSSELFAUTH_BMSK                         0x8000
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AMSSSELFAUTH_SHFT                            0xf
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_ALEN_BMSK                                 0x7f00
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_ALEN_SHFT                                    0x8
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AINST_BMSK                                  0x80
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AINST_SHFT                                   0x7
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_APROTNS_BMSK                                0x40
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_APROTNS_SHFT                                 0x6
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_APRIV_BMSK                                  0x20
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_APRIV_SHFT                                   0x5
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AINNERSHARED_BMSK                           0x10
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AINNERSHARED_SHFT                            0x4
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_ASHARED_BMSK                                 0x8
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_ASHARED_SHFT                                 0x3
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AMEMTYPE_BMSK                                0x7
#define HWIO_BIMC_S_DDR1_XPU_SESYNR1_AMEMTYPE_SHFT                                0x0

#define HWIO_BIMC_S_DDR1_XPU_SESYNR2_ADDR                                  (BIMC_S_DDR1_REG_BASE      + 0x00000058)
#define HWIO_BIMC_S_DDR1_XPU_SESYNR2_RMSK                                         0xf
#define HWIO_BIMC_S_DDR1_XPU_SESYNR2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_SESYNR2_ADDR, HWIO_BIMC_S_DDR1_XPU_SESYNR2_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_SESYNR2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_SESYNR2_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_SESYNR2_SAVERESTORE_IN_PROGRESS_BMSK                 0x8
#define HWIO_BIMC_S_DDR1_XPU_SESYNR2_SAVERESTORE_IN_PROGRESS_SHFT                 0x3
#define HWIO_BIMC_S_DDR1_XPU_SESYNR2_MODEM_PRT_HIT_BMSK                           0x4
#define HWIO_BIMC_S_DDR1_XPU_SESYNR2_MODEM_PRT_HIT_SHFT                           0x2
#define HWIO_BIMC_S_DDR1_XPU_SESYNR2_SECURE_PRT_HIT_BMSK                          0x2
#define HWIO_BIMC_S_DDR1_XPU_SESYNR2_SECURE_PRT_HIT_SHFT                          0x1
#define HWIO_BIMC_S_DDR1_XPU_SESYNR2_NONSECURE_PRT_HIT_BMSK                       0x1
#define HWIO_BIMC_S_DDR1_XPU_SESYNR2_NONSECURE_PRT_HIT_SHFT                       0x0

#define HWIO_BIMC_S_DDR1_XPU_MCR_ADDR                                      (BIMC_S_DDR1_REG_BASE      + 0x00000100)
#define HWIO_BIMC_S_DDR1_XPU_MCR_RMSK                                           0x11f
#define HWIO_BIMC_S_DDR1_XPU_MCR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_MCR_ADDR, HWIO_BIMC_S_DDR1_XPU_MCR_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_MCR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_MCR_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_MCR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_MCR_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_MCR_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_MCR_IN)
#define HWIO_BIMC_S_DDR1_XPU_MCR_DYNAMIC_CLK_EN_BMSK                            0x100
#define HWIO_BIMC_S_DDR1_XPU_MCR_DYNAMIC_CLK_EN_SHFT                              0x8
#define HWIO_BIMC_S_DDR1_XPU_MCR_DCDEE_BMSK                                      0x10
#define HWIO_BIMC_S_DDR1_XPU_MCR_DCDEE_SHFT                                       0x4
#define HWIO_BIMC_S_DDR1_XPU_MCR_EIE_BMSK                                         0x8
#define HWIO_BIMC_S_DDR1_XPU_MCR_EIE_SHFT                                         0x3
#define HWIO_BIMC_S_DDR1_XPU_MCR_CLERE_BMSK                                       0x4
#define HWIO_BIMC_S_DDR1_XPU_MCR_CLERE_SHFT                                       0x2
#define HWIO_BIMC_S_DDR1_XPU_MCR_CFGERE_BMSK                                      0x2
#define HWIO_BIMC_S_DDR1_XPU_MCR_CFGERE_SHFT                                      0x1
#define HWIO_BIMC_S_DDR1_XPU_MCR_XPUMSAE_BMSK                                     0x1
#define HWIO_BIMC_S_DDR1_XPU_MCR_XPUMSAE_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_XPU_MEAR0_ADDR                                    (BIMC_S_DDR1_REG_BASE      + 0x00000140)
#define HWIO_BIMC_S_DDR1_XPU_MEAR0_RMSK                                    0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_MEAR0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_MEAR0_ADDR, HWIO_BIMC_S_DDR1_XPU_MEAR0_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_MEAR0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_MEAR0_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_MEAR0_PA_BMSK                                 0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_MEAR0_PA_SHFT                                        0x0

#define HWIO_BIMC_S_DDR1_XPU_MESR_ADDR                                     (BIMC_S_DDR1_REG_BASE      + 0x00000148)
#define HWIO_BIMC_S_DDR1_XPU_MESR_RMSK                                     0x80000003
#define HWIO_BIMC_S_DDR1_XPU_MESR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_MESR_ADDR, HWIO_BIMC_S_DDR1_XPU_MESR_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_MESR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_MESR_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_MESR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_MESR_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_MESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_MESR_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_MESR_IN)
#define HWIO_BIMC_S_DDR1_XPU_MESR_MULTI_BMSK                               0x80000000
#define HWIO_BIMC_S_DDR1_XPU_MESR_MULTI_SHFT                                     0x1f
#define HWIO_BIMC_S_DDR1_XPU_MESR_CLIENT_BMSK                                     0x2
#define HWIO_BIMC_S_DDR1_XPU_MESR_CLIENT_SHFT                                     0x1
#define HWIO_BIMC_S_DDR1_XPU_MESR_CFG_BMSK                                        0x1
#define HWIO_BIMC_S_DDR1_XPU_MESR_CFG_SHFT                                        0x0

#define HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_ADDR                              (BIMC_S_DDR1_REG_BASE      + 0x0000014c)
#define HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_RMSK                              0x80000003
#define HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_ADDR, HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_IN)
#define HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_MULTI_BMSK                        0x80000000
#define HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_MULTI_SHFT                              0x1f
#define HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_CLIENT_BMSK                              0x2
#define HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_CLIENT_SHFT                              0x1
#define HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_CFG_BMSK                                 0x1
#define HWIO_BIMC_S_DDR1_XPU_MESRRESTORE_CFG_SHFT                                 0x0

#define HWIO_BIMC_S_DDR1_XPU_MESYNR0_ADDR                                  (BIMC_S_DDR1_REG_BASE      + 0x00000150)
#define HWIO_BIMC_S_DDR1_XPU_MESYNR0_RMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_MESYNR0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_MESYNR0_ADDR, HWIO_BIMC_S_DDR1_XPU_MESYNR0_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_MESYNR0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_MESYNR0_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_MESYNR0_ATID_BMSK                             0xff000000
#define HWIO_BIMC_S_DDR1_XPU_MESYNR0_ATID_SHFT                                   0x18
#define HWIO_BIMC_S_DDR1_XPU_MESYNR0_AVMID_BMSK                              0xff0000
#define HWIO_BIMC_S_DDR1_XPU_MESYNR0_AVMID_SHFT                                  0x10
#define HWIO_BIMC_S_DDR1_XPU_MESYNR0_ABID_BMSK                                 0xe000
#define HWIO_BIMC_S_DDR1_XPU_MESYNR0_ABID_SHFT                                    0xd
#define HWIO_BIMC_S_DDR1_XPU_MESYNR0_APID_BMSK                                 0x1f00
#define HWIO_BIMC_S_DDR1_XPU_MESYNR0_APID_SHFT                                    0x8
#define HWIO_BIMC_S_DDR1_XPU_MESYNR0_AMID_BMSK                                   0xff
#define HWIO_BIMC_S_DDR1_XPU_MESYNR0_AMID_SHFT                                    0x0

#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_ADDR                                  (BIMC_S_DDR1_REG_BASE      + 0x00000154)
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_RMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_MESYNR1_ADDR, HWIO_BIMC_S_DDR1_XPU_MESYNR1_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_MESYNR1_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_DCD_BMSK                              0x80000000
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_DCD_SHFT                                    0x1f
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AC_BMSK                               0x40000000
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AC_SHFT                                     0x1e
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_BURSTLEN_BMSK                         0x20000000
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_BURSTLEN_SHFT                               0x1d
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_ARDALLOCATE_BMSK                      0x10000000
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_ARDALLOCATE_SHFT                            0x1c
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_ABURST_BMSK                            0x8000000
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_ABURST_SHFT                                 0x1b
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AEXCLUSIVE_BMSK                        0x4000000
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AEXCLUSIVE_SHFT                             0x1a
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AWRITE_BMSK                            0x2000000
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AWRITE_SHFT                                 0x19
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AFULL_BMSK                             0x1000000
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AFULL_SHFT                                  0x18
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_ARDBEADNDXEN_BMSK                       0x800000
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_ARDBEADNDXEN_SHFT                           0x17
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AOOO_BMSK                               0x400000
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AOOO_SHFT                                   0x16
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_APREQPRIORITY_BMSK                      0x380000
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_APREQPRIORITY_SHFT                          0x13
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_ASIZE_BMSK                               0x70000
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_ASIZE_SHFT                                  0x10
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AMSSSELFAUTH_BMSK                         0x8000
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AMSSSELFAUTH_SHFT                            0xf
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_ALEN_BMSK                                 0x7f00
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_ALEN_SHFT                                    0x8
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AINST_BMSK                                  0x80
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AINST_SHFT                                   0x7
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_APROTNS_BMSK                                0x40
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_APROTNS_SHFT                                 0x6
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_APRIV_BMSK                                  0x20
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_APRIV_SHFT                                   0x5
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AINNERSHARED_BMSK                           0x10
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AINNERSHARED_SHFT                            0x4
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_ASHARED_BMSK                                 0x8
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_ASHARED_SHFT                                 0x3
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AMEMTYPE_BMSK                                0x7
#define HWIO_BIMC_S_DDR1_XPU_MESYNR1_AMEMTYPE_SHFT                                0x0

#define HWIO_BIMC_S_DDR1_XPU_MESYNR2_ADDR                                  (BIMC_S_DDR1_REG_BASE      + 0x00000158)
#define HWIO_BIMC_S_DDR1_XPU_MESYNR2_RMSK                                         0xf
#define HWIO_BIMC_S_DDR1_XPU_MESYNR2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_MESYNR2_ADDR, HWIO_BIMC_S_DDR1_XPU_MESYNR2_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_MESYNR2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_MESYNR2_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_MESYNR2_SAVERESTORE_IN_PROGRESS_BMSK                 0x8
#define HWIO_BIMC_S_DDR1_XPU_MESYNR2_SAVERESTORE_IN_PROGRESS_SHFT                 0x3
#define HWIO_BIMC_S_DDR1_XPU_MESYNR2_MODEM_PRT_HIT_BMSK                           0x4
#define HWIO_BIMC_S_DDR1_XPU_MESYNR2_MODEM_PRT_HIT_SHFT                           0x2
#define HWIO_BIMC_S_DDR1_XPU_MESYNR2_SECURE_PRT_HIT_BMSK                          0x2
#define HWIO_BIMC_S_DDR1_XPU_MESYNR2_SECURE_PRT_HIT_SHFT                          0x1
#define HWIO_BIMC_S_DDR1_XPU_MESYNR2_NONSECURE_PRT_HIT_BMSK                       0x1
#define HWIO_BIMC_S_DDR1_XPU_MESYNR2_NONSECURE_PRT_HIT_SHFT                       0x0

#define HWIO_BIMC_S_DDR1_XPU_CR_ADDR                                       (BIMC_S_DDR1_REG_BASE      + 0x00000080)
#define HWIO_BIMC_S_DDR1_XPU_CR_RMSK                                            0x19f
#define HWIO_BIMC_S_DDR1_XPU_CR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_CR_ADDR, HWIO_BIMC_S_DDR1_XPU_CR_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_CR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_CR_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_CR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_CR_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_CR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_CR_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_CR_IN)
#define HWIO_BIMC_S_DDR1_XPU_CR_DYNAMIC_CLK_EN_BMSK                             0x100
#define HWIO_BIMC_S_DDR1_XPU_CR_DYNAMIC_CLK_EN_SHFT                               0x8
#define HWIO_BIMC_S_DDR1_XPU_CR_AMTE_BMSK                                        0x80
#define HWIO_BIMC_S_DDR1_XPU_CR_AMTE_SHFT                                         0x7
#define HWIO_BIMC_S_DDR1_XPU_CR_DCDEE_BMSK                                       0x10
#define HWIO_BIMC_S_DDR1_XPU_CR_DCDEE_SHFT                                        0x4
#define HWIO_BIMC_S_DDR1_XPU_CR_EIE_BMSK                                          0x8
#define HWIO_BIMC_S_DDR1_XPU_CR_EIE_SHFT                                          0x3
#define HWIO_BIMC_S_DDR1_XPU_CR_CLERE_BMSK                                        0x4
#define HWIO_BIMC_S_DDR1_XPU_CR_CLERE_SHFT                                        0x2
#define HWIO_BIMC_S_DDR1_XPU_CR_CFGERE_BMSK                                       0x2
#define HWIO_BIMC_S_DDR1_XPU_CR_CFGERE_SHFT                                       0x1
#define HWIO_BIMC_S_DDR1_XPU_CR_XPUVMIDE_BMSK                                     0x1
#define HWIO_BIMC_S_DDR1_XPU_CR_XPUVMIDE_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SHADOW_ADDR                         (BIMC_S_DDR1_REG_BASE      + 0x00000088)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SHADOW_RMSK                         0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SHADOW_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SHADOW_ADDR, HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SHADOW_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SHADOW_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SHADOW_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SHADOW_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SHADOW_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SHADOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SHADOW_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SHADOW_IN)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SHADOW_RE_BMSK                      0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_PRTN_RACR_SHADOW_RE_SHFT                             0x0

#define HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SHADOW_ADDR                         (BIMC_S_DDR1_REG_BASE      + 0x0000008c)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SHADOW_RMSK                         0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SHADOW_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SHADOW_ADDR, HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SHADOW_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SHADOW_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SHADOW_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SHADOW_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SHADOW_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SHADOW_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SHADOW_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SHADOW_IN)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SHADOW_WE_BMSK                      0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_PRTN_WACR_SHADOW_WE_SHFT                             0x0

#define HWIO_BIMC_S_DDR1_XPU_PRTN_START_SHADOW0_ADDR                       (BIMC_S_DDR1_REG_BASE      + 0x00000090)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_START_SHADOW0_RMSK                       0xfffff000
#define HWIO_BIMC_S_DDR1_XPU_PRTN_START_SHADOW0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTN_START_SHADOW0_ADDR, HWIO_BIMC_S_DDR1_XPU_PRTN_START_SHADOW0_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_START_SHADOW0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTN_START_SHADOW0_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_START_SHADOW0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_PRTN_START_SHADOW0_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_START_SHADOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_PRTN_START_SHADOW0_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_PRTN_START_SHADOW0_IN)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_START_SHADOW0_ADDR_BMSK                  0xfffff000
#define HWIO_BIMC_S_DDR1_XPU_PRTN_START_SHADOW0_ADDR_SHFT                         0xc

#define HWIO_BIMC_S_DDR1_XPU_PRTN_END_SHADOW0_ADDR                         (BIMC_S_DDR1_REG_BASE      + 0x00000098)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_END_SHADOW0_RMSK                         0xfffff000
#define HWIO_BIMC_S_DDR1_XPU_PRTN_END_SHADOW0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTN_END_SHADOW0_ADDR, HWIO_BIMC_S_DDR1_XPU_PRTN_END_SHADOW0_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_END_SHADOW0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTN_END_SHADOW0_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_END_SHADOW0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_PRTN_END_SHADOW0_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_END_SHADOW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_PRTN_END_SHADOW0_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_PRTN_END_SHADOW0_IN)
#define HWIO_BIMC_S_DDR1_XPU_PRTN_END_SHADOW0_ADDR_BMSK                    0xfffff000
#define HWIO_BIMC_S_DDR1_XPU_PRTN_END_SHADOW0_ADDR_SHFT                           0xc

#define HWIO_BIMC_S_DDR1_XPU_RPU_ACRn_ADDR(n)                              (BIMC_S_DDR1_REG_BASE      + 0x000000a0 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_XPU_RPU_ACRn_RMSK                                 0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_RPU_ACRn_MAXn                                          0
#define HWIO_BIMC_S_DDR1_XPU_RPU_ACRn_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_RPU_ACRn_ADDR(n), HWIO_BIMC_S_DDR1_XPU_RPU_ACRn_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_RPU_ACRn_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_RPU_ACRn_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_XPU_RPU_ACRn_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_XPU_RPU_ACRn_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_XPU_RPU_ACRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_RPU_ACRn_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_XPU_RPU_ACRn_INI(n))
#define HWIO_BIMC_S_DDR1_XPU_RPU_ACRn_RWE_BMSK                             0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_RPU_ACRn_RWE_SHFT                                    0x0

#define HWIO_BIMC_S_DDR1_XPU_EAR0_ADDR                                     (BIMC_S_DDR1_REG_BASE      + 0x000000c0)
#define HWIO_BIMC_S_DDR1_XPU_EAR0_RMSK                                     0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_EAR0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_EAR0_ADDR, HWIO_BIMC_S_DDR1_XPU_EAR0_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_EAR0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_EAR0_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_EAR0_PA_BMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_EAR0_PA_SHFT                                         0x0

#define HWIO_BIMC_S_DDR1_XPU_ESR_ADDR                                      (BIMC_S_DDR1_REG_BASE      + 0x000000c8)
#define HWIO_BIMC_S_DDR1_XPU_ESR_RMSK                                      0x80000003
#define HWIO_BIMC_S_DDR1_XPU_ESR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_ESR_ADDR, HWIO_BIMC_S_DDR1_XPU_ESR_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_ESR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_ESR_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_ESR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_ESR_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_ESR_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_ESR_IN)
#define HWIO_BIMC_S_DDR1_XPU_ESR_MULTI_BMSK                                0x80000000
#define HWIO_BIMC_S_DDR1_XPU_ESR_MULTI_SHFT                                      0x1f
#define HWIO_BIMC_S_DDR1_XPU_ESR_CLIENT_BMSK                                      0x2
#define HWIO_BIMC_S_DDR1_XPU_ESR_CLIENT_SHFT                                      0x1
#define HWIO_BIMC_S_DDR1_XPU_ESR_CFG_BMSK                                         0x1
#define HWIO_BIMC_S_DDR1_XPU_ESR_CFG_SHFT                                         0x0

#define HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_ADDR                               (BIMC_S_DDR1_REG_BASE      + 0x000000cc)
#define HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_RMSK                               0x80000003
#define HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_ADDR, HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_IN)
#define HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_MULTI_BMSK                         0x80000000
#define HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_MULTI_SHFT                               0x1f
#define HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_CLIENT_BMSK                               0x2
#define HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_CLIENT_SHFT                               0x1
#define HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_CFG_BMSK                                  0x1
#define HWIO_BIMC_S_DDR1_XPU_ESRRESTORE_CFG_SHFT                                  0x0

#define HWIO_BIMC_S_DDR1_XPU_ESYNR0_ADDR                                   (BIMC_S_DDR1_REG_BASE      + 0x000000d0)
#define HWIO_BIMC_S_DDR1_XPU_ESYNR0_RMSK                                   0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_ESYNR0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_ESYNR0_ADDR, HWIO_BIMC_S_DDR1_XPU_ESYNR0_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_ESYNR0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_ESYNR0_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_ESYNR0_ATID_BMSK                              0xff000000
#define HWIO_BIMC_S_DDR1_XPU_ESYNR0_ATID_SHFT                                    0x18
#define HWIO_BIMC_S_DDR1_XPU_ESYNR0_AVMID_BMSK                               0xff0000
#define HWIO_BIMC_S_DDR1_XPU_ESYNR0_AVMID_SHFT                                   0x10
#define HWIO_BIMC_S_DDR1_XPU_ESYNR0_ABID_BMSK                                  0xe000
#define HWIO_BIMC_S_DDR1_XPU_ESYNR0_ABID_SHFT                                     0xd
#define HWIO_BIMC_S_DDR1_XPU_ESYNR0_APID_BMSK                                  0x1f00
#define HWIO_BIMC_S_DDR1_XPU_ESYNR0_APID_SHFT                                     0x8
#define HWIO_BIMC_S_DDR1_XPU_ESYNR0_AMID_BMSK                                    0xff
#define HWIO_BIMC_S_DDR1_XPU_ESYNR0_AMID_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_ADDR                                   (BIMC_S_DDR1_REG_BASE      + 0x000000d4)
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_RMSK                                   0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_ESYNR1_ADDR, HWIO_BIMC_S_DDR1_XPU_ESYNR1_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_ESYNR1_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_DCD_BMSK                               0x80000000
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_DCD_SHFT                                     0x1f
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AC_BMSK                                0x40000000
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AC_SHFT                                      0x1e
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_BURSTLEN_BMSK                          0x20000000
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_BURSTLEN_SHFT                                0x1d
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_ARDALLOCATE_BMSK                       0x10000000
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_ARDALLOCATE_SHFT                             0x1c
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_ABURST_BMSK                             0x8000000
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_ABURST_SHFT                                  0x1b
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AEXCLUSIVE_BMSK                         0x4000000
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AEXCLUSIVE_SHFT                              0x1a
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AWRITE_BMSK                             0x2000000
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AWRITE_SHFT                                  0x19
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AFULL_BMSK                              0x1000000
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AFULL_SHFT                                   0x18
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_ARDBEADNDXEN_BMSK                        0x800000
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_ARDBEADNDXEN_SHFT                            0x17
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AOOO_BMSK                                0x400000
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AOOO_SHFT                                    0x16
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_APREQPRIORITY_BMSK                       0x380000
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_APREQPRIORITY_SHFT                           0x13
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_ASIZE_BMSK                                0x70000
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_ASIZE_SHFT                                   0x10
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AMSSSELFAUTH_BMSK                          0x8000
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AMSSSELFAUTH_SHFT                             0xf
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_ALEN_BMSK                                  0x7f00
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_ALEN_SHFT                                     0x8
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AINST_BMSK                                   0x80
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AINST_SHFT                                    0x7
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_APROTNS_BMSK                                 0x40
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_APROTNS_SHFT                                  0x6
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_APRIV_BMSK                                   0x20
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_APRIV_SHFT                                    0x5
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AINNERSHARED_BMSK                            0x10
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AINNERSHARED_SHFT                             0x4
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_ASHARED_BMSK                                  0x8
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_ASHARED_SHFT                                  0x3
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AMEMTYPE_BMSK                                 0x7
#define HWIO_BIMC_S_DDR1_XPU_ESYNR1_AMEMTYPE_SHFT                                 0x0

#define HWIO_BIMC_S_DDR1_XPU_ESYNR2_ADDR                                   (BIMC_S_DDR1_REG_BASE      + 0x000000d8)
#define HWIO_BIMC_S_DDR1_XPU_ESYNR2_RMSK                                          0xf
#define HWIO_BIMC_S_DDR1_XPU_ESYNR2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_ESYNR2_ADDR, HWIO_BIMC_S_DDR1_XPU_ESYNR2_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_ESYNR2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_ESYNR2_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_ESYNR2_SAVERESTORE_IN_PROGRESS_BMSK                  0x8
#define HWIO_BIMC_S_DDR1_XPU_ESYNR2_SAVERESTORE_IN_PROGRESS_SHFT                  0x3
#define HWIO_BIMC_S_DDR1_XPU_ESYNR2_MODEM_PRT_HIT_BMSK                            0x4
#define HWIO_BIMC_S_DDR1_XPU_ESYNR2_MODEM_PRT_HIT_SHFT                            0x2
#define HWIO_BIMC_S_DDR1_XPU_ESYNR2_SECURE_PRT_HIT_BMSK                           0x2
#define HWIO_BIMC_S_DDR1_XPU_ESYNR2_SECURE_PRT_HIT_SHFT                           0x1
#define HWIO_BIMC_S_DDR1_XPU_ESYNR2_NONSECURE_PRT_HIT_BMSK                        0x1
#define HWIO_BIMC_S_DDR1_XPU_ESYNR2_NONSECURE_PRT_HIT_SHFT                        0x0

#define HWIO_BIMC_S_DDR1_XPU_UMR_RACR_ADDR                                 (BIMC_S_DDR1_REG_BASE      + 0x000000e0)
#define HWIO_BIMC_S_DDR1_XPU_UMR_RACR_RMSK                                 0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_UMR_RACR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_UMR_RACR_ADDR, HWIO_BIMC_S_DDR1_XPU_UMR_RACR_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_UMR_RACR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_UMR_RACR_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_UMR_RACR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_UMR_RACR_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_UMR_RACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_UMR_RACR_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_UMR_RACR_IN)
#define HWIO_BIMC_S_DDR1_XPU_UMR_RACR_RE_BMSK                              0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_UMR_RACR_RE_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_XPU_UMR_WACR_ADDR                                 (BIMC_S_DDR1_REG_BASE      + 0x000000e4)
#define HWIO_BIMC_S_DDR1_XPU_UMR_WACR_RMSK                                 0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_UMR_WACR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_UMR_WACR_ADDR, HWIO_BIMC_S_DDR1_XPU_UMR_WACR_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_UMR_WACR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_UMR_WACR_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_UMR_WACR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_UMR_WACR_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_UMR_WACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_UMR_WACR_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_UMR_WACR_IN)
#define HWIO_BIMC_S_DDR1_XPU_UMR_WACR_WE_BMSK                              0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_UMR_WACR_WE_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_XPU_IDR0_ADDR                                     (BIMC_S_DDR1_REG_BASE      + 0x00000074)
#define HWIO_BIMC_S_DDR1_XPU_IDR0_RMSK                                     0xff3fbfff
#define HWIO_BIMC_S_DDR1_XPU_IDR0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_IDR0_ADDR, HWIO_BIMC_S_DDR1_XPU_IDR0_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_IDR0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_IDR0_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_IDR0_CLIENTREQ_HALT_ACK_HW_EN_BMSK            0x80000000
#define HWIO_BIMC_S_DDR1_XPU_IDR0_CLIENTREQ_HALT_ACK_HW_EN_SHFT                  0x1f
#define HWIO_BIMC_S_DDR1_XPU_IDR0_SAVERESTORE_HW_EN_BMSK                   0x40000000
#define HWIO_BIMC_S_DDR1_XPU_IDR0_SAVERESTORE_HW_EN_SHFT                         0x1e
#define HWIO_BIMC_S_DDR1_XPU_IDR0_MSB_BMSK                                 0x3f000000
#define HWIO_BIMC_S_DDR1_XPU_IDR0_MSB_SHFT                                       0x18
#define HWIO_BIMC_S_DDR1_XPU_IDR0_LSB_BMSK                                   0x3f0000
#define HWIO_BIMC_S_DDR1_XPU_IDR0_LSB_SHFT                                       0x10
#define HWIO_BIMC_S_DDR1_XPU_IDR0_BLED_BMSK                                    0x8000
#define HWIO_BIMC_S_DDR1_XPU_IDR0_BLED_SHFT                                       0xf
#define HWIO_BIMC_S_DDR1_XPU_IDR0_XPUT_BMSK                                    0x3000
#define HWIO_BIMC_S_DDR1_XPU_IDR0_XPUT_SHFT                                       0xc
#define HWIO_BIMC_S_DDR1_XPU_IDR0_PT_BMSK                                       0x800
#define HWIO_BIMC_S_DDR1_XPU_IDR0_PT_SHFT                                         0xb
#define HWIO_BIMC_S_DDR1_XPU_IDR0_MV_BMSK                                       0x400
#define HWIO_BIMC_S_DDR1_XPU_IDR0_MV_SHFT                                         0xa
#define HWIO_BIMC_S_DDR1_XPU_IDR0_NRG_BMSK                                      0x3ff
#define HWIO_BIMC_S_DDR1_XPU_IDR0_NRG_SHFT                                        0x0

#define HWIO_BIMC_S_DDR1_XPU_IDR1_ADDR                                     (BIMC_S_DDR1_REG_BASE      + 0x00000078)
#define HWIO_BIMC_S_DDR1_XPU_IDR1_RMSK                                     0x7f3ffeff
#define HWIO_BIMC_S_DDR1_XPU_IDR1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_IDR1_ADDR, HWIO_BIMC_S_DDR1_XPU_IDR1_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_IDR1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_IDR1_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_IDR1_AMT_HW_ENABLE_BMSK                       0x40000000
#define HWIO_BIMC_S_DDR1_XPU_IDR1_AMT_HW_ENABLE_SHFT                             0x1e
#define HWIO_BIMC_S_DDR1_XPU_IDR1_CLIENT_ADDR_WIDTH_BMSK                   0x3f000000
#define HWIO_BIMC_S_DDR1_XPU_IDR1_CLIENT_ADDR_WIDTH_SHFT                         0x18
#define HWIO_BIMC_S_DDR1_XPU_IDR1_CONFIG_ADDR_WIDTH_BMSK                     0x3f0000
#define HWIO_BIMC_S_DDR1_XPU_IDR1_CONFIG_ADDR_WIDTH_SHFT                         0x10
#define HWIO_BIMC_S_DDR1_XPU_IDR1_QRIB_EN_BMSK                                 0x8000
#define HWIO_BIMC_S_DDR1_XPU_IDR1_QRIB_EN_SHFT                                    0xf
#define HWIO_BIMC_S_DDR1_XPU_IDR1_ASYNC_MODE_BMSK                              0x4000
#define HWIO_BIMC_S_DDR1_XPU_IDR1_ASYNC_MODE_SHFT                                 0xe
#define HWIO_BIMC_S_DDR1_XPU_IDR1_CONFIG_TYPE_BMSK                             0x2000
#define HWIO_BIMC_S_DDR1_XPU_IDR1_CONFIG_TYPE_SHFT                                0xd
#define HWIO_BIMC_S_DDR1_XPU_IDR1_CLIENT_PIPELINE_ENABLED_BMSK                 0x1000
#define HWIO_BIMC_S_DDR1_XPU_IDR1_CLIENT_PIPELINE_ENABLED_SHFT                    0xc
#define HWIO_BIMC_S_DDR1_XPU_IDR1_MSA_CHECK_HW_ENABLE_BMSK                      0x800
#define HWIO_BIMC_S_DDR1_XPU_IDR1_MSA_CHECK_HW_ENABLE_SHFT                        0xb
#define HWIO_BIMC_S_DDR1_XPU_IDR1_XPU_SYND_REG_ABSENT_BMSK                      0x400
#define HWIO_BIMC_S_DDR1_XPU_IDR1_XPU_SYND_REG_ABSENT_SHFT                        0xa
#define HWIO_BIMC_S_DDR1_XPU_IDR1_TZXPU_BMSK                                    0x200
#define HWIO_BIMC_S_DDR1_XPU_IDR1_TZXPU_SHFT                                      0x9
#define HWIO_BIMC_S_DDR1_XPU_IDR1_NVMID_BMSK                                     0xff
#define HWIO_BIMC_S_DDR1_XPU_IDR1_NVMID_SHFT                                      0x0

#define HWIO_BIMC_S_DDR1_XPU_REV_ADDR                                      (BIMC_S_DDR1_REG_BASE      + 0x0000007c)
#define HWIO_BIMC_S_DDR1_XPU_REV_RMSK                                      0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_REV_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_REV_ADDR, HWIO_BIMC_S_DDR1_XPU_REV_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_REV_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_REV_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_REV_MAJOR_BMSK                                0xf0000000
#define HWIO_BIMC_S_DDR1_XPU_REV_MAJOR_SHFT                                      0x1c
#define HWIO_BIMC_S_DDR1_XPU_REV_MINOR_BMSK                                 0xfff0000
#define HWIO_BIMC_S_DDR1_XPU_REV_MINOR_SHFT                                      0x10
#define HWIO_BIMC_S_DDR1_XPU_REV_STEP_BMSK                                     0xffff
#define HWIO_BIMC_S_DDR1_XPU_REV_STEP_SHFT                                        0x0

#define HWIO_BIMC_S_DDR1_XPU_PRTn_RACRm_ADDR(n,m)                          (BIMC_S_DDR1_REG_BASE      + 0x00000200 + 0x80 * (n)+0x4 * (m))
#define HWIO_BIMC_S_DDR1_XPU_PRTn_RACRm_RMSK                               0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_PRTn_RACRm_MAXn                                       24
#define HWIO_BIMC_S_DDR1_XPU_PRTn_RACRm_MAXm                                        0
#define HWIO_BIMC_S_DDR1_XPU_PRTn_RACRm_INI2(n,m)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTn_RACRm_ADDR(n,m), HWIO_BIMC_S_DDR1_XPU_PRTn_RACRm_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_RACRm_INMI2(n,m,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTn_RACRm_ADDR(n,m), mask)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_RACRm_OUTI2(n,m,val)    \
        out_dword(HWIO_BIMC_S_DDR1_XPU_PRTn_RACRm_ADDR(n,m),val)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_RACRm_OUTMI2(n,m,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_PRTn_RACRm_ADDR(n,m),mask,val,HWIO_BIMC_S_DDR1_XPU_PRTn_RACRm_INI2(n,m))
#define HWIO_BIMC_S_DDR1_XPU_PRTn_RACRm_RE_BMSK                            0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_PRTn_RACRm_RE_SHFT                                   0x0

#define HWIO_BIMC_S_DDR1_XPU_PRTn_WACRm_ADDR(n,m)                          (BIMC_S_DDR1_REG_BASE      + 0x00000220 + 0x80 * (n)+0x4 * (m))
#define HWIO_BIMC_S_DDR1_XPU_PRTn_WACRm_RMSK                               0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_PRTn_WACRm_MAXn                                       24
#define HWIO_BIMC_S_DDR1_XPU_PRTn_WACRm_MAXm                                        0
#define HWIO_BIMC_S_DDR1_XPU_PRTn_WACRm_INI2(n,m)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTn_WACRm_ADDR(n,m), HWIO_BIMC_S_DDR1_XPU_PRTn_WACRm_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_WACRm_INMI2(n,m,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTn_WACRm_ADDR(n,m), mask)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_WACRm_OUTI2(n,m,val)    \
        out_dword(HWIO_BIMC_S_DDR1_XPU_PRTn_WACRm_ADDR(n,m),val)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_WACRm_OUTMI2(n,m,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_PRTn_WACRm_ADDR(n,m),mask,val,HWIO_BIMC_S_DDR1_XPU_PRTn_WACRm_INI2(n,m))
#define HWIO_BIMC_S_DDR1_XPU_PRTn_WACRm_WE_BMSK                            0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_PRTn_WACRm_WE_SHFT                                   0x0

#define HWIO_BIMC_S_DDR1_XPU_PRTn_START0_ADDR(n)                           (BIMC_S_DDR1_REG_BASE      + 0x00000240 + 0x80 * (n))
#define HWIO_BIMC_S_DDR1_XPU_PRTn_START0_RMSK                              0xfffff000
#define HWIO_BIMC_S_DDR1_XPU_PRTn_START0_MAXn                                      24
#define HWIO_BIMC_S_DDR1_XPU_PRTn_START0_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTn_START0_ADDR(n), HWIO_BIMC_S_DDR1_XPU_PRTn_START0_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_START0_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTn_START0_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_START0_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_XPU_PRTn_START0_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_START0_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_PRTn_START0_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_XPU_PRTn_START0_INI(n))
#define HWIO_BIMC_S_DDR1_XPU_PRTn_START0_ADDR_BMSK                         0xfffff000
#define HWIO_BIMC_S_DDR1_XPU_PRTn_START0_ADDR_SHFT                                0xc

#define HWIO_BIMC_S_DDR1_XPU_PRTn_END0_ADDR(n)                             (BIMC_S_DDR1_REG_BASE      + 0x00000248 + 0x80 * (n))
#define HWIO_BIMC_S_DDR1_XPU_PRTn_END0_RMSK                                0xfffff000
#define HWIO_BIMC_S_DDR1_XPU_PRTn_END0_MAXn                                        24
#define HWIO_BIMC_S_DDR1_XPU_PRTn_END0_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTn_END0_ADDR(n), HWIO_BIMC_S_DDR1_XPU_PRTn_END0_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_END0_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTn_END0_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_END0_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_XPU_PRTn_END0_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_END0_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_PRTn_END0_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_XPU_PRTn_END0_INI(n))
#define HWIO_BIMC_S_DDR1_XPU_PRTn_END0_ADDR_BMSK                           0xfffff000
#define HWIO_BIMC_S_DDR1_XPU_PRTn_END0_ADDR_SHFT                                  0xc

#define HWIO_BIMC_S_DDR1_XPU_PRTn_SCR_ADDR(n)                              (BIMC_S_DDR1_REG_BASE      + 0x00000250 + 0x80 * (n))
#define HWIO_BIMC_S_DDR1_XPU_PRTn_SCR_RMSK                                        0x1
#define HWIO_BIMC_S_DDR1_XPU_PRTn_SCR_MAXn                                         24
#define HWIO_BIMC_S_DDR1_XPU_PRTn_SCR_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTn_SCR_ADDR(n), HWIO_BIMC_S_DDR1_XPU_PRTn_SCR_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_SCR_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTn_SCR_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_SCR_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_XPU_PRTn_SCR_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_SCR_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_PRTn_SCR_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_XPU_PRTn_SCR_INI(n))
#define HWIO_BIMC_S_DDR1_XPU_PRTn_SCR_NS_BMSK                                     0x1
#define HWIO_BIMC_S_DDR1_XPU_PRTn_SCR_NS_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_ADDR(n)                              (BIMC_S_DDR1_REG_BASE      + 0x00000254 + 0x80 * (n))
#define HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_RMSK                                        0x7
#define HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_MAXn                                         24
#define HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_ADDR(n), HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_INI(n))
#define HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_VMIDCLE_BMSK                                0x4
#define HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_VMIDCLE_SHFT                                0x2
#define HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_SCLE_BMSK                                   0x2
#define HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_SCLE_SHFT                                   0x1
#define HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_MSAE_BMSK                                   0x1
#define HWIO_BIMC_S_DDR1_XPU_PRTn_MCR_MSAE_SHFT                                   0x0

#define HWIO_BIMC_S_DDR1_XPU_PRTn_TRANS_COMM_ADDR(n)                       (BIMC_S_DDR1_REG_BASE      + 0x0000025c + 0x80 * (n))
#define HWIO_BIMC_S_DDR1_XPU_PRTn_TRANS_COMM_RMSK                                 0x1
#define HWIO_BIMC_S_DDR1_XPU_PRTn_TRANS_COMM_MAXn                                  24
#define HWIO_BIMC_S_DDR1_XPU_PRTn_TRANS_COMM_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_XPU_PRTn_TRANS_COMM_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_XPU_PRTn_TRANS_COMM_CSRC_BMSK                            0x1
#define HWIO_BIMC_S_DDR1_XPU_PRTn_TRANS_COMM_CSRC_SHFT                            0x0

#define HWIO_BIMC_S_DDR1_XPU_AMT_RACR_ADDR                                 (BIMC_S_DDR1_REG_BASE      + 0x000000e8)
#define HWIO_BIMC_S_DDR1_XPU_AMT_RACR_RMSK                                 0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_AMT_RACR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_AMT_RACR_ADDR, HWIO_BIMC_S_DDR1_XPU_AMT_RACR_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_AMT_RACR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_AMT_RACR_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_AMT_RACR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_AMT_RACR_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_AMT_RACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_AMT_RACR_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_AMT_RACR_IN)
#define HWIO_BIMC_S_DDR1_XPU_AMT_RACR_RE_BMSK                              0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_AMT_RACR_RE_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_XPU_AMT_WACR_ADDR                                 (BIMC_S_DDR1_REG_BASE      + 0x000000ec)
#define HWIO_BIMC_S_DDR1_XPU_AMT_WACR_RMSK                                 0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_AMT_WACR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_AMT_WACR_ADDR, HWIO_BIMC_S_DDR1_XPU_AMT_WACR_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_AMT_WACR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_AMT_WACR_ADDR, m)
#define HWIO_BIMC_S_DDR1_XPU_AMT_WACR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_XPU_AMT_WACR_ADDR,v)
#define HWIO_BIMC_S_DDR1_XPU_AMT_WACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_AMT_WACR_ADDR,m,v,HWIO_BIMC_S_DDR1_XPU_AMT_WACR_IN)
#define HWIO_BIMC_S_DDR1_XPU_AMT_WACR_WE_BMSK                              0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_AMT_WACR_WE_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_XPU_AMTRn_ADDR(n)                                 (BIMC_S_DDR1_REG_BASE      + 0x00000e80 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_XPU_AMTRn_RMSK                                    0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_AMTRn_MAXn                                           127
#define HWIO_BIMC_S_DDR1_XPU_AMTRn_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_AMTRn_ADDR(n), HWIO_BIMC_S_DDR1_XPU_AMTRn_RMSK)
#define HWIO_BIMC_S_DDR1_XPU_AMTRn_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_XPU_AMTRn_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_XPU_AMTRn_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_XPU_AMTRn_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_XPU_AMTRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_XPU_AMTRn_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_XPU_AMTRn_INI(n))
#define HWIO_BIMC_S_DDR1_XPU_AMTRn_AMTMASK_BMSK                            0xffffffff
#define HWIO_BIMC_S_DDR1_XPU_AMTRn_AMTMASK_SHFT                                   0x0

/*----------------------------------------------------------------------------
 * MODULE: BIMC_S_DDR1_ARB
 *--------------------------------------------------------------------------*/

#define BIMC_S_DDR1_ARB_REG_BASE                                                   (BIMC_BASE      + 0x00051000)

#define HWIO_BIMC_S_DDR1_ARB_COMPONENT_INFO_ADDR                                   (BIMC_S_DDR1_ARB_REG_BASE      + 0x00000000)
#define HWIO_BIMC_S_DDR1_ARB_COMPONENT_INFO_RMSK                                     0xffffff
#define HWIO_BIMC_S_DDR1_ARB_COMPONENT_INFO_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_ARB_COMPONENT_INFO_ADDR, HWIO_BIMC_S_DDR1_ARB_COMPONENT_INFO_RMSK)
#define HWIO_BIMC_S_DDR1_ARB_COMPONENT_INFO_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_ARB_COMPONENT_INFO_ADDR, m)
#define HWIO_BIMC_S_DDR1_ARB_COMPONENT_INFO_INSTANCE_BMSK                            0xff0000
#define HWIO_BIMC_S_DDR1_ARB_COMPONENT_INFO_INSTANCE_SHFT                                0x10
#define HWIO_BIMC_S_DDR1_ARB_COMPONENT_INFO_SUB_TYPE_BMSK                              0xff00
#define HWIO_BIMC_S_DDR1_ARB_COMPONENT_INFO_SUB_TYPE_SHFT                                 0x8
#define HWIO_BIMC_S_DDR1_ARB_COMPONENT_INFO_TYPE_BMSK                                    0xff
#define HWIO_BIMC_S_DDR1_ARB_COMPONENT_INFO_TYPE_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_0_ADDR                             (BIMC_S_DDR1_ARB_REG_BASE      + 0x00000020)
#define HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_0_RMSK                             0x8000ffff
#define HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_0_ADDR, HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_0_ADDR, m)
#define HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_0_ARB2SW_PIPELINE_EN_BMSK          0x80000000
#define HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_0_ARB2SW_PIPELINE_EN_SHFT                0x1f
#define HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_0_WGB_DEPTH_BMSK                       0xff00
#define HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_0_WGB_DEPTH_SHFT                          0x8
#define HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_0_FUNCTIONALITY_BMSK                     0xff
#define HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_0_FUNCTIONALITY_SHFT                      0x0

#define HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_1_ADDR                             (BIMC_S_DDR1_ARB_REG_BASE      + 0x00000030)
#define HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_1_RMSK                             0xffffffff
#define HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_1_ADDR, HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_1_RMSK)
#define HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_1_ADDR, m)
#define HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_BMSK          0xffffffff
#define HWIO_BIMC_S_DDR1_ARB_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_SHFT                 0x0

#define HWIO_BIMC_S_DDR1_ARB_CLOCK_CTRL_ADDR                                       (BIMC_S_DDR1_ARB_REG_BASE      + 0x00000200)
#define HWIO_BIMC_S_DDR1_ARB_CLOCK_CTRL_RMSK                                              0x1
#define HWIO_BIMC_S_DDR1_ARB_CLOCK_CTRL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_ARB_CLOCK_CTRL_ADDR, HWIO_BIMC_S_DDR1_ARB_CLOCK_CTRL_RMSK)
#define HWIO_BIMC_S_DDR1_ARB_CLOCK_CTRL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_ARB_CLOCK_CTRL_ADDR, m)
#define HWIO_BIMC_S_DDR1_ARB_CLOCK_CTRL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_ARB_CLOCK_CTRL_ADDR,v)
#define HWIO_BIMC_S_DDR1_ARB_CLOCK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_ARB_CLOCK_CTRL_ADDR,m,v,HWIO_BIMC_S_DDR1_ARB_CLOCK_CTRL_IN)
#define HWIO_BIMC_S_DDR1_ARB_CLOCK_CTRL_CORE_CLOCK_GATING_EN_BMSK                         0x1
#define HWIO_BIMC_S_DDR1_ARB_CLOCK_CTRL_CORE_CLOCK_GATING_EN_SHFT                         0x0

#define HWIO_BIMC_S_DDR1_ARB_MODE_ADDR                                             (BIMC_S_DDR1_ARB_REG_BASE      + 0x00000210)
#define HWIO_BIMC_S_DDR1_ARB_MODE_RMSK                                             0xf0000001
#define HWIO_BIMC_S_DDR1_ARB_MODE_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_ARB_MODE_ADDR, HWIO_BIMC_S_DDR1_ARB_MODE_RMSK)
#define HWIO_BIMC_S_DDR1_ARB_MODE_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_ARB_MODE_ADDR, m)
#define HWIO_BIMC_S_DDR1_ARB_MODE_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_ARB_MODE_ADDR,v)
#define HWIO_BIMC_S_DDR1_ARB_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_ARB_MODE_ADDR,m,v,HWIO_BIMC_S_DDR1_ARB_MODE_IN)
#define HWIO_BIMC_S_DDR1_ARB_MODE_WR_GRANTS_AHEAD_BMSK                             0xf0000000
#define HWIO_BIMC_S_DDR1_ARB_MODE_WR_GRANTS_AHEAD_SHFT                                   0x1c
#define HWIO_BIMC_S_DDR1_ARB_MODE_PRIORITY_RR_EN_BMSK                                     0x1
#define HWIO_BIMC_S_DDR1_ARB_MODE_PRIORITY_RR_EN_SHFT                                     0x0

/*----------------------------------------------------------------------------
 * MODULE: BIMC_S_DDR1_DPE
 *--------------------------------------------------------------------------*/

#define BIMC_S_DDR1_DPE_REG_BASE                                                      (BIMC_BASE      + 0x00054000)

#define HWIO_BIMC_S_DDR1_DPE_HW_INFO_ADDR                                             (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000000)
#define HWIO_BIMC_S_DDR1_DPE_HW_INFO_RMSK                                             0xffffffff
#define HWIO_BIMC_S_DDR1_DPE_HW_INFO_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_HW_INFO_ADDR, HWIO_BIMC_S_DDR1_DPE_HW_INFO_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_HW_INFO_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_HW_INFO_MAJOR_REVISION_BMSK                              0xff000000
#define HWIO_BIMC_S_DDR1_DPE_HW_INFO_MAJOR_REVISION_SHFT                                    0x18
#define HWIO_BIMC_S_DDR1_DPE_HW_INFO_BRANCH_REVISION_BMSK                               0xff0000
#define HWIO_BIMC_S_DDR1_DPE_HW_INFO_BRANCH_REVISION_SHFT                                   0x10
#define HWIO_BIMC_S_DDR1_DPE_HW_INFO_MINOR_REVISION_BMSK                                  0xff00
#define HWIO_BIMC_S_DDR1_DPE_HW_INFO_MINOR_REVISION_SHFT                                     0x8
#define HWIO_BIMC_S_DDR1_DPE_HW_INFO_ECO_REVISION_BMSK                                      0xff
#define HWIO_BIMC_S_DDR1_DPE_HW_INFO_ECO_REVISION_SHFT                                       0x0

#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_ADDR                                            (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000010)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_RMSK                                              0x130f11
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CONFIG_0_ADDR, HWIO_BIMC_S_DDR1_DPE_CONFIG_0_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CONFIG_0_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_CONFIG_0_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_CONFIG_0_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_CONFIG_0_IN)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_DDR_WR_MASK_POLARITY_BMSK                         0x100000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_DDR_WR_MASK_POLARITY_SHFT                             0x14
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_DEVICE_TYPE_BMSK                                   0x30000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_DEVICE_TYPE_SHFT                                      0x10
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_DEVICE_CFG_RANK1_BMSK                                0xc00
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_DEVICE_CFG_RANK1_SHFT                                  0xa
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_DEVICE_CFG_RANK0_BMSK                                0x300
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_DEVICE_CFG_RANK0_SHFT                                  0x8
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_SHARED_CLK_BMSK                                       0x10
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_SHARED_CLK_SHFT                                        0x4
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_DDR_CMD_BMSK                                           0x1
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_0_DDR_CMD_SHFT                                           0x0

#define HWIO_BIMC_S_DDR1_DPE_CONFIG_1_ADDR                                            (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000014)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_1_RMSK                                            0xff111f1f
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CONFIG_1_ADDR, HWIO_BIMC_S_DDR1_DPE_CONFIG_1_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CONFIG_1_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_CONFIG_1_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_CONFIG_1_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_CONFIG_1_IN)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_1_PERIOD_BUS_THRESHOLD_POWER_MODE_BMSK            0xff000000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_1_PERIOD_BUS_THRESHOLD_POWER_MODE_SHFT                  0x18
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_1_PAD_POWER_MODE_CTRL_BMSK                          0x100000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_1_PAD_POWER_MODE_CTRL_SHFT                              0x14
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_1_PAD_POWER_MODE_BMSK                                0x10000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_1_PAD_POWER_MODE_SHFT                                   0x10
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_1_NUM_BANKS_RANK1_BMSK                                0x1f00
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_1_NUM_BANKS_RANK1_SHFT                                   0x8
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_1_NUM_BANKS_RANK0_BMSK                                  0x1f
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_1_NUM_BANKS_RANK0_SHFT                                   0x0

#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_ADDR                                            (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000018)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_RMSK                                            0x31f11f33
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CONFIG_2_ADDR, HWIO_BIMC_S_DDR1_DPE_CONFIG_2_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CONFIG_2_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_CONFIG_2_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_CONFIG_2_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_CONFIG_2_IN)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_TIMING_MODE_BMSK                                0x30000000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_TIMING_MODE_SHFT                                      0x1c
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_DDR_BURST_LEN_BMSK                               0x1f00000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_DDR_BURST_LEN_SHFT                                    0x14
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_WR_DQS_EARLY_BMSK                                  0x10000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_WR_DQS_EARLY_SHFT                                     0x10
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_DDR_CK_ON_DBG_BMSK                                  0x1000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_DDR_CK_ON_DBG_SHFT                                     0xc
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_MRR_BURST_LEN_BMSK                                   0xf00
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_MRR_BURST_LEN_SHFT                                     0x8
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_BURST_RD_START_BMSK                                   0x30
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_BURST_RD_START_SHFT                                    0x4
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_BURST_WR_START_BMSK                                    0x3
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_2_BURST_WR_START_SHFT                                    0x0

#define HWIO_BIMC_S_DDR1_DPE_CONFIG_3_ADDR                                            (BIMC_S_DDR1_DPE_REG_BASE      + 0x0000001c)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_3_RMSK                                                 0x113
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_3_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CONFIG_3_ADDR, HWIO_BIMC_S_DDR1_DPE_CONFIG_3_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_3_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CONFIG_3_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_3_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_CONFIG_3_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_CONFIG_3_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_CONFIG_3_IN)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_3_DRAIN_CQ_ON_SHKE_CMD_BMSK                            0x100
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_3_DRAIN_CQ_ON_SHKE_CMD_SHFT                              0x8
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_3_LOAD_TIMING_ON_FREQ_CHNG_BMSK                         0x10
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_3_LOAD_TIMING_ON_FREQ_CHNG_SHFT                          0x4
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_3_HW_FREQ_SW_SR_ONLY_BMSK                                0x2
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_3_HW_FREQ_SW_SR_ONLY_SHFT                                0x1
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_3_HW_FREQ_SWITCH_BMSK                                    0x1
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_3_HW_FREQ_SWITCH_SHFT                                    0x0

#define HWIO_BIMC_S_DDR1_DPE_CONFIG_4_ADDR                                            (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000020)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_4_RMSK                                                  0x11
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_4_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_CONFIG_4_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_4_RECALC_PS_PARAMS_BMSK                                 0x10
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_4_RECALC_PS_PARAMS_SHFT                                  0x4
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_4_LOAD_ALL_CONFIG_BMSK                                   0x1
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_4_LOAD_ALL_CONFIG_SHFT                                   0x0

#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_ADDR                                            (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000024)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_RMSK                                             0xfffffff
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CONFIG_5_ADDR, HWIO_BIMC_S_DDR1_DPE_CONFIG_5_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CONFIG_5_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_CONFIG_5_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_CONFIG_5_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_CONFIG_5_IN)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TRASMIN_IN_PS_BMSK                               0x8000000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TRASMIN_IN_PS_SHFT                                    0x1b
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TWR_IN_PS_BMSK                                   0x4000000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TWR_IN_PS_SHFT                                        0x1a
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TRCD_IN_PS_BMSK                                  0x2000000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TRCD_IN_PS_SHFT                                       0x19
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TWTR_IN_PS_BMSK                                  0x1000000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TWTR_IN_PS_SHFT                                       0x18
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TRRD_IN_PS_BMSK                                   0x800000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TRRD_IN_PS_SHFT                                       0x17
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TRFCAB_IN_PS_BMSK                                 0x400000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TRFCAB_IN_PS_SHFT                                     0x16
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TRFCPB_IN_PS_BMSK                                 0x200000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TRFCPB_IN_PS_SHFT                                     0x15
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TRTP_IN_PS_BMSK                                   0x100000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TRTP_IN_PS_SHFT                                       0x14
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TRPAB_IN_PS_BMSK                                   0x80000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TRPAB_IN_PS_SHFT                                      0x13
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TRPPB_IN_PS_BMSK                                   0x40000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TRPPB_IN_PS_SHFT                                      0x12
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TFAW_IN_PS_BMSK                                    0x20000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TFAW_IN_PS_SHFT                                       0x11
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TCKE_IN_PS_BMSK                                    0x10000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TCKE_IN_PS_SHFT                                       0x10
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TZQCS_IN_PS_BMSK                                    0x8000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TZQCS_IN_PS_SHFT                                       0xf
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TZQCL_IN_PS_BMSK                                    0x4000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TZQCL_IN_PS_SHFT                                       0xe
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TMOD_IN_PS_BMSK                                     0x2000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TMOD_IN_PS_SHFT                                        0xd
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_MIN_SR_DURATION_IN_PS_BMSK                          0x1000
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_MIN_SR_DURATION_IN_PS_SHFT                             0xc
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TXSRD_IN_PS_BMSK                                     0x800
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TXSRD_IN_PS_SHFT                                       0xb
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TXSNR_IN_PS_BMSK                                     0x400
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TXSNR_IN_PS_SHFT                                       0xa
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TXPNR_ACT_PWR_DN_IN_PS_BMSK                          0x200
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TXPNR_ACT_PWR_DN_IN_PS_SHFT                            0x9
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TXPR_ACT_PWR_DN_IN_PS_BMSK                           0x100
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TXPR_ACT_PWR_DN_IN_PS_SHFT                             0x8
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TXPNR_PCHG_PWR_DN_IN_PS_BMSK                          0x80
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TXPNR_PCHG_PWR_DN_IN_PS_SHFT                           0x7
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TXPR_PCHG_PWR_DN_IN_PS_BMSK                           0x40
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_TXPR_PCHG_PWR_DN_IN_PS_SHFT                            0x6
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_CLK_AFTER_SR_ENTRY_IN_PS_BMSK                         0x20
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_CLK_AFTER_SR_ENTRY_IN_PS_SHFT                          0x5
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_CLK_BEFORE_SR_EXIT_IN_PS_BMSK                         0x10
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_CLK_BEFORE_SR_EXIT_IN_PS_SHFT                          0x4
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_IE_WINDOW_START_IN_PS_BMSK                             0x8
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_IE_WINDOW_START_IN_PS_SHFT                             0x3
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_IE_WINDOW_END_IN_PS_BMSK                               0x4
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_IE_WINDOW_END_IN_PS_SHFT                               0x2
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_RD_CAPTURE_START_IN_PS_BMSK                            0x2
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_RD_CAPTURE_START_IN_PS_SHFT                            0x1
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_RD_CAPTURE_END_IN_PS_BMSK                              0x1
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_5_RD_CAPTURE_END_IN_PS_SHFT                              0x0

#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_ADDR                                            (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000028)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_RMSK                                                  0xf7
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CONFIG_6_ADDR, HWIO_BIMC_S_DDR1_DPE_CONFIG_6_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CONFIG_6_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_CONFIG_6_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_CONFIG_6_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_CONFIG_6_IN)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_IOSTAGE_ODT_DEBUG_MODE_BMSK                           0x80
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_IOSTAGE_ODT_DEBUG_MODE_SHFT                            0x7
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_IOSTAGE_WR_DEBUG_MODE_BMSK                            0x40
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_IOSTAGE_WR_DEBUG_MODE_SHFT                             0x6
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_IOSTAGE_RD_DEBUG_MODE_BMSK                            0x20
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_IOSTAGE_RD_DEBUG_MODE_SHFT                             0x5
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_IOSTAGE_CA_DEBUG_MODE_BMSK                            0x10
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_IOSTAGE_CA_DEBUG_MODE_SHFT                             0x4
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_CDC_WR_DEBUG_MODE_BMSK                                 0x4
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_CDC_WR_DEBUG_MODE_SHFT                                 0x2
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_CDC_RD_DEBUG_MODE_BMSK                                 0x2
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_CDC_RD_DEBUG_MODE_SHFT                                 0x1
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_CDC_CA_DEBUG_MODE_BMSK                                 0x1
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_6_CDC_CA_DEBUG_MODE_SHFT                                 0x0

#define HWIO_BIMC_S_DDR1_DPE_CONFIG_7_ADDR                                            (BIMC_S_DDR1_DPE_REG_BASE      + 0x0000002c)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_7_RMSK                                                  0xff
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_7_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CONFIG_7_ADDR, HWIO_BIMC_S_DDR1_DPE_CONFIG_7_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_7_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CONFIG_7_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_7_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_CONFIG_7_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_CONFIG_7_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_CONFIG_7_IN)
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_7_MREG_DQ3_BYTE_MAP_BMSK                                0xc0
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_7_MREG_DQ3_BYTE_MAP_SHFT                                 0x6
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_7_MREG_DQ2_BYTE_MAP_BMSK                                0x30
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_7_MREG_DQ2_BYTE_MAP_SHFT                                 0x4
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_7_MREG_DQ1_BYTE_MAP_BMSK                                 0xc
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_7_MREG_DQ1_BYTE_MAP_SHFT                                 0x2
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_7_MREG_DQ0_BYTE_MAP_BMSK                                 0x3
#define HWIO_BIMC_S_DDR1_DPE_CONFIG_7_MREG_DQ0_BYTE_MAP_SHFT                                 0x0

#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_PRE_CS_ADDR                                     (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000050)
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_PRE_CS_RMSK                                      0x3ff03ff
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_PRE_CS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_PRE_CS_ADDR, HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_PRE_CS_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_PRE_CS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_PRE_CS_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_PRE_CS_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_PRE_CS_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_PRE_CS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_PRE_CS_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_PRE_CS_IN)
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_PRE_CS_CA_BUS_2_BMSK                             0x3ff0000
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_PRE_CS_CA_BUS_2_SHFT                                  0x10
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_PRE_CS_CA_BUS_1_BMSK                                 0x3ff
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_PRE_CS_CA_BUS_1_SHFT                                   0x0

#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_CS_ADDR                                         (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000054)
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_CS_RMSK                                          0x3ff03ff
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_CS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_CS_ADDR, HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_CS_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_CS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_CS_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_CS_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_CS_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_CS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_CS_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_CS_IN)
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_CS_CA_BUS_4_BMSK                                 0x3ff0000
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_CS_CA_BUS_4_SHFT                                      0x10
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_CS_CA_BUS_3_BMSK                                     0x3ff
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_CS_CA_BUS_3_SHFT                                       0x0

#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_POST_CS_ADDR                                    (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000058)
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_POST_CS_RMSK                                     0x3ff03ff
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_POST_CS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_POST_CS_ADDR, HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_POST_CS_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_POST_CS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_POST_CS_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_POST_CS_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_POST_CS_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_POST_CS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_POST_CS_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_POST_CS_IN)
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_POST_CS_CA_BUS_6_BMSK                            0x3ff0000
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_POST_CS_CA_BUS_6_SHFT                                 0x10
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_POST_CS_CA_BUS_5_BMSK                                0x3ff
#define HWIO_BIMC_S_DDR1_DPE_CA_TRAIN_POST_CS_CA_BUS_5_SHFT                                  0x0

#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_ADDR                                          (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000068)
#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_RMSK                                          0x1111fff1
#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_ADDR, HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_IN)
#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_PWR_DN_MODE_BMSK                              0x10000000
#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_PWR_DN_MODE_SHFT                                    0x1c
#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_PWR_DN_EN_BMSK                                 0x1000000
#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_PWR_DN_EN_SHFT                                      0x18
#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_CLK_STOP_PWR_DN_EN_BMSK                         0x100000
#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_CLK_STOP_PWR_DN_EN_SHFT                             0x14
#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_CLK_ON_EN_BMSK                                   0x10000
#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_CLK_ON_EN_SHFT                                      0x10
#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_CLK_ON_IDLE_CNT_BMSK                              0xfff0
#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_CLK_ON_IDLE_CNT_SHFT                                 0x4
#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_PCHG_PD_DLL_BMSK                                     0x1
#define HWIO_BIMC_S_DDR1_DPE_PWR_CTRL_0_PCHG_PD_DLL_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_ADDR                                          (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000078)
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_RMSK                                             0x11111
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_ADDR, HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_IN)
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_RD_INT_BST_BMSK                                  0x10000
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_RD_INT_BST_SHFT                                     0x10
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_WR_INT_BST_BMSK                                   0x1000
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_WR_INT_BST_SHFT                                      0xc
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_RD_INT_RD_BMSK                                     0x100
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_RD_INT_RD_SHFT                                       0x8
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_WR_INT_WR_BMSK                                      0x10
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_WR_INT_WR_SHFT                                       0x4
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_SPLIT_LONG_WR_BMSK                                   0x1
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_0_SPLIT_LONG_WR_SHFT                                   0x0

#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_ADDR                                          (BIMC_S_DDR1_DPE_REG_BASE      + 0x0000007c)
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_RMSK                                           0x3ff1fff
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_ADDR, HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_IN)
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_DDR_EFF_OPT_TIMER_BMSK                         0x3ff0000
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_DDR_EFF_OPT_TIMER_SHFT                              0x10
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_PG_MGMT_BMSK                                      0x1000
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_PG_MGMT_SHFT                                         0xc
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_PG_OPEN_TIMER_BMSK                                 0xfff
#define HWIO_BIMC_S_DDR1_DPE_OPT_CTRL_1_PG_OPEN_TIMER_SHFT                                   0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_ADDR                                       (BIMC_S_DDR1_DPE_REG_BASE      + 0x0000008c)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RMSK                                        0x3333333
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_1_SR_BMSK                              0x2000000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_1_SR_SHFT                                   0x19
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_0_SR_BMSK                              0x1000000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_0_SR_SHFT                                   0x18
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_1_DPD_BMSK                              0x200000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_1_DPD_SHFT                                  0x15
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_0_DPD_BMSK                              0x100000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_0_DPD_SHFT                                  0x14
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_1_DERATE_BMSK                            0x20000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_1_DERATE_SHFT                               0x11
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_0_DERATE_BMSK                            0x10000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_0_DERATE_SHFT                               0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_1_TEMP_OOR_BMSK                           0x2000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_1_TEMP_OOR_SHFT                              0xd
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_0_TEMP_OOR_BMSK                           0x1000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_0_TEMP_OOR_SHFT                              0xc
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_1_CSPD_BMSK                                0x200
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_1_CSPD_SHFT                                  0x9
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_0_CSPD_BMSK                                0x100
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_0_CSPD_SHFT                                  0x8
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_1_PWR_DN_BMSK                               0x20
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_1_PWR_DN_SHFT                                0x5
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_0_PWR_DN_BMSK                               0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_0_PWR_DN_SHFT                                0x4
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_1_BUSY_BMSK                                  0x2
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_1_BUSY_SHFT                                  0x1
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_0_BUSY_BMSK                                  0x1
#define HWIO_BIMC_S_DDR1_DPE_DRAM_STATUS_0_RANK_0_BUSY_SHFT                                  0x0

#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_0_ADDR                                       (BIMC_S_DDR1_DPE_REG_BASE      + 0x0000009c)
#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_0_RMSK                                             0xff
#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_0_ADDR, HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_0_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_0_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_0_RD_FIFO_BYTE_EMPTY_BMSK                          0xff
#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_0_RD_FIFO_BYTE_EMPTY_SHFT                           0x0

#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_1_ADDR                                       (BIMC_S_DDR1_DPE_REG_BASE      + 0x000000a0)
#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_1_RMSK                                              0x1
#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_1_ADDR, HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_1_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_1_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_1_CYC_CALC_VALID_BMSK                               0x1
#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_1_CYC_CALC_VALID_SHFT                               0x0

#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_2_ADDR                                       (BIMC_S_DDR1_DPE_REG_BASE      + 0x000000a4)
#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_2_RMSK                                              0x1
#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_2_ADDR, HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_2_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_2_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_2_SHADOW_REGS_STALE_BMSK                            0x1
#define HWIO_BIMC_S_DDR1_DPE_MEMC_STATUS_2_SHADOW_REGS_STALE_SHFT                            0x0

#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_ENABLE_ADDR                                    (BIMC_S_DDR1_DPE_REG_BASE      + 0x000000b4)
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_ENABLE_RMSK                                          0x77
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_ENABLE_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_INTERRUPT_ENABLE_ADDR, HWIO_BIMC_S_DDR1_DPE_INTERRUPT_ENABLE_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_ENABLE_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_INTERRUPT_ENABLE_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_ENABLE_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_INTERRUPT_ENABLE_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_INTERRUPT_ENABLE_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_INTERRUPT_ENABLE_IN)
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_BMSK                       0x70
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_ENABLE_LOW_TEMP_THRESHOLD_SHFT                        0x4
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_BMSK                       0x7
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_ENABLE_HIGH_TEMP_THRESHOLD_SHFT                       0x0

#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_ADDR                                    (BIMC_S_DDR1_DPE_REG_BASE      + 0x000000b8)
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_RMSK                                      0x77000f
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_ADDR, HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_BMSK                      0x700000
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_RANK1_TEMP_INFO_SHFT                          0x14
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_BMSK                       0x70000
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_RANK0_TEMP_INFO_SHFT                          0x10
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_RANK1_LOW_TEMP_BMSK                            0x8
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_RANK1_LOW_TEMP_SHFT                            0x3
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_RANK1_HIGH_TEMP_BMSK                           0x4
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_RANK1_HIGH_TEMP_SHFT                           0x2
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_RANK0_LOW_TEMP_BMSK                            0x2
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_RANK0_LOW_TEMP_SHFT                            0x1
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_RANK0_HIGH_TEMP_BMSK                           0x1
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_STATUS_RANK0_HIGH_TEMP_SHFT                           0x0

#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_CLR_ADDR                                       (BIMC_S_DDR1_DPE_REG_BASE      + 0x000000bc)
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_CLR_RMSK                                              0xf
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_CLR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_INTERRUPT_CLR_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_CLR_RANK1_LOW_TEMP_BMSK                               0x8
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_CLR_RANK1_LOW_TEMP_SHFT                               0x3
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_CLR_RANK1_HIGH_TEMP_BMSK                              0x4
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_CLR_RANK1_HIGH_TEMP_SHFT                              0x2
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_CLR_RANK0_LOW_TEMP_BMSK                               0x2
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_CLR_RANK0_LOW_TEMP_SHFT                               0x1
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_CLR_RANK0_HIGH_TEMP_BMSK                              0x1
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_CLR_RANK0_HIGH_TEMP_SHFT                              0x0

#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_SET_ADDR                                       (BIMC_S_DDR1_DPE_REG_BASE      + 0x000000c0)
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_SET_RMSK                                              0xf
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_SET_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_INTERRUPT_SET_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_SET_RANK1_LOW_TEMP_BMSK                               0x8
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_SET_RANK1_LOW_TEMP_SHFT                               0x3
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_SET_RANK1_HIGH_TEMP_BMSK                              0x4
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_SET_RANK1_HIGH_TEMP_SHFT                              0x2
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_SET_RANK0_LOW_TEMP_BMSK                               0x2
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_SET_RANK0_LOW_TEMP_SHFT                               0x1
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_SET_RANK0_HIGH_TEMP_BMSK                              0x1
#define HWIO_BIMC_S_DDR1_DPE_INTERRUPT_SET_RANK0_HIGH_TEMP_SHFT                              0x0

#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_ADDR                                      (BIMC_S_DDR1_DPE_REG_BASE      + 0x000000d0)
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_RMSK                                      0xffffffff
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_ADDR, HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_IN)
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_CYCLES_PRI0_BMSK                          0xff000000
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_CYCLES_PRI0_SHFT                                0x18
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_CYCLES_PRI1_BMSK                            0xff0000
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_CYCLES_PRI1_SHFT                                0x10
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_CYCLES_PRI2_BMSK                              0xff00
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_CYCLES_PRI2_SHFT                                 0x8
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_CYCLES_PRI3_BMSK                                0xff
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_RD_CYCLES_PRI3_SHFT                                 0x0

#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_ADDR                                      (BIMC_S_DDR1_DPE_REG_BASE      + 0x000000d4)
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_RMSK                                      0xffffffff
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_ADDR, HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_IN)
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_CYCLES_PRI0_BMSK                          0xff000000
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_CYCLES_PRI0_SHFT                                0x18
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_CYCLES_PRI1_BMSK                            0xff0000
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_CYCLES_PRI1_SHFT                                0x10
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_CYCLES_PRI2_BMSK                              0xff00
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_CYCLES_PRI2_SHFT                                 0x8
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_CYCLES_PRI3_BMSK                                0xff
#define HWIO_BIMC_S_DDR1_DPE_ELEVATE_PRI_WR_CYCLES_PRI3_SHFT                                 0x0

#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_ADDR                                             (BIMC_S_DDR1_DPE_REG_BASE      + 0x000000e4)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_RMSK                                             0xffffffff
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_TIMER_0_ADDR, HWIO_BIMC_S_DDR1_DPE_TIMER_0_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_TIMER_0_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_TIMER_0_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_TIMER_0_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_TIMER_0_IN)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_WTR_DIFF_RANK_BMSK                               0xf0000000
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_WTR_DIFF_RANK_SHFT                                     0x1c
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_RTW_DIFF_RANK_BMSK                                0xf000000
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_RTW_DIFF_RANK_SHFT                                     0x18
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_RTR_DIFF_RANK_BMSK                                 0xf00000
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_RTR_DIFF_RANK_SHFT                                     0x14
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_WTW_DIFF_RANK_BMSK                                  0xf0000
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_WTW_DIFF_RANK_SHFT                                     0x10
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_RTW_SAME_RANK_ADD_DLY_BMSK                           0xf000
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_RTW_SAME_RANK_ADD_DLY_SHFT                              0xc
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_WTR_SAME_RANK_ADD_DLY_BMSK                            0xf00
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_WTR_SAME_RANK_ADD_DLY_SHFT                              0x8
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_RTR_SAME_RANK_ADD_DLY_BMSK                             0xf0
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_RTR_SAME_RANK_ADD_DLY_SHFT                              0x4
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_WTW_SAME_RANK_ADD_DLY_BMSK                              0xf
#define HWIO_BIMC_S_DDR1_DPE_TIMER_0_WTW_SAME_RANK_ADD_DLY_SHFT                              0x0

#define HWIO_BIMC_S_DDR1_DPE_TIMER_1_ADDR                                             (BIMC_S_DDR1_DPE_REG_BASE      + 0x000000e8)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_1_RMSK                                                 0x31ff
#define HWIO_BIMC_S_DDR1_DPE_TIMER_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_TIMER_1_ADDR, HWIO_BIMC_S_DDR1_DPE_TIMER_1_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_TIMER_1_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_TIMER_1_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_TIMER_1_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_TIMER_1_IN)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_1_DERATE_OFFSET_BMSK                                   0x3000
#define HWIO_BIMC_S_DDR1_DPE_TIMER_1_DERATE_OFFSET_SHFT                                      0xc
#define HWIO_BIMC_S_DDR1_DPE_TIMER_1_TDQSS_BMSK                                            0x100
#define HWIO_BIMC_S_DDR1_DPE_TIMER_1_TDQSS_SHFT                                              0x8
#define HWIO_BIMC_S_DDR1_DPE_TIMER_1_IDLE_PWR_DN_CNT_BMSK                                   0xff
#define HWIO_BIMC_S_DDR1_DPE_TIMER_1_IDLE_PWR_DN_CNT_SHFT                                    0x0

#define HWIO_BIMC_S_DDR1_DPE_TIMER_2_ADDR                                             (BIMC_S_DDR1_DPE_REG_BASE      + 0x000000ec)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_2_RMSK                                                   0xf7
#define HWIO_BIMC_S_DDR1_DPE_TIMER_2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_TIMER_2_ADDR, HWIO_BIMC_S_DDR1_DPE_TIMER_2_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_TIMER_2_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_2_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_TIMER_2_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_TIMER_2_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_TIMER_2_IN)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_2_TMRW_BMSK                                              0xf0
#define HWIO_BIMC_S_DDR1_DPE_TIMER_2_TMRW_SHFT                                               0x4
#define HWIO_BIMC_S_DDR1_DPE_TIMER_2_TMRR_BMSK                                               0x7
#define HWIO_BIMC_S_DDR1_DPE_TIMER_2_TMRR_SHFT                                               0x0

#define HWIO_BIMC_S_DDR1_DPE_TIMER_3_ADDR                                             (BIMC_S_DDR1_DPE_REG_BASE      + 0x000000f0)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_3_RMSK                                                  0xf37
#define HWIO_BIMC_S_DDR1_DPE_TIMER_3_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_TIMER_3_ADDR, HWIO_BIMC_S_DDR1_DPE_TIMER_3_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_3_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_TIMER_3_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_3_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_TIMER_3_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_TIMER_3_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_TIMER_3_IN)
#define HWIO_BIMC_S_DDR1_DPE_TIMER_3_BANK_AVAIL_OFFSET_BMSK                                0xf00
#define HWIO_BIMC_S_DDR1_DPE_TIMER_3_BANK_AVAIL_OFFSET_SHFT                                  0x8
#define HWIO_BIMC_S_DDR1_DPE_TIMER_3_CLK_CYC_BEFORE_PD_EXIT_BMSK                            0x30
#define HWIO_BIMC_S_DDR1_DPE_TIMER_3_CLK_CYC_BEFORE_PD_EXIT_SHFT                             0x4
#define HWIO_BIMC_S_DDR1_DPE_TIMER_3_CLK_CYC_AFTER_PD_ENTRY_BMSK                             0x7
#define HWIO_BIMC_S_DDR1_DPE_TIMER_3_CLK_CYC_AFTER_PD_ENTRY_SHFT                             0x0

#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR                            (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000114)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_0_RMSK                             0xff0ffff
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR, HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_0_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_0_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_0_IN)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_ADDR_BMSK                      0xff00000
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_ADDR_SHFT                           0x14
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_DATA_BMSK                         0xffff
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_0_W_DATA_SHFT                            0x0

#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR                            (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000118)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_1_RMSK                             0xff0ffff
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR, HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_1_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_1_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_1_IN)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_ADDR_BMSK                      0xff00000
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_ADDR_SHFT                           0x14
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_DATA_BMSK                         0xffff
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_1_W_DATA_SHFT                            0x0

#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR                            (BIMC_S_DDR1_DPE_REG_BASE      + 0x0000011c)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_2_RMSK                             0xff0ffff
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR, HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_2_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_2_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_2_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_2_IN)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_ADDR_BMSK                      0xff00000
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_ADDR_SHFT                           0x14
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_DATA_BMSK                         0xffff
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_2_W_DATA_SHFT                            0x0

#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR                            (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000120)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_3_RMSK                             0xff0ffff
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_3_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR, HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_3_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_3_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_3_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_3_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_3_IN)
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_ADDR_BMSK                      0xff00000
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_ADDR_SHFT                           0x14
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_DATA_BMSK                         0xffff
#define HWIO_BIMC_S_DDR1_DPE_MRW_BEFORE_FREQ_SWITCH_3_W_DATA_SHFT                            0x0

#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR                             (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000124)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_0_RMSK                              0xff0ffff
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR, HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_0_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_0_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_0_IN)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_0_W_ADDR_BMSK                       0xff00000
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_0_W_ADDR_SHFT                            0x14
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_0_W_DATA_BMSK                          0xffff
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_0_W_DATA_SHFT                             0x0

#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR                             (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000128)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_1_RMSK                              0xff0ffff
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR, HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_1_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_1_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_1_IN)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_1_W_ADDR_BMSK                       0xff00000
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_1_W_ADDR_SHFT                            0x14
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_1_W_DATA_BMSK                          0xffff
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_1_W_DATA_SHFT                             0x0

#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR                             (BIMC_S_DDR1_DPE_REG_BASE      + 0x0000012c)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_2_RMSK                              0xff0ffff
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR, HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_2_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_2_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_2_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_2_IN)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_2_W_ADDR_BMSK                       0xff00000
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_2_W_ADDR_SHFT                            0x14
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_2_W_DATA_BMSK                          0xffff
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_2_W_DATA_SHFT                             0x0

#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR                             (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000130)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_3_RMSK                              0xff0ffff
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_3_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR, HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_3_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_3_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_3_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_3_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_3_IN)
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_3_W_ADDR_BMSK                       0xff00000
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_3_W_ADDR_SHFT                            0x14
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_3_W_DATA_BMSK                          0xffff
#define HWIO_BIMC_S_DDR1_DPE_MRW_AFTER_FREQ_SWITCH_3_W_DATA_SHFT                             0x0

#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_ADDR                                     (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000134)
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_RMSK                                        0xf000f
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_ADDR, HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_IN)
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_BEFORE_3_BMSK                               0x80000
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_BEFORE_3_SHFT                                  0x13
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_BEFORE_2_BMSK                               0x40000
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_BEFORE_2_SHFT                                  0x12
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_BEFORE_1_BMSK                               0x20000
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_BEFORE_1_SHFT                                  0x11
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_BEFORE_0_BMSK                               0x10000
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_BEFORE_0_SHFT                                  0x10
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_AFTER_3_BMSK                                    0x8
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_AFTER_3_SHFT                                    0x3
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_AFTER_2_BMSK                                    0x4
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_AFTER_2_SHFT                                    0x2
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_AFTER_1_BMSK                                    0x2
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_AFTER_1_SHFT                                    0x1
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_AFTER_0_BMSK                                    0x1
#define HWIO_BIMC_S_DDR1_DPE_MRW_FREQ_SWITCH_AFTER_0_SHFT                                    0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_ADDR                                       (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000144)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_RMSK                                           0xf3ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_TRASMIN_MIN_CYC_BMSK                           0xf000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_TRASMIN_MIN_CYC_SHFT                              0xc
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_TRASMIN_BMSK                                    0x3ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_TRASMIN_SHFT                                      0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_ADDR                                       (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000148)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_RMSK                                       0xf0fff1ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_TWR_MIN_CYC_BMSK                           0xf0000000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_TWR_MIN_CYC_SHFT                                 0x1c
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_TWR_BMSK                                     0xff0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_TWR_SHFT                                         0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_TRCD_MIN_CYC_BMSK                              0xf000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_TRCD_MIN_CYC_SHFT                                 0xc
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_TRCD_BMSK                                       0x1ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_TRCD_SHFT                                         0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_ADDR                                       (BIMC_S_DDR1_DPE_REG_BASE      + 0x0000014c)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_RMSK                                       0xf07ff0ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_TWTR_MIN_CYC_BMSK                          0xf0000000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_TWTR_MIN_CYC_SHFT                                0x1c
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_TWTR_BMSK                                    0x7f0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_TWTR_SHFT                                        0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_TRRD_MIN_CYC_BMSK                              0xf000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_TRRD_MIN_CYC_SHFT                                 0xc
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_TRRD_BMSK                                        0xff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_TRRD_SHFT                                         0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_ADDR                                       (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000150)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_RMSK                                       0xffffffff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_TRFCAB_MIN_CYC_BMSK                        0xf0000000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_TRFCAB_MIN_CYC_SHFT                              0x1c
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_TRFCAB_BMSK                                 0xfff0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_TRFCAB_SHFT                                      0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_TRFCPB_MIN_CYC_BMSK                            0xf000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_TRFCPB_MIN_CYC_SHFT                               0xc
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_TRFCPB_BMSK                                     0xfff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_TRFCPB_SHFT                                       0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_ADDR                                       (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000154)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_RMSK                                           0xf07f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_TRTP_MIN_CYC_BMSK                              0xf000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_TRTP_MIN_CYC_SHFT                                 0xc
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_TRTP_BMSK                                        0x7f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_TRTP_SHFT                                         0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_ADDR                                       (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000158)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_RMSK                                       0xf1fff1ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_TRPAB_MIN_CYC_BMSK                         0xf0000000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_TRPAB_MIN_CYC_SHFT                               0x1c
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_TRPAB_BMSK                                  0x1ff0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_TRPAB_SHFT                                       0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_TRPPB_MIN_CYC_BMSK                             0xf000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_TRPPB_MIN_CYC_SHFT                                0xc
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_TRPPB_BMSK                                      0x1ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_TRPPB_SHFT                                        0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_ADDR                                       (BIMC_S_DDR1_DPE_REG_BASE      + 0x0000015c)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_RMSK                                       0xf3fff0ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_TFAW_MIN_CYC_BMSK                          0xf0000000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_TFAW_MIN_CYC_SHFT                                0x1c
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_TFAW_BMSK                                   0x3ff0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_TFAW_SHFT                                        0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_TCKE_MIN_CYC_BMSK                              0xf000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_TCKE_MIN_CYC_SHFT                                 0xc
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_TCKE_BMSK                                        0xff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_TCKE_SHFT                                         0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_ADDR                                       (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000160)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_RMSK                                         0x7f07ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_TZQCS_MIN_CYC_BMSK                           0x7f0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_TZQCS_MIN_CYC_SHFT                               0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_TZQCS_BMSK                                      0x7ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_TZQCS_SHFT                                        0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_ADDR                                       (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000164)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_RMSK                                           0xf7ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_TMOD_MIN_CYC_BMSK                              0xf000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_TMOD_MIN_CYC_SHFT                                 0xc
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_TMOD_BMSK                                       0x7ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_TMOD_SHFT                                         0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_ADDR                                       (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000168)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_RMSK                                           0xf0ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_MIN_SR_DURATION_MIN_CYC_BMSK                   0xf000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_MIN_SR_DURATION_MIN_CYC_SHFT                      0xc
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_MIN_SR_DURATION_BMSK                             0xff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_MIN_SR_DURATION_SHFT                              0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_ADDR                                      (BIMC_S_DDR1_DPE_REG_BASE      + 0x0000016c)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_RMSK                                      0xffffffff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_TXSRD_MIN_CYC_BMSK                        0xf0000000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_TXSRD_MIN_CYC_SHFT                              0x1c
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_TXSRD_BMSK                                 0xfff0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_TXSRD_SHFT                                      0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_TXSNR_MIN_CYC_BMSK                            0xf000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_TXSNR_MIN_CYC_SHFT                               0xc
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_TXSNR_BMSK                                     0xfff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_TXSNR_SHFT                                       0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_ADDR                                      (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000170)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_RMSK                                      0xf0fff1ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_TXPNR_ACT_PWR_DN_MIN_CYC_BMSK             0xf0000000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_TXPNR_ACT_PWR_DN_MIN_CYC_SHFT                   0x1c
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_TXPNR_ACT_PWR_DN_BMSK                       0xff0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_TXPNR_ACT_PWR_DN_SHFT                           0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_TXPR_ACT_PWR_DN_MIN_CYC_BMSK                  0xf000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_TXPR_ACT_PWR_DN_MIN_CYC_SHFT                     0xc
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_TXPR_ACT_PWR_DN_BMSK                           0x1ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_TXPR_ACT_PWR_DN_SHFT                             0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_ADDR                                      (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000174)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_RMSK                                      0xf0fff1ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_TXPNR_PCHG_PWR_DN_MIN_CYC_BMSK            0xf0000000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_TXPNR_PCHG_PWR_DN_MIN_CYC_SHFT                  0x1c
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_TXPNR_PCHG_PWR_DN_BMSK                      0xff0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_TXPNR_PCHG_PWR_DN_SHFT                          0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_TXPR_PCHG_PWR_DN_MIN_CYC_BMSK                 0xf000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_TXPR_PCHG_PWR_DN_MIN_CYC_SHFT                    0xc
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_TXPR_PCHG_PWR_DN_BMSK                          0x1ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_TXPR_PCHG_PWR_DN_SHFT                            0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_ADDR                                      (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000178)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_RMSK                                      0xf07ff1ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_CLK_AFTER_SR_ENTRY_MIN_CYC_BMSK           0xf0000000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_CLK_AFTER_SR_ENTRY_MIN_CYC_SHFT                 0x1c
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_CLK_AFTER_SR_ENTRY_BMSK                     0x7f0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_CLK_AFTER_SR_ENTRY_SHFT                         0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_MIN_CYC_BMSK               0xf000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_MIN_CYC_SHFT                  0xc
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_BMSK                        0x1ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_CLK_BEFORE_SR_EXIT_SHFT                          0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_ADDR                                      (BIMC_S_DDR1_DPE_REG_BASE      + 0x0000017c)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_RMSK                                      0xf0fff0ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_IE_WINDOW_START_ADD_CYCLES_BMSK           0xf0000000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_IE_WINDOW_START_ADD_CYCLES_SHFT                 0x1c
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_IE_WINDOW_START_BMSK                        0xff0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_IE_WINDOW_START_SHFT                            0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_IE_WINDOW_END_ADD_CYCLES_BMSK                 0xf000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_IE_WINDOW_END_ADD_CYCLES_SHFT                    0xc
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_IE_WINDOW_END_BMSK                              0xff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_IE_WINDOW_END_SHFT                               0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_ADDR                                      (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000180)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_RMSK                                      0xf0fff0ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_RD_CAPTURE_START_ADD_CYCLES_BMSK          0xf0000000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_RD_CAPTURE_START_ADD_CYCLES_SHFT                0x1c
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_RD_CAPTURE_START_BMSK                       0xff0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_RD_CAPTURE_START_SHFT                           0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_RD_CAPTURE_END_ADD_CYCLES_BMSK                0xf000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_RD_CAPTURE_END_ADD_CYCLES_SHFT                   0xc
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_RD_CAPTURE_END_BMSK                             0xff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_RD_CAPTURE_END_SHFT                              0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ADDR                                      (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000184)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_RMSK                                        0x1f3f3f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_PAD_MODE_BMSK                               0x100000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_PAD_MODE_SHFT                                   0x14
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_TCCD_BMSK                                    0xf0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_TCCD_SHFT                                       0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_RD_LATENCY_BMSK                               0x3f00
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_RD_LATENCY_SHFT                                  0x8
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_WR_LATENCY_BMSK                                 0x3f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_WR_LATENCY_SHFT                                  0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_ADDR                                      (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000188)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_RMSK                                       0x3ff0fff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_IN)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_TZQCL_MIN_CYC_BMSK                         0x3ff0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_TZQCL_MIN_CYC_SHFT                              0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_TZQCL_BMSK                                     0xfff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_TZQCL_SHFT                                       0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_ACT_ADDR                                   (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001a4)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_ACT_RMSK                                         0x7f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_ACT_TRASMIN_BMSK                                 0x7f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_0_ACT_TRASMIN_SHFT                                  0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_ACT_ADDR                                   (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001a8)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_ACT_RMSK                                     0x1f003f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_ACT_TWR_BMSK                                 0x1f0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_ACT_TWR_SHFT                                     0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_ACT_TRCD_BMSK                                    0x3f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_1_ACT_TRCD_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_ACT_ADDR                                   (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001ac)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_ACT_RMSK                                      0xf001f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_ACT_TWTR_BMSK                                 0xf0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_ACT_TWTR_SHFT                                    0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_ACT_TRRD_BMSK                                    0x1f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_2_ACT_TRRD_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_ACT_ADDR                                   (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001b0)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_ACT_RMSK                                    0x1ff01ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_ACT_TRFCAB_BMSK                             0x1ff0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_ACT_TRFCAB_SHFT                                  0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_ACT_TRFCPB_BMSK                                 0x1ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_3_ACT_TRFCPB_SHFT                                   0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_ACT_ADDR                                   (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001b4)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_ACT_RMSK                                          0xf
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_ACT_TRTP_BMSK                                     0xf
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_4_ACT_TRTP_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_ACT_ADDR                                   (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001b8)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_ACT_RMSK                                     0x3f003f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_ACT_TRPAB_BMSK                               0x3f0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_ACT_TRPAB_SHFT                                   0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_ACT_TRPPB_BMSK                                   0x3f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_5_ACT_TRPPB_SHFT                                    0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_ACT_ADDR                                   (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001bc)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_ACT_RMSK                                     0x7f001f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_ACT_TFAW_BMSK                                0x7f0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_ACT_TFAW_SHFT                                    0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_ACT_TCKE_BMSK                                    0x1f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_6_ACT_TCKE_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_ACT_ADDR                                   (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001c0)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_ACT_RMSK                                         0xff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_ACT_TZQCS_BMSK                                   0xff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_7_ACT_TZQCS_SHFT                                    0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_ACT_ADDR                                   (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001c4)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_ACT_RMSK                                         0xff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_ACT_TMOD_BMSK                                    0xff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_8_ACT_TMOD_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_ACT_ADDR                                   (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001c8)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_ACT_RMSK                                         0x1f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_ACT_MIN_SR_DURATION_BMSK                         0x1f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_9_ACT_MIN_SR_DURATION_SHFT                          0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_ACT_ADDR                                  (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001cc)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_ACT_RMSK                                   0x1ff01ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_ACT_TXSRD_BMSK                             0x1ff0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_ACT_TXSRD_SHFT                                  0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_ACT_TXSNR_BMSK                                 0x1ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_10_ACT_TXSNR_SHFT                                   0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_ACT_ADDR                                  (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001d0)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_ACT_RMSK                                    0x1f003f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_ACT_TXPNR_ACT_PWR_DN_BMSK                   0x1f0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_ACT_TXPNR_ACT_PWR_DN_SHFT                       0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_ACT_TXPR_ACT_PWR_DN_BMSK                        0x3f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_11_ACT_TXPR_ACT_PWR_DN_SHFT                         0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_ACT_ADDR                                  (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001d4)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_ACT_RMSK                                    0x1f003f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_ACT_TXPNR_PCHG_PWR_DN_BMSK                  0x1f0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_ACT_TXPNR_PCHG_PWR_DN_SHFT                      0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_ACT_TXPR_PCHG_PWR_DN_BMSK                       0x3f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_12_ACT_TXPR_PCHG_PWR_DN_SHFT                        0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_ACT_ADDR                                  (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001d8)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_ACT_RMSK                                    0x1f003f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_ACT_CLK_AFTER_SR_ENTRY_BMSK                 0x1f0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_ACT_CLK_AFTER_SR_ENTRY_SHFT                     0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_ACT_CLK_BEFORE_SR_EXIT_BMSK                     0x3f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_13_ACT_CLK_BEFORE_SR_EXIT_SHFT                      0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_ACT_ADDR                                  (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001dc)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_ACT_RMSK                                    0x3f003f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_ACT_IE_WINDOW_START_BMSK                    0x3f0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_ACT_IE_WINDOW_START_SHFT                        0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_ACT_IE_WINDOW_END_BMSK                          0x3f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_14_ACT_IE_WINDOW_END_SHFT                           0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_ACT_ADDR                                  (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001e0)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_ACT_RMSK                                    0x3f003f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_ACT_RD_CAPTURE_START_BMSK                   0x3f0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_ACT_RD_CAPTURE_START_SHFT                       0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_ACT_RD_CAPTURE_END_BMSK                         0x3f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_15_ACT_RD_CAPTURE_END_SHFT                          0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ACT_ADDR                                  (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001e4)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ACT_RMSK                                    0x1f3f3f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ACT_PAD_MODE_BMSK                           0x100000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ACT_PAD_MODE_SHFT                               0x14
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ACT_TCCD_BMSK                                0xf0000
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ACT_TCCD_SHFT                                   0x10
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ACT_RD_LATENCY_BMSK                           0x3f00
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ACT_RD_LATENCY_SHFT                              0x8
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ACT_WR_LATENCY_BMSK                             0x3f
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_16_ACT_WR_LATENCY_SHFT                              0x0

#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_ACT_ADDR                                  (BIMC_S_DDR1_DPE_REG_BASE      + 0x000001e8)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_ACT_RMSK                                       0x3ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_ACT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_ACT_ADDR, HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_ACT_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_ACT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_ACT_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_ACT_TZQCL_BMSK                                 0x3ff
#define HWIO_BIMC_S_DDR1_DPE_DRAM_TIMING_17_ACT_TZQCL_SHFT                                   0x0

#define HWIO_BIMC_S_DDR1_DPE_TESTBUS_CTRL_ADDR                                        (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000204)
#define HWIO_BIMC_S_DDR1_DPE_TESTBUS_CTRL_RMSK                                             0x1f1
#define HWIO_BIMC_S_DDR1_DPE_TESTBUS_CTRL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_TESTBUS_CTRL_ADDR, HWIO_BIMC_S_DDR1_DPE_TESTBUS_CTRL_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_TESTBUS_CTRL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_TESTBUS_CTRL_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_TESTBUS_CTRL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_TESTBUS_CTRL_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_TESTBUS_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_TESTBUS_CTRL_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_TESTBUS_CTRL_IN)
#define HWIO_BIMC_S_DDR1_DPE_TESTBUS_CTRL_TESTBUS_SEL_BMSK                                 0x1f0
#define HWIO_BIMC_S_DDR1_DPE_TESTBUS_CTRL_TESTBUS_SEL_SHFT                                   0x4
#define HWIO_BIMC_S_DDR1_DPE_TESTBUS_CTRL_TESTBUS_EN_BMSK                                    0x1
#define HWIO_BIMC_S_DDR1_DPE_TESTBUS_CTRL_TESTBUS_EN_SHFT                                    0x0

#define HWIO_BIMC_S_DDR1_DPE_SPARE_REG_ADDR                                           (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000214)
#define HWIO_BIMC_S_DDR1_DPE_SPARE_REG_RMSK                                           0xffffffff
#define HWIO_BIMC_S_DDR1_DPE_SPARE_REG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_SPARE_REG_ADDR, HWIO_BIMC_S_DDR1_DPE_SPARE_REG_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_SPARE_REG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_SPARE_REG_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_SPARE_REG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_SPARE_REG_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_SPARE_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_SPARE_REG_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_SPARE_REG_IN)
#define HWIO_BIMC_S_DDR1_DPE_SPARE_REG_SPARE_REGS_BMSK                                0xffffffff
#define HWIO_BIMC_S_DDR1_DPE_SPARE_REG_SPARE_REGS_SHFT                                       0x0

#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_ADDR                                            (BIMC_S_DDR1_DPE_REG_BASE      + 0x000002fc)
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_RMSK                                               0x1ffff
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_ADDR, HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_IN)
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_BANKTIMERS_BMSK                                    0x10000
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_BANKTIMERS_SHFT                                       0x10
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_COL_TIMERS_BMSK                                     0x8000
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_COL_TIMERS_SHFT                                        0xf
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_CQ_BMSK                                             0x4000
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_CQ_SHFT                                                0xe
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_CSR_ACCESS_BMSK                                     0x2000
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_CSR_ACCESS_SHFT                                        0xd
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_LOAD_TIMING_BMSK                                    0x1000
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_LOAD_TIMING_SHFT                                       0xc
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_MEMCAS_CMD_BMSK                                      0x800
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_MEMCAS_CMD_SHFT                                        0xb
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_NDX_FIFO_BMSK                                        0x400
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_NDX_FIFO_SHFT                                          0xa
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_OPT_BMSK                                             0x200
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_OPT_SHFT                                               0x9
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_PAGE_IDLE_TIMER_BMSK                                 0x100
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_PAGE_IDLE_TIMER_SHFT                                   0x8
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_PWR_MGMT_BMSK                                         0x80
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_PWR_MGMT_SHFT                                          0x7
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_RANKTIMERS_BMSK                                       0x40
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_RANKTIMERS_SHFT                                        0x6
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_RDATA_BMSK                                            0x20
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_RDATA_SHFT                                             0x5
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_RECALC_TCYC_BMSK                                      0x10
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_RECALC_TCYC_SHFT                                       0x4
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_SHKECS_BMSK                                            0x8
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_SHKECS_SHFT                                            0x3
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_WR_BUFFER_BMSK                                         0x4
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_WR_BUFFER_SHFT                                         0x2
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_WR_CTRL_BMSK                                           0x2
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_WR_CTRL_SHFT                                           0x1
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_WRDATA_MGMT_BMSK                                       0x1
#define HWIO_BIMC_S_DDR1_DPE_CGC_CTRL_WRDATA_MGMT_SHFT                                       0x0

#define HWIO_BIMC_S_DDR1_DPE_PMON_EN_ADDR                                             (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000300)
#define HWIO_BIMC_S_DDR1_DPE_PMON_EN_RMSK                                                    0x3
#define HWIO_BIMC_S_DDR1_DPE_PMON_EN_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_EN_ADDR, HWIO_BIMC_S_DDR1_DPE_PMON_EN_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_PMON_EN_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_EN_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_PMON_EN_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_PMON_EN_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_PMON_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_PMON_EN_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_PMON_EN_IN)
#define HWIO_BIMC_S_DDR1_DPE_PMON_EN_CLK_REQ_BMSK                                            0x2
#define HWIO_BIMC_S_DDR1_DPE_PMON_EN_CLK_REQ_SHFT                                            0x1
#define HWIO_BIMC_S_DDR1_DPE_PMON_EN_ENABLE_BMSK                                             0x1
#define HWIO_BIMC_S_DDR1_DPE_PMON_EN_ENABLE_SHFT                                             0x0

#define HWIO_BIMC_S_DDR1_DPE_PMON_CFG_ADDR                                            (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000304)
#define HWIO_BIMC_S_DDR1_DPE_PMON_CFG_RMSK                                                   0xb
#define HWIO_BIMC_S_DDR1_DPE_PMON_CFG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_CFG_ADDR, HWIO_BIMC_S_DDR1_DPE_PMON_CFG_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_PMON_CFG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_CFG_ADDR, m)
#define HWIO_BIMC_S_DDR1_DPE_PMON_CFG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_DPE_PMON_CFG_ADDR,v)
#define HWIO_BIMC_S_DDR1_DPE_PMON_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_PMON_CFG_ADDR,m,v,HWIO_BIMC_S_DDR1_DPE_PMON_CFG_IN)
#define HWIO_BIMC_S_DDR1_DPE_PMON_CFG_HK_BUSY_BMSK                                           0x8
#define HWIO_BIMC_S_DDR1_DPE_PMON_CFG_HK_BUSY_SHFT                                           0x3
#define HWIO_BIMC_S_DDR1_DPE_PMON_CFG_OVERHEAD_BMSK                                          0x3
#define HWIO_BIMC_S_DDR1_DPE_PMON_CFG_OVERHEAD_SHFT                                          0x0

#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_ADDR(n)                                (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000310 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_RMSK                                    0xf700300
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_MAXn                                            3
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_ADDR(n), HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_INI(n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_QC_CNT_BMSK                             0xf000000
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_QC_CNT_SHFT                                  0x18
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_QC_CMP_BMSK                              0x700000
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_QC_CMP_SHFT                                  0x14
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_QC_FLTR_BMSK                                0x300
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_QUEUED_n_QC_FLTR_SHFT                                  0x8

#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_ADDR(n)                                  (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000320 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_RMSK                                      0xf731373
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_MAXn                                              3
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_ADDR(n), HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_INI(n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_QC_CNT_BMSK                               0xf000000
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_QC_CNT_SHFT                                    0x18
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_QC_CMP_BMSK                                0x700000
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_QC_CMP_SHFT                                    0x14
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_QC_AGE_BMSK                                 0x30000
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_QC_AGE_SHFT                                    0x10
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_QC_SAME_ADDR_BMSK                            0x1000
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_QC_SAME_ADDR_SHFT                               0xc
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_QC_FLTR_BMSK                                  0x300
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_QC_FLTR_SHFT                                    0x8
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_XC_PG_ACC_BMSK                                 0x70
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_XC_PG_ACC_SHFT                                  0x4
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_XC_FLTR_BMSK                                    0x3
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_EXEC_n_XC_FLTR_SHFT                                    0x0

#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_ADDR(n)                                  (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000330 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_RMSK                                        0x3fdff
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_MAXn                                              3
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_ADDR(n), HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_INI(n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_TYPE_BMSK                                   0x30000
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_TYPE_SHFT                                      0x10
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_BMSK                               0x8000
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_SHFT                                  0xf
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_POL_BMSK                           0x4000
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_POL_SHFT                              0xe
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_SEL_BMSK                           0x3000
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_ADDR_FLTR_SEL_SHFT                              0xc
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_MID_FLTR_BMSK                                 0x800
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_MID_FLTR_SHFT                                   0xb
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_MID_FLTR_POL_BMSK                             0x400
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_MID_FLTR_POL_SHFT                               0xa
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_MID_FLTR_SEL_BMSK                             0x100
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_MID_FLTR_SEL_SHFT                               0x8
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_LAT_LIM_BMSK                                   0x80
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_LAT_LIM_SHFT                                    0x7
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_LAT_LIM_POL_BMSK                               0x40
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_LAT_LIM_POL_SHFT                                0x6
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_LAT_LIM_SEL_BMSK                               0x30
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_LAT_LIM_SEL_SHFT                                0x4
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_PRI_FLTR_BMSK                                   0x8
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_PRI_FLTR_SHFT                                   0x3
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_PRI_FLTR_POL_BMSK                               0x4
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_PRI_FLTR_POL_SHFT                               0x2
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_PRI_FLTR_SEL_BMSK                               0x3
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMD_FLTR_n_PRI_FLTR_SEL_SHFT                               0x0

#define HWIO_BIMC_S_DDR1_DPE_PMON_ADDR_FLTR_n_ADDR(n)                                 (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000340 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_ADDR_FLTR_n_RMSK                                        0x30ff
#define HWIO_BIMC_S_DDR1_DPE_PMON_ADDR_FLTR_n_MAXn                                             3
#define HWIO_BIMC_S_DDR1_DPE_PMON_ADDR_FLTR_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_ADDR_FLTR_n_ADDR(n), HWIO_BIMC_S_DDR1_DPE_PMON_ADDR_FLTR_n_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_PMON_ADDR_FLTR_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_ADDR_FLTR_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_DPE_PMON_ADDR_FLTR_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_DPE_PMON_ADDR_FLTR_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_DPE_PMON_ADDR_FLTR_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_PMON_ADDR_FLTR_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_DPE_PMON_ADDR_FLTR_n_INI(n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_ADDR_FLTR_n_RANK_BMSK                                   0x3000
#define HWIO_BIMC_S_DDR1_DPE_PMON_ADDR_FLTR_n_RANK_SHFT                                      0xc
#define HWIO_BIMC_S_DDR1_DPE_PMON_ADDR_FLTR_n_BANK_BMSK                                     0xff
#define HWIO_BIMC_S_DDR1_DPE_PMON_ADDR_FLTR_n_BANK_SHFT                                      0x0

#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_ADDR(n)                                  (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000350 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_RMSK                                     0xffffffff
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_MAXn                                              1
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_ADDR(n), HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_INI(n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_BID_MASK_BMSK                            0xe0000000
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_BID_MASK_SHFT                                  0x1d
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_PID_MASK_BMSK                            0x1f000000
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_PID_MASK_SHFT                                  0x18
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_MID_MASK_BMSK                              0xff0000
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_MID_MASK_SHFT                                  0x10
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_BID_MATCH_BMSK                               0xe000
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_BID_MATCH_SHFT                                  0xd
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_PID_MATCH_BMSK                               0x1f00
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_PID_MATCH_SHFT                                  0x8
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_MID_MATCH_BMSK                                 0xff
#define HWIO_BIMC_S_DDR1_DPE_PMON_MID_FLTR_n_MID_MATCH_SHFT                                  0x0

#define HWIO_BIMC_S_DDR1_DPE_PMON_LAT_LIM_n_ADDR(n)                                   (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000360 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_LAT_LIM_n_RMSK                                          0xffff
#define HWIO_BIMC_S_DDR1_DPE_PMON_LAT_LIM_n_MAXn                                               3
#define HWIO_BIMC_S_DDR1_DPE_PMON_LAT_LIM_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_LAT_LIM_n_ADDR(n), HWIO_BIMC_S_DDR1_DPE_PMON_LAT_LIM_n_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_PMON_LAT_LIM_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_LAT_LIM_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_DPE_PMON_LAT_LIM_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_DPE_PMON_LAT_LIM_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_DPE_PMON_LAT_LIM_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_PMON_LAT_LIM_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_DPE_PMON_LAT_LIM_n_INI(n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_LAT_LIM_n_CYCLES_BMSK                                   0xffff
#define HWIO_BIMC_S_DDR1_DPE_PMON_LAT_LIM_n_CYCLES_SHFT                                      0x0

#define HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_ADDR(n)                                  (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000370 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_RMSK                                         0x31ff
#define HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_MAXn                                              3
#define HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_ADDR(n), HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_INI(n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_PRI_CMP_BMSK                                 0x3000
#define HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_PRI_CMP_SHFT                                    0xc
#define HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_PRI_CUR_BMSK                                  0x1f0
#define HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_PRI_CUR_SHFT                                    0x4
#define HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_PRI_ORIG_BMSK                                   0xf
#define HWIO_BIMC_S_DDR1_DPE_PMON_PRI_FLTR_n_PRI_ORIG_SHFT                                   0x0

#define HWIO_BIMC_S_DDR1_DPE_PMON_CMDQ_n_ADDR(n)                                      (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000380 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMDQ_n_RMSK                                               0xf7
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMDQ_n_MAXn                                                  1
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMDQ_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_CMDQ_n_ADDR(n), HWIO_BIMC_S_DDR1_DPE_PMON_CMDQ_n_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMDQ_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_CMDQ_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMDQ_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_DPE_PMON_CMDQ_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMDQ_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_PMON_CMDQ_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_DPE_PMON_CMDQ_n_INI(n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMDQ_n_CNT_BMSK                                           0xf0
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMDQ_n_CNT_SHFT                                            0x4
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMDQ_n_CMP_BMSK                                            0x7
#define HWIO_BIMC_S_DDR1_DPE_PMON_CMDQ_n_CMP_SHFT                                            0x0

#define HWIO_BIMC_S_DDR1_DPE_PMON_WRBUF_n_ADDR(n)                                     (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000388 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_WRBUF_n_RMSK                                              0xf7
#define HWIO_BIMC_S_DDR1_DPE_PMON_WRBUF_n_MAXn                                                 1
#define HWIO_BIMC_S_DDR1_DPE_PMON_WRBUF_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_WRBUF_n_ADDR(n), HWIO_BIMC_S_DDR1_DPE_PMON_WRBUF_n_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_PMON_WRBUF_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_WRBUF_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_DPE_PMON_WRBUF_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_DPE_PMON_WRBUF_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_DPE_PMON_WRBUF_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_PMON_WRBUF_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_DPE_PMON_WRBUF_n_INI(n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_WRBUF_n_CNT_BMSK                                          0xf0
#define HWIO_BIMC_S_DDR1_DPE_PMON_WRBUF_n_CNT_SHFT                                           0x4
#define HWIO_BIMC_S_DDR1_DPE_PMON_WRBUF_n_CMP_BMSK                                           0x7
#define HWIO_BIMC_S_DDR1_DPE_PMON_WRBUF_n_CMP_SHFT                                           0x0

#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_ADDR(n)                                   (BIMC_S_DDR1_DPE_REG_BASE      + 0x00000390 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_RMSK                                      0xfd07ff1f
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_MAXn                                               3
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_ADDR(n), HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_INI(n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_ADDR_FLTR_BMSK                            0x80000000
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_ADDR_FLTR_SHFT                                  0x1f
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_ADDR_FLTR_POL_BMSK                        0x40000000
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_ADDR_FLTR_POL_SHFT                              0x1e
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_ADDR_FLTR_SEL_BMSK                        0x30000000
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_ADDR_FLTR_SEL_SHFT                              0x1c
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_MID_FLTR_BMSK                              0x8000000
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_MID_FLTR_SHFT                                   0x1b
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_MID_FLTR_POL_BMSK                          0x4000000
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_MID_FLTR_POL_SHFT                               0x1a
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_MID_FLTR_SEL_BMSK                          0x1000000
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_MID_FLTR_SEL_SHFT                               0x18
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_CMD_BMSK                                     0x7ff00
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_CMD_SHFT                                         0x8
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_CMD_MOD_BMSK                                    0x1f
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_CMD_n_CMD_MOD_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_ADDR(n)                                  (BIMC_S_DDR1_DPE_REG_BASE      + 0x000003a0 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_RMSK                                           0xdf
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_MAXn                                              1
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_ADDR(n), HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_INI(n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_MID_FLTR_BMSK                                  0x80
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_MID_FLTR_SHFT                                   0x7
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_MID_FLTR_POL_BMSK                              0x40
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_MID_FLTR_POL_SHFT                               0x6
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_MID_FLTR_SEL_BMSK                              0x10
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_MID_FLTR_SEL_SHFT                               0x4
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_TYPE_BMSK                                       0xf
#define HWIO_BIMC_S_DDR1_DPE_PMON_DDR_DATA_n_TYPE_SHFT                                       0x0

#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_ADDR(n)                                (BIMC_S_DDR1_DPE_REG_BASE      + 0x000003b0 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_RMSK                                   0x31ff7fef
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_MAXn                                            3
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_ADDR(n), HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_INI(n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_RNK_BMSK                               0x30000000
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_RNK_SHFT                                     0x1c
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_RNK_MATCH_BMSK                          0x1000000
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_RNK_MATCH_SHFT                               0x18
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_ACTUAL_POL_BMSK                          0x800000
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_ACTUAL_POL_SHFT                              0x17
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_ACTUAL_BMSK                              0x7f0000
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_ACTUAL_SHFT                                  0x10
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_ALLOWED_BMSK                               0x7000
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_ALLOWED_SHFT                                  0xc
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_CMD_MATCH_BMSK                              0x800
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_CMD_MATCH_SHFT                                0xb
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_CMD_BMSK                                    0x700
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_CMD_SHFT                                      0x8
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_BNK_CMP_BMSK                                 0xe0
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_BNK_CMP_SHFT                                  0x5
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_BNK_CNT_BMSK                                  0xf
#define HWIO_BIMC_S_DDR1_DPE_PMON_RANK_STATE_n_BNK_CNT_SHFT                                  0x0

#define HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_ADDR(n)                                      (BIMC_S_DDR1_DPE_REG_BASE      + 0x000003c0 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_RMSK                                          0x3ff031f
#define HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_MAXn                                                  7
#define HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_ADDR(n), HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_RMSK)
#define HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_INI(n))
#define HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_RNK_BMSK                                      0x3000000
#define HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_RNK_SHFT                                           0x18
#define HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_REF_RATE_BMSK                                  0xff0000
#define HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_REF_RATE_SHFT                                      0x10
#define HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_CMD_FLTR_BMSK                                     0x300
#define HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_CMD_FLTR_SHFT                                       0x8
#define HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_CMD_BMSK                                           0x1f
#define HWIO_BIMC_S_DDR1_DPE_PMON_SHKE_n_CMD_SHFT                                            0x0

/*----------------------------------------------------------------------------
 * MODULE: BIMC_S_DDR1_SCMO
 *--------------------------------------------------------------------------*/

#define BIMC_S_DDR1_SCMO_REG_BASE                                                    (BIMC_BASE      + 0x00050000)

#define HWIO_BIMC_S_DDR1_SCMO_COMPONENT_INFO_ADDR                                    (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000000)
#define HWIO_BIMC_S_DDR1_SCMO_COMPONENT_INFO_RMSK                                      0xffffff
#define HWIO_BIMC_S_DDR1_SCMO_COMPONENT_INFO_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_COMPONENT_INFO_ADDR, HWIO_BIMC_S_DDR1_SCMO_COMPONENT_INFO_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_COMPONENT_INFO_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_COMPONENT_INFO_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_COMPONENT_INFO_INSTANCE_BMSK                             0xff0000
#define HWIO_BIMC_S_DDR1_SCMO_COMPONENT_INFO_INSTANCE_SHFT                                 0x10
#define HWIO_BIMC_S_DDR1_SCMO_COMPONENT_INFO_SUB_TYPE_BMSK                               0xff00
#define HWIO_BIMC_S_DDR1_SCMO_COMPONENT_INFO_SUB_TYPE_SHFT                                  0x8
#define HWIO_BIMC_S_DDR1_SCMO_COMPONENT_INFO_TYPE_BMSK                                     0xff
#define HWIO_BIMC_S_DDR1_SCMO_COMPONENT_INFO_TYPE_SHFT                                      0x0

#define HWIO_BIMC_S_DDR1_SCMO_HW_INFO_ADDR                                           (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000010)
#define HWIO_BIMC_S_DDR1_SCMO_HW_INFO_RMSK                                           0xffffffff
#define HWIO_BIMC_S_DDR1_SCMO_HW_INFO_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_HW_INFO_ADDR, HWIO_BIMC_S_DDR1_SCMO_HW_INFO_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_HW_INFO_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_HW_INFO_MAJOR_BMSK                                     0xff000000
#define HWIO_BIMC_S_DDR1_SCMO_HW_INFO_MAJOR_SHFT                                           0x18
#define HWIO_BIMC_S_DDR1_SCMO_HW_INFO_BRANCH_BMSK                                      0xff0000
#define HWIO_BIMC_S_DDR1_SCMO_HW_INFO_BRANCH_SHFT                                          0x10
#define HWIO_BIMC_S_DDR1_SCMO_HW_INFO_MINOR_BMSK                                         0xff00
#define HWIO_BIMC_S_DDR1_SCMO_HW_INFO_MINOR_SHFT                                            0x8
#define HWIO_BIMC_S_DDR1_SCMO_HW_INFO_ECO_BMSK                                             0xff
#define HWIO_BIMC_S_DDR1_SCMO_HW_INFO_ECO_SHFT                                              0x0

#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_0_ADDR                              (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000020)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_0_RMSK                              0xffffffff
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_0_ADDR, HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_0_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_0_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_0_DATA_WIDTH_BMSK                   0xffff0000
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_0_DATA_WIDTH_SHFT                         0x10
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_0_TID_WIDTH_BMSK                        0xff00
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_0_TID_WIDTH_SHFT                           0x8
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_0_MID_WIDTH_BMSK                          0xff
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_0_MID_WIDTH_SHFT                           0x0

#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_1_ADDR                              (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000030)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_1_RMSK                              0xffffffff
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_1_ADDR, HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_1_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_1_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_BMSK           0xffffffff
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_1_MPORT_CONNECTIVITY_SHFT                  0x0

#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_2_ADDR                              (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000040)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_2_RMSK                                0xff00ff
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_2_ADDR, HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_2_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_2_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_2_NUM_GLOBAL_MONS_BMSK                0xff0000
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_2_NUM_GLOBAL_MONS_SHFT                    0x10
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_2_VMID_WIDTH_BMSK                         0xff
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_2_VMID_WIDTH_SHFT                          0x0

#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_3_ADDR                              (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000050)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_3_RMSK                              0xffffffff
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_3_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_3_ADDR, HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_3_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_3_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_3_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_3_RCH0_CTRL_DEPTH_BMSK              0xff000000
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_3_RCH0_CTRL_DEPTH_SHFT                    0x18
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_3_RCH0_DEPTH_BMSK                     0xff0000
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_3_RCH0_DEPTH_SHFT                         0x10
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_3_BCH_DEPTH_BMSK                        0xff00
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_3_BCH_DEPTH_SHFT                           0x8
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_3_WCH_DEPTH_BMSK                          0xff
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_3_WCH_DEPTH_SHFT                           0x0

#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_4_ADDR                              (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000060)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_4_RMSK                                  0xffff
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_4_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_4_ADDR, HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_4_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_4_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_4_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_4_RCH1_CTRL_DEPTH_BMSK                  0xff00
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_4_RCH1_CTRL_DEPTH_SHFT                     0x8
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_4_RCH1_DEPTH_BMSK                         0xff
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_4_RCH1_DEPTH_SHFT                          0x0

#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_5_ADDR                              (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000070)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_5_RMSK                                  0xffff
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_5_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_5_ADDR, HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_5_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_5_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_5_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_5_DPE_CQ_DEPTH_BMSK                     0xff00
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_5_DPE_CQ_DEPTH_SHFT                        0x8
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_5_DDR_BUS_WIDTH_BMSK                      0xff
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_5_DDR_BUS_WIDTH_SHFT                       0x0

#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_6_ADDR                              (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000080)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_6_RMSK                                  0x1111
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_6_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_6_ADDR, HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_6_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_6_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_6_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_6_WBUFC_PIPE_BMSK                       0x1000
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_6_WBUFC_PIPE_SHFT                          0xc
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_6_RDOPT_PIPE_BMSK                        0x100
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_6_RDOPT_PIPE_SHFT                          0x8
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_6_ACHAN_INTF_PIPE_BMSK                    0x10
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_6_ACHAN_INTF_PIPE_SHFT                     0x4
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_6_ADDR_DECODE_HT_BMSK                      0x1
#define HWIO_BIMC_S_DDR1_SCMO_CONFIGURATION_INFO_6_ADDR_DECODE_HT_SHFT                      0x0

#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_STATUS_ADDR                                  (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000100)
#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_STATUS_RMSK                                         0x1
#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_STATUS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_STATUS_ADDR, HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_STATUS_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_STATUS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_STATUS_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_STATUS_ERR_OCCURRED_BMSK                            0x1
#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_STATUS_ERR_OCCURRED_SHFT                            0x0

#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_CLEAR_ADDR                                   (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000108)
#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_CLEAR_RMSK                                          0x1
#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_CLEAR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_CLEAR_ADDR,v)
#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_CLEAR_IRQ_CLR_BMSK                                  0x1
#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_CLEAR_IRQ_CLR_SHFT                                  0x0

#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_ENABLE_ADDR                                  (BIMC_S_DDR1_SCMO_REG_BASE      + 0x0000010c)
#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_ENABLE_RMSK                                         0x1
#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_ENABLE_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_ENABLE_ADDR, HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_ENABLE_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_ENABLE_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_ENABLE_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_ENABLE_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_ENABLE_ADDR,v)
#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_ENABLE_ADDR,m,v,HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_ENABLE_IN)
#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_ENABLE_IRQ_EN_BMSK                                  0x1
#define HWIO_BIMC_S_DDR1_SCMO_INTERRUPT_ENABLE_IRQ_EN_SHFT                                  0x0

#define HWIO_BIMC_S_DDR1_SCMO_ESYN_ADDR_ADDR                                         (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000120)
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_ADDR_RMSK                                         0xffffffff
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_ADDR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_ESYN_ADDR_ADDR, HWIO_BIMC_S_DDR1_SCMO_ESYN_ADDR_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_ADDR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_ESYN_ADDR_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_ADDR_ERR_ADDR_BMSK                                0xffffffff
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_ADDR_ERR_ADDR_SHFT                                       0x0

#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_0_ADDR                                    (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000128)
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_0_RMSK                                    0xff1fffff
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_0_ADDR, HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_0_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_0_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_0_ERR_ATID_BMSK                           0xff000000
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_0_ERR_ATID_SHFT                                 0x18
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_0_ERR_AVMID_BMSK                            0x1f0000
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_0_ERR_AVMID_SHFT                                0x10
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_0_ERR_AMID_BMSK                               0xffff
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_0_ERR_AMID_SHFT                                  0x0

#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ADDR                                    (BIMC_S_DDR1_SCMO_REG_BASE      + 0x0000012c)
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_RMSK                                     0x10ff117
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ADDR, HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_CODE_BMSK                            0x1000000
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_CODE_SHFT                                 0x18
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_ALEN_BMSK                              0xf0000
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_ALEN_SHFT                                 0x10
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_ASIZE_BMSK                              0xe000
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_ASIZE_SHFT                                 0xd
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_ABURST_BMSK                             0x1000
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_ABURST_SHFT                                0xc
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_AEXCLUSIVE_BMSK                          0x100
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_AEXCLUSIVE_SHFT                            0x8
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_APROTNS_BMSK                              0x10
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_APROTNS_SHFT                               0x4
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_AOOORD_BMSK                                0x4
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_AOOORD_SHFT                                0x2
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_AOOOWR_BMSK                                0x2
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_AOOOWR_SHFT                                0x1
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_AWRITE_BMSK                                0x1
#define HWIO_BIMC_S_DDR1_SCMO_ESYN_APACKET_1_ERR_AWRITE_SHFT                                0x0

#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_ADDR                                        (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000200)
#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_RMSK                                        0xffff1111
#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_ADDR, HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_ADDR,v)
#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_ADDR,m,v,HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_IN)
#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_RFU_31_17_BMSK                              0xfffe0000
#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_RFU_31_17_SHFT                                    0x11
#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_PEN_CMD_CG_EN_BMSK                             0x10000
#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_PEN_CMD_CG_EN_SHFT                                0x10
#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_RCH_CG_EN_BMSK                                  0x1000
#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_RCH_CG_EN_SHFT                                     0xc
#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_FLUSH_CG_EN_BMSK                                 0x100
#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_FLUSH_CG_EN_SHFT                                   0x8
#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_WCH_CG_EN_BMSK                                    0x10
#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_WCH_CG_EN_SHFT                                     0x4
#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_ACH_CG_EN_BMSK                                     0x1
#define HWIO_BIMC_S_DDR1_SCMO_CLOCK_CTRL_ACH_CG_EN_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_ADDR                                (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000400)
#define HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_RMSK                                      0xff
#define HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_ADDR, HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_ADDR,v)
#define HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_ADDR,m,v,HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_IN)
#define HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_RFU_7_5_BMSK                              0xe0
#define HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_RFU_7_5_SHFT                               0x5
#define HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_INTERLEAVE_CS1_BMSK                       0x10
#define HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_INTERLEAVE_CS1_SHFT                        0x4
#define HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_RFU_3_1_BMSK                               0xe
#define HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_RFU_3_1_SHFT                               0x1
#define HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_INTERLEAVE_CS0_BMSK                        0x1
#define HWIO_BIMC_S_DDR1_SCMO_SLV_INTERLEAVE_CFG_INTERLEAVE_CS0_SHFT                        0x0

#define HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_ADDR(n)                                  (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000410 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_RMSK                                         0xffff
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_MAXn                                              1
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_ADDR(n), HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_INI(n))
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_RFU_15_8_BMSK                                0xff00
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_RFU_15_8_SHFT                                   0x8
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_ADDR_BASE_BMSK                                 0xfc
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_ADDR_BASE_SHFT                                  0x2
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_RFU_1_0_BMSK                                    0x3
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_BASE_CSn_RFU_1_0_SHFT                                    0x0

#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_ADDR(n)                                   (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000420 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_RMSK                                          0xffff
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_MAXn                                               1
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_ADDR(n), HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_INI(n))
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_RANK_EN_BMSK                                  0x8000
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_RANK_EN_SHFT                                     0xf
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_RFU_14_13_BMSK                                0x6000
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_RFU_14_13_SHFT                                   0xd
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_ADDR_MODE_BMSK                                0x1000
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_ADDR_MODE_SHFT                                   0xc
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_RFU_11_9_BMSK                                  0xe00
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_RFU_11_9_SHFT                                    0x9
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_BANK_SIZE_BMSK                                 0x100
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_BANK_SIZE_SHFT                                   0x8
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_RFU_7_6_BMSK                                    0xc0
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_RFU_7_6_SHFT                                     0x6
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_ROW_SIZE_BMSK                                   0x30
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_ROW_SIZE_SHFT                                    0x4
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_RFU_3_2_BMSK                                     0xc
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_RFU_3_2_SHFT                                     0x2
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_COL_SIZE_BMSK                                    0x3
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MAP_CSn_COL_SIZE_SHFT                                    0x0

#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_ADDR(n)                                  (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000430 + 0x4 * (n))
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_RMSK                                         0xffff
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_MAXn                                              1
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_INI(n)        \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_ADDR(n), HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_INMI(n,mask)    \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_ADDR(n), mask)
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_OUTI(n,val)    \
        out_dword(HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_ADDR(n),val)
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_ADDR(n),mask,val,HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_INI(n))
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_RFU_15_8_BMSK                                0xff00
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_RFU_15_8_SHFT                                   0x8
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_ADDR_MASK_BMSK                                 0xfc
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_ADDR_MASK_SHFT                                  0x2
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_RFU_1_0_BMSK                                    0x3
#define HWIO_BIMC_S_DDR1_SCMO_ADDR_MASK_CSn_RFU_1_0_SHFT                                    0x0

#define HWIO_BIMC_S_DDR1_SCMO_SLV_STATUS_ADDR                                        (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000450)
#define HWIO_BIMC_S_DDR1_SCMO_SLV_STATUS_RMSK                                            0xff31
#define HWIO_BIMC_S_DDR1_SCMO_SLV_STATUS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_SLV_STATUS_ADDR, HWIO_BIMC_S_DDR1_SCMO_SLV_STATUS_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_SLV_STATUS_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_SLV_STATUS_GLOBAL_MONS_IN_USE_BMSK                         0xff00
#define HWIO_BIMC_S_DDR1_SCMO_SLV_STATUS_GLOBAL_MONS_IN_USE_SHFT                            0x8
#define HWIO_BIMC_S_DDR1_SCMO_SLV_STATUS_RANK_IDLE_BMSK                                    0x30
#define HWIO_BIMC_S_DDR1_SCMO_SLV_STATUS_RANK_IDLE_SHFT                                     0x4
#define HWIO_BIMC_S_DDR1_SCMO_SLV_STATUS_SLAVE_IDLE_BMSK                                    0x1
#define HWIO_BIMC_S_DDR1_SCMO_SLV_STATUS_SLAVE_IDLE_SHFT                                    0x0

#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_ADDR                                       (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000500)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_RMSK                                            0xf1f
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_ADDR, HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_ADDR,v)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_ADDR,m,v,HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_IN)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_RFU_11_10_BMSK                                  0xc00
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_RFU_11_10_SHFT                                    0xa
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_CMD_ORDERING_BMSK                               0x300
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_CMD_ORDERING_SHFT                                 0x8
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_HP_CMD_AREQPRIO_MAP_BMSK                         0x10
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_HP_CMD_AREQPRIO_MAP_SHFT                          0x4
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_RFU_3_BMSK                                        0x8
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_RFU_3_SHFT                                        0x3
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_HP_CMD_Q_DEPTH_BMSK                               0x7
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_CFG_HP_CMD_Q_DEPTH_SHFT                               0x0

#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_STATUS_ADDR                                    (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000520)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_STATUS_RMSK                                          0xff
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_STATUS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_STATUS_ADDR, HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_STATUS_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_STATUS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_STATUS_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_STATUS_HP_CMD_BUF_ENTRIES_IN_USE_BMSK                0xf0
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_STATUS_HP_CMD_BUF_ENTRIES_IN_USE_SHFT                 0x4
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_STATUS_LP_CMD_BUF_ENTRIES_IN_USE_BMSK                 0xf
#define HWIO_BIMC_S_DDR1_SCMO_CMD_BUF_STATUS_LP_CMD_BUF_ENTRIES_IN_USE_SHFT                 0x0

#define HWIO_BIMC_S_DDR1_SCMO_RCH_SELECT_ADDR                                        (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000540)
#define HWIO_BIMC_S_DDR1_SCMO_RCH_SELECT_RMSK                                        0xffffffff
#define HWIO_BIMC_S_DDR1_SCMO_RCH_SELECT_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_RCH_SELECT_ADDR, HWIO_BIMC_S_DDR1_SCMO_RCH_SELECT_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_RCH_SELECT_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_RCH_SELECT_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_RCH_SELECT_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SCMO_RCH_SELECT_ADDR,v)
#define HWIO_BIMC_S_DDR1_SCMO_RCH_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SCMO_RCH_SELECT_ADDR,m,v,HWIO_BIMC_S_DDR1_SCMO_RCH_SELECT_IN)
#define HWIO_BIMC_S_DDR1_SCMO_RCH_SELECT_RCH_PORTS_BMSK                              0xffffffff
#define HWIO_BIMC_S_DDR1_SCMO_RCH_SELECT_RCH_PORTS_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_ADDR                                      (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000544)
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RMSK                                      0xffffffff
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_ADDR, HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_ADDR,v)
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_ADDR,m,v,HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_IN)
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RFU_31_30_BMSK                            0xc0000000
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RFU_31_30_SHFT                                  0x1e
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RCH1_FIFO_BKPR_HI_TH_BMSK                 0x3f000000
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RCH1_FIFO_BKPR_HI_TH_SHFT                       0x18
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RFU_23_22_BMSK                              0xc00000
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RFU_23_22_SHFT                                  0x16
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RCH1_FIFO_BKPR_LO_TH_BMSK                   0x3f0000
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RCH1_FIFO_BKPR_LO_TH_SHFT                       0x10
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RFU_15_14_BMSK                                0xc000
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RFU_15_14_SHFT                                   0xe
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RCH0_FIFO_BKPR_HI_TH_BMSK                     0x3f00
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RCH0_FIFO_BKPR_HI_TH_SHFT                        0x8
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RFU_7_6_BMSK                                    0xc0
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RFU_7_6_SHFT                                     0x6
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RCH0_FIFO_BKPR_LO_TH_BMSK                       0x3f
#define HWIO_BIMC_S_DDR1_SCMO_RCH_BKPR_CFG_RCH0_FIFO_BKPR_LO_TH_SHFT                        0x0

#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_ADDR                                        (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000560)
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RMSK                                           0x33333
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_ADDR, HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_PRQ_FIFO_FULL_BMSK                             0x20000
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_PRQ_FIFO_FULL_SHFT                                0x11
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_PRQ_FIFO_EMPTY_BMSK                            0x10000
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_PRQ_FIFO_EMPTY_SHFT                               0x10
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RCH1_QUAL_FIFO_FULL_BMSK                        0x2000
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RCH1_QUAL_FIFO_FULL_SHFT                           0xd
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RCH1_QUAL_FIFO_EMPTY_BMSK                       0x1000
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RCH1_QUAL_FIFO_EMPTY_SHFT                          0xc
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RCH1_DATA_FIFO_FULL_BMSK                         0x200
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RCH1_DATA_FIFO_FULL_SHFT                           0x9
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RCH1_DATA_FIFO_EMPTY_BMSK                        0x100
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RCH1_DATA_FIFO_EMPTY_SHFT                          0x8
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RCH0_QUAL_FIFO_FULL_BMSK                          0x20
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RCH0_QUAL_FIFO_FULL_SHFT                           0x5
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RCH0_QUAL_FIFO_EMPTY_BMSK                         0x10
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RCH0_QUAL_FIFO_EMPTY_SHFT                          0x4
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RCH0_DATA_FIFO_FULL_BMSK                           0x2
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RCH0_DATA_FIFO_FULL_SHFT                           0x1
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RCH0_DATA_FIFO_EMPTY_BMSK                          0x1
#define HWIO_BIMC_S_DDR1_SCMO_RCH_STATUS_RCH0_DATA_FIFO_EMPTY_SHFT                          0x0

#define HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_ADDR                                       (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000580)
#define HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_RMSK                                             0xff
#define HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_ADDR, HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_ADDR,v)
#define HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_ADDR,m,v,HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_IN)
#define HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_RFU_7_5_BMSK                                     0xe0
#define HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_RFU_7_5_SHFT                                      0x5
#define HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_WRITE_BLOCK_READ_BMSK                            0x10
#define HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_WRITE_BLOCK_READ_SHFT                             0x4
#define HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_RFU_3_1_BMSK                                      0xe
#define HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_RFU_3_1_SHFT                                      0x1
#define HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_COALESCE_EN_BMSK                                  0x1
#define HWIO_BIMC_S_DDR1_SCMO_WCH_BUF_CFG_COALESCE_EN_SHFT                                  0x0

#define HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_ADDR                                        (BIMC_S_DDR1_SCMO_REG_BASE      + 0x000005a0)
#define HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_RMSK                                             0x333
#define HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_ADDR, HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_BRESP_FIFO_FULL_BMSK                             0x200
#define HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_BRESP_FIFO_FULL_SHFT                               0x9
#define HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_BRESP_FIFO_EMPTY_BMSK                            0x100
#define HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_BRESP_FIFO_EMPTY_SHFT                              0x8
#define HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_WDATA_FIFO_FULL_BMSK                              0x20
#define HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_WDATA_FIFO_FULL_SHFT                               0x5
#define HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_WDATA_FIFO_EMPTY_BMSK                             0x10
#define HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_WDATA_FIFO_EMPTY_SHFT                              0x4
#define HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_WBUF_FULL_BMSK                                     0x2
#define HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_WBUF_FULL_SHFT                                     0x1
#define HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_WBUF_EMPTY_BMSK                                    0x1
#define HWIO_BIMC_S_DDR1_SCMO_WCH_STATUS_WBUF_EMPTY_SHFT                                    0x0

#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_ADDR                                         (BIMC_S_DDR1_SCMO_REG_BASE      + 0x000005c0)
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_RMSK                                         0xffffffff
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_ADDR, HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_ADDR,v)
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_ADDR,m,v,HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_IN)
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_RFU_31_29_BMSK                               0xe0000000
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_RFU_31_29_SHFT                                     0x1d
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_FLUSH_IN_ORDER_BMSK                          0x10000000
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_FLUSH_IN_ORDER_SHFT                                0x1c
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_RFU_27_26_BMSK                                0xc000000
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_RFU_27_26_SHFT                                     0x1a
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_FLUSH_IDLE_DELAY_BMSK                         0x3ff0000
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_FLUSH_IDLE_DELAY_SHFT                              0x10
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_RFU_15_12_BMSK                                   0xf000
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_RFU_15_12_SHFT                                      0xc
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_FLUSH_UPPER_LIMIT_BMSK                            0xf00
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_FLUSH_UPPER_LIMIT_SHFT                              0x8
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_RFU_7_4_BMSK                                       0xf0
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_RFU_7_4_SHFT                                        0x4
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_FLUSH_LOWER_LIMIT_BMSK                              0xf
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CFG_FLUSH_LOWER_LIMIT_SHFT                              0x0

#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CMD_ADDR                                         (BIMC_S_DDR1_SCMO_REG_BASE      + 0x000005c4)
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CMD_RMSK                                                0xf
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CMD_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_FLUSH_CMD_ADDR, HWIO_BIMC_S_DDR1_SCMO_FLUSH_CMD_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CMD_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_FLUSH_CMD_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CMD_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SCMO_FLUSH_CMD_ADDR,v)
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SCMO_FLUSH_CMD_ADDR,m,v,HWIO_BIMC_S_DDR1_SCMO_FLUSH_CMD_IN)
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CMD_RFU_3_2_BMSK                                        0xc
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CMD_RFU_3_2_SHFT                                        0x2
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CMD_FLUSH_ALL_BUF_BMSK                                  0x3
#define HWIO_BIMC_S_DDR1_SCMO_FLUSH_CMD_FLUSH_ALL_BUF_SHFT                                  0x0

#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_ADDR                                      (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000700)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_RMSK                                        0xffffff
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_ADDR, HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_ADDR,v)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_ADDR,m,v,HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_IN)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_RFU_23_21_BMSK                              0xe00000
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_RFU_23_21_SHFT                                  0x15
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_IGNORE_BANK_UNAVL_BMSK                      0x100000
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_IGNORE_BANK_UNAVL_SHFT                          0x14
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_RFU_19_17_BMSK                               0xe0000
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_RFU_19_17_SHFT                                  0x11
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_MASK_CMDOUT_PRI_BMSK                         0x10000
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_MASK_CMDOUT_PRI_SHFT                            0x10
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_RFU_15_13_BMSK                                0xe000
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_RFU_15_13_SHFT                                   0xd
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_DPE_CMD_REORDERING_BMSK                       0x1000
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_DPE_CMD_REORDERING_SHFT                          0xc
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_RFU_11_9_BMSK                                  0xe00
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_RFU_11_9_SHFT                                    0x9
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_WR_OPT_EN_BMSK                                 0x100
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_WR_OPT_EN_SHFT                                   0x8
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_RFU_7_5_BMSK                                    0xe0
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_RFU_7_5_SHFT                                     0x5
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_RD_OPT_EN_BMSK                                  0x10
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_RD_OPT_EN_SHFT                                   0x4
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_RFU_3_1_BMSK                                     0xe
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_RFU_3_1_SHFT                                     0x1
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_PAGE_MGMT_POLICY_BMSK                            0x1
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG0_PAGE_MGMT_POLICY_SHFT                            0x0

#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_ADDR                                      (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000704)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_RMSK                                      0xffffffff
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_ADDR, HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_ADDR,v)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_ADDR,m,v,HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_IN)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_RFU_31_29_BMSK                            0xe0000000
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_RFU_31_29_SHFT                                  0x1d
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_BMSK                     0x1f000000
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_HSTP_CMD_TIMEOUT_SHFT                           0x18
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_RFU_23_21_BMSK                              0xe00000
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_RFU_23_21_SHFT                                  0x15
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_HP_CMD_TIMEOUT_BMSK                         0x1f0000
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_HP_CMD_TIMEOUT_SHFT                             0x10
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_RFU_15_13_BMSK                                0xe000
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_RFU_15_13_SHFT                                   0xd
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_MP_CMD_TIMEOUT_BMSK                           0x1f00
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_MP_CMD_TIMEOUT_SHFT                              0x8
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_RFU_7_5_BMSK                                    0xe0
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_RFU_7_5_SHFT                                     0x5
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_LP_CMD_TIMEOUT_BMSK                             0x1f
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG1_LP_CMD_TIMEOUT_SHFT                              0x0

#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_ADDR                                      (BIMC_S_DDR1_SCMO_REG_BASE      + 0x00000708)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_RMSK                                          0xffff
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_ADDR, HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_ADDR,v)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_ADDR,m,v,HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_IN)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_RFU_15_12_BMSK                                0xf000
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_RFU_15_12_SHFT                                   0xc
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_RWOPT_WR_CMD_TIMEOUT_BMSK                      0xf00
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_RWOPT_WR_CMD_TIMEOUT_SHFT                        0x8
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_RFU_7_4_BMSK                                    0xf0
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_RFU_7_4_SHFT                                     0x4
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_BMSK                        0xf
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG2_RWOPT_RD_CMD_TIMEOUT_SHFT                        0x0

#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG3_ADDR                                      (BIMC_S_DDR1_SCMO_REG_BASE      + 0x0000070c)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG3_RMSK                                            0xff
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG3_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG3_ADDR, HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG3_RMSK)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG3_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG3_ADDR, m)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG3_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG3_ADDR,v)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG3_ADDR,m,v,HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG3_IN)
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG3_RFU_7_5_BMSK                                    0xe0
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG3_RFU_7_5_SHFT                                     0x5
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG3_FLUSH_CMD_TIMEOUT_BMSK                          0x1f
#define HWIO_BIMC_S_DDR1_SCMO_CMD_OPT_CFG3_FLUSH_CMD_TIMEOUT_SHFT                           0x0

/*----------------------------------------------------------------------------
 * MODULE: BIMC_S_DDR1_SHKE
 *--------------------------------------------------------------------------*/

#define BIMC_S_DDR1_SHKE_REG_BASE                                                              (BIMC_BASE      + 0x00055000)

#define HWIO_BIMC_S_DDR1_SHKE_HW_INFO_ADDR                                                     (BIMC_S_DDR1_SHKE_REG_BASE      + 0x00000000)
#define HWIO_BIMC_S_DDR1_SHKE_HW_INFO_RMSK                                                     0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_HW_INFO_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_HW_INFO_ADDR, HWIO_BIMC_S_DDR1_SHKE_HW_INFO_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_HW_INFO_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_HW_INFO_MAJOR_REVISION_BMSK                                      0xff000000
#define HWIO_BIMC_S_DDR1_SHKE_HW_INFO_MAJOR_REVISION_SHFT                                            0x18
#define HWIO_BIMC_S_DDR1_SHKE_HW_INFO_BRANCH_REVISION_BMSK                                       0xff0000
#define HWIO_BIMC_S_DDR1_SHKE_HW_INFO_BRANCH_REVISION_SHFT                                           0x10
#define HWIO_BIMC_S_DDR1_SHKE_HW_INFO_MINOR_REVISION_BMSK                                          0xff00
#define HWIO_BIMC_S_DDR1_SHKE_HW_INFO_MINOR_REVISION_SHFT                                             0x8
#define HWIO_BIMC_S_DDR1_SHKE_HW_INFO_ECO_REVISION_BMSK                                              0xff
#define HWIO_BIMC_S_DDR1_SHKE_HW_INFO_ECO_REVISION_SHFT                                               0x0

#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_ADDR                                                      (BIMC_S_DDR1_SHKE_REG_BASE      + 0x00000004)
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_RMSK                                                      0x333f0001
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_CONFIG_ADDR, HWIO_BIMC_S_DDR1_SHKE_CONFIG_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_CONFIG_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SHKE_CONFIG_ADDR,v)
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SHKE_CONFIG_ADDR,m,v,HWIO_BIMC_S_DDR1_SHKE_CONFIG_IN)
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_RANK1_EN_BMSK                                             0x20000000
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_RANK1_EN_SHFT                                                   0x1d
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_RANK0_EN_BMSK                                             0x10000000
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_RANK0_EN_SHFT                                                   0x1c
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_RANK1_INITCOMPLETE_BMSK                                    0x2000000
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_RANK1_INITCOMPLETE_SHFT                                         0x19
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_RANK0_INITCOMPLETE_BMSK                                    0x1000000
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_RANK0_INITCOMPLETE_SHFT                                         0x18
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_NUM_BANKS_BMSK                                              0x300000
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_NUM_BANKS_SHFT                                                  0x14
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_BMSK                                0xf0000
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_IOCAL_UPDATE_PULSE_WIDTH_SHFT                                   0x10
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_CLK_ON_EN_BMSK                                                   0x1
#define HWIO_BIMC_S_DDR1_SHKE_CONFIG_CLK_ON_EN_SHFT                                                   0x0

#define HWIO_BIMC_S_DDR1_SHKE_CGC_CNTL_ADDR                                                    (BIMC_S_DDR1_SHKE_REG_BASE      + 0x00000010)
#define HWIO_BIMC_S_DDR1_SHKE_CGC_CNTL_RMSK                                                           0x1
#define HWIO_BIMC_S_DDR1_SHKE_CGC_CNTL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_CGC_CNTL_ADDR, HWIO_BIMC_S_DDR1_SHKE_CGC_CNTL_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_CGC_CNTL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_CGC_CNTL_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_CGC_CNTL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SHKE_CGC_CNTL_ADDR,v)
#define HWIO_BIMC_S_DDR1_SHKE_CGC_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SHKE_CGC_CNTL_ADDR,m,v,HWIO_BIMC_S_DDR1_SHKE_CGC_CNTL_IN)
#define HWIO_BIMC_S_DDR1_SHKE_CGC_CNTL_CSR_ACCESS_BMSK                                                0x1
#define HWIO_BIMC_S_DDR1_SHKE_CGC_CNTL_CSR_ACCESS_SHFT                                                0x0

#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_ADDR                                               (BIMC_S_DDR1_SHKE_REG_BASE      + 0x00000020)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_RMSK                                               0x3ffffbe0
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_ADDR, HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_ADDR,v)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_ADDR,m,v,HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_IN)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_RANK_SEL_BMSK                                      0x30000000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_RANK_SEL_SHFT                                            0x1c
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_CK_ON_BMSK                                          0x8000000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_CK_ON_SHFT                                               0x1b
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_CKE_ON_BMSK                                         0x4000000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_CKE_ON_SHFT                                              0x1a
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_RESETN_ON_BMSK                                      0x2000000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_RESETN_ON_SHFT                                           0x19
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_CK_OFF_BMSK                                         0x1000000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_CK_OFF_SHFT                                              0x18
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_CKE_OFF_BMSK                                         0x800000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_CKE_OFF_SHFT                                             0x17
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_RESETN_OFF_BMSK                                      0x400000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_RESETN_OFF_SHFT                                          0x16
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_ENTER_DEEP_PD_BMSK                                   0x200000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_ENTER_DEEP_PD_SHFT                                       0x15
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_EXIT_DEEP_PD_BMSK                                    0x100000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_EXIT_DEEP_PD_SHFT                                        0x14
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_ZQCAL_SHORT_BMSK                                      0x80000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_ZQCAL_SHORT_SHFT                                         0x13
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_ZQCAL_LONG_BMSK                                       0x40000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_ZQCAL_LONG_SHFT                                          0x12
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_AUTO_REFRESH_BMSK                                     0x20000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_AUTO_REFRESH_SHFT                                        0x11
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_PRECHARGE_ALL_BMSK                                    0x10000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_PRECHARGE_ALL_SHFT                                       0x10
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_IDLE_BMSK                           0x8000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_IDLE_SHFT                              0xf
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_ASAP_BMSK                           0x4000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_ENTER_SELF_REFRESH_ASAP_SHFT                              0xe
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_EXIT_SELF_REFRESH_BMSK                                 0x2000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_EXIT_SELF_REFRESH_SHFT                                    0xd
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_MODE_REGISTER_READ_BMSK                                0x1000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_MODE_REGISTER_READ_SHFT                                   0xc
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_MODE_REGISTER_WRITE_BMSK                                0x800
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_MODE_REGISTER_WRITE_SHFT                                  0xb
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_DRAM_DEBUG_CMD_BMSK                                     0x200
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_DRAM_DEBUG_CMD_SHFT                                       0x9
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_STALL_CMDS_BMSK                                         0x100
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_STALL_CMDS_SHFT                                           0x8
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_RESUME_CMDS_BMSK                                         0x80
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_RESUME_CMDS_SHFT                                          0x7
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_EXTND_MODE_REGISTER_WRITE_BMSK                           0x40
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_EXTND_MODE_REGISTER_WRITE_SHFT                            0x6
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_CA_TRAIN_PATTERN_CMD_BMSK                                0x20
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_0_CA_TRAIN_PATTERN_CMD_SHFT                                 0x5

#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_1_ADDR                                               (BIMC_S_DDR1_SHKE_REG_BASE      + 0x00000024)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_1_RMSK                                                  0x1ffff
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_1_ADDR, HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_1_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_1_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_1_ADDR,v)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_1_ADDR,m,v,HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_1_IN)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_1_WAIT_TIMER_DOMAIN_BMSK                                0x10000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_1_WAIT_TIMER_DOMAIN_SHFT                                   0x10
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_1_WAIT_TIMER_BEFORE_HW_CLEAR_BMSK                        0xffff
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_MANUAL_1_WAIT_TIMER_BEFORE_HW_CLEAR_SHFT                           0x0

#define HWIO_BIMC_S_DDR1_SHKE_MREG_ADDR_WDATA_CNTL_ADDR                                        (BIMC_S_DDR1_SHKE_REG_BASE      + 0x00000030)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_ADDR_WDATA_CNTL_RMSK                                         0xff0ffff
#define HWIO_BIMC_S_DDR1_SHKE_MREG_ADDR_WDATA_CNTL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_MREG_ADDR_WDATA_CNTL_ADDR, HWIO_BIMC_S_DDR1_SHKE_MREG_ADDR_WDATA_CNTL_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_ADDR_WDATA_CNTL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_MREG_ADDR_WDATA_CNTL_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_ADDR_WDATA_CNTL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SHKE_MREG_ADDR_WDATA_CNTL_ADDR,v)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_ADDR_WDATA_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SHKE_MREG_ADDR_WDATA_CNTL_ADDR,m,v,HWIO_BIMC_S_DDR1_SHKE_MREG_ADDR_WDATA_CNTL_IN)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_ADDR_WDATA_CNTL_MREG_ADDR_BMSK                               0xff00000
#define HWIO_BIMC_S_DDR1_SHKE_MREG_ADDR_WDATA_CNTL_MREG_ADDR_SHFT                                    0x14
#define HWIO_BIMC_S_DDR1_SHKE_MREG_ADDR_WDATA_CNTL_MREG_WDATA_BMSK                                 0xffff
#define HWIO_BIMC_S_DDR1_SHKE_MREG_ADDR_WDATA_CNTL_MREG_WDATA_SHFT                                    0x0

#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_U_ADDR                                          (BIMC_S_DDR1_SHKE_REG_BASE      + 0x00000050)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_U_RMSK                                          0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_U_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_U_ADDR, HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_U_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_U_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_U_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_U_MREG_RDATA_BMSK                               0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_U_MREG_RDATA_SHFT                                      0x0

#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_L_ADDR                                          (BIMC_S_DDR1_SHKE_REG_BASE      + 0x00000054)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_L_RMSK                                          0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_L_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_L_ADDR, HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_L_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_L_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_L_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_L_MREG_RDATA_BMSK                               0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK1_L_MREG_RDATA_SHFT                                      0x0

#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_U_ADDR                                          (BIMC_S_DDR1_SHKE_REG_BASE      + 0x00000060)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_U_RMSK                                          0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_U_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_U_ADDR, HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_U_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_U_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_U_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_U_MREG_RDATA_BMSK                               0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_U_MREG_RDATA_SHFT                                      0x0

#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_L_ADDR                                          (BIMC_S_DDR1_SHKE_REG_BASE      + 0x00000064)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_L_RMSK                                          0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_L_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_L_ADDR, HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_L_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_L_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_L_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_L_MREG_RDATA_BMSK                               0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_RANK0_L_MREG_RDATA_SHFT                                      0x0

#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_STATUS_ADDR                                           (BIMC_S_DDR1_SHKE_REG_BASE      + 0x00000070)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_STATUS_RMSK                                                  0x1
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_STATUS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_STATUS_ADDR, HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_STATUS_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_STATUS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_STATUS_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_STATUS_MREG_TIMEOUT_BMSK                                     0x1
#define HWIO_BIMC_S_DDR1_SHKE_MREG_RDATA_STATUS_MREG_TIMEOUT_SHFT                                     0x0

#define HWIO_BIMC_S_DDR1_SHKE_DRAM_STATUS_ADDR                                                 (BIMC_S_DDR1_SHKE_REG_BASE      + 0x00000074)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_STATUS_RMSK                                                        0x7
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_STATUS_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_DRAM_STATUS_ADDR, HWIO_BIMC_S_DDR1_SHKE_DRAM_STATUS_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_STATUS_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_DRAM_STATUS_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_STATUS_WDOG_SELF_RFSH_BMSK                                         0x4
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_STATUS_WDOG_SELF_RFSH_SHFT                                         0x2
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_STATUS_SW_SELF_RFSH_BMSK                                           0x2
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_STATUS_SW_SELF_RFSH_SHFT                                           0x1
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_STATUS_STALL_BMSK                                                  0x1
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_STATUS_STALL_SHFT                                                  0x0

#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_0_ADDR                                            (BIMC_S_DDR1_SHKE_REG_BASE      + 0x00000080)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_0_RMSK                                                0xffff
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_0_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_0_ADDR, HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_0_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_0_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_0_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_0_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_0_ADDR,v)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_0_ADDR,m,v,HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_0_IN)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_0_DDR_CA_EVEN_BMSK                                    0xffff
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_0_DDR_CA_EVEN_SHFT                                       0x0

#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_1_ADDR                                            (BIMC_S_DDR1_SHKE_REG_BASE      + 0x00000084)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_1_RMSK                                                0xffff
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_1_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_1_ADDR, HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_1_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_1_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_1_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_1_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_1_ADDR,v)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_1_ADDR,m,v,HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_1_IN)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_1_DDR_CA_ODD_BMSK                                     0xffff
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_1_DDR_CA_ODD_SHFT                                        0x0

#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_ADDR                                            (BIMC_S_DDR1_SHKE_REG_BASE      + 0x00000088)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_RMSK                                            0x3ff00000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_ADDR, HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_ADDR,v)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_ADDR,m,v,HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_IN)
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_DDR_CS_N_BMSK                                   0x30000000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_DDR_CS_N_SHFT                                         0x1c
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_DDR_RAS_N_BMSK                                   0x8000000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_DDR_RAS_N_SHFT                                        0x1b
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_DDR_CAS_N_BMSK                                   0x4000000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_DDR_CAS_N_SHFT                                        0x1a
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_DDR_WE_N_BMSK                                    0x2000000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_DDR_WE_N_SHFT                                         0x19
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_DDR_CKE_BMSK                                     0x1000000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_DDR_CKE_SHFT                                          0x18
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_DDR_BA_BMSK                                       0xf00000
#define HWIO_BIMC_S_DDR1_SHKE_DRAM_DEBUG_CMD_2_DDR_BA_SHFT                                           0x14

#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_ADDR                                                (BIMC_S_DDR1_SHKE_REG_BASE      + 0x000000a0)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RMSK                                                 0xff3ffff
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_ADDR, HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_ADDR,v)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_ADDR,m,v,HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_IN)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_MRR_ADDR_BMSK                                        0xff00000
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_MRR_ADDR_SHFT                                             0x14
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_MRR_RANK_SEL_BMSK                                      0x30000
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_MRR_RANK_SEL_SHFT                                         0x10
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_MRR_INTERVAL_BMSK                                       0xffff
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_MRR_INTERVAL_SHFT                                          0x0

#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_U_ADDR                                  (BIMC_S_DDR1_SHKE_REG_BASE      + 0x000000b0)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_U_RMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_U_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_U_ADDR, HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_U_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_U_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_U_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_U_MREG_DATA_BMSK                        0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_U_MREG_DATA_SHFT                               0x0

#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_L_ADDR                                  (BIMC_S_DDR1_SHKE_REG_BASE      + 0x000000b4)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_L_RMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_L_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_L_ADDR, HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_L_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_L_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_L_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_L_MREG_DATA_BMSK                        0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK1_L_MREG_DATA_SHFT                               0x0

#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_U_ADDR                                  (BIMC_S_DDR1_SHKE_REG_BASE      + 0x000000b8)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_U_RMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_U_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_U_ADDR, HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_U_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_U_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_U_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_U_MREG_DATA_BMSK                        0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_U_MREG_DATA_SHFT                               0x0

#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_L_ADDR                                  (BIMC_S_DDR1_SHKE_REG_BASE      + 0x000000bc)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_L_RMSK                                  0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_L_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_L_ADDR, HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_L_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_L_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_L_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_L_MREG_DATA_BMSK                        0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_MRR_RDATA_RANK0_L_MREG_DATA_SHFT                               0x0

#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_ZQCAL_ADDR                                              (BIMC_S_DDR1_SHKE_REG_BASE      + 0x000000d0)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_ZQCAL_RMSK                                              0x3000ffff
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_ZQCAL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_PERIODIC_ZQCAL_ADDR, HWIO_BIMC_S_DDR1_SHKE_PERIODIC_ZQCAL_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_ZQCAL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_PERIODIC_ZQCAL_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_ZQCAL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SHKE_PERIODIC_ZQCAL_ADDR,v)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_ZQCAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SHKE_PERIODIC_ZQCAL_ADDR,m,v,HWIO_BIMC_S_DDR1_SHKE_PERIODIC_ZQCAL_IN)
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_ZQCAL_RANK_SEL_BMSK                                     0x30000000
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_ZQCAL_RANK_SEL_SHFT                                           0x1c
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_BMSK                                   0xffff
#define HWIO_BIMC_S_DDR1_SHKE_PERIODIC_ZQCAL_ZQCAL_INTERVAL_SHFT                                      0x0

#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_ADDR                                           (BIMC_S_DDR1_SHKE_REG_BASE      + 0x000000f0)
#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_RMSK                                           0x33c103ff
#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_ADDR, HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_ADDR,v)
#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_ADDR,m,v,HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_IN)
#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK1_BMSK                    0x20000000
#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK1_SHFT                          0x1d
#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK0_BMSK                    0x10000000
#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_AUTO_RFSH_ENABLE_RANK0_SHFT                          0x1c
#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_AUTO_REFRESH_MODE_BMSK                          0x3000000
#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_AUTO_REFRESH_MODE_SHFT                               0x18
#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_AUTO_SWITCH_ALL_BANK_MODE_BMSK                   0xc00000
#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_AUTO_SWITCH_ALL_BANK_MODE_SHFT                       0x16
#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_DISABLE_AUTO_REFRESH_TEMP_UPDATE_BMSK             0x10000
#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_DISABLE_AUTO_REFRESH_TEMP_UPDATE_SHFT                0x10
#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_TREFI_BMSK                                          0x3ff
#define HWIO_BIMC_S_DDR1_SHKE_AUTO_REFRESH_CNTL_TREFI_SHFT                                            0x0

#define HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_ADDR                                           (BIMC_S_DDR1_SHKE_REG_BASE      + 0x000000f4)
#define HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_RMSK                                           0x30fff000
#define HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_ADDR, HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_ADDR,v)
#define HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_ADDR,m,v,HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_IN)
#define HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK1_BMSK                 0x20000000
#define HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK1_SHFT                       0x1d
#define HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK0_BMSK                 0x10000000
#define HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_ENABLE_RANK0_SHFT                       0x1c
#define HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_IDLE_TIMER_BMSK                     0xfff000
#define HWIO_BIMC_S_DDR1_SHKE_SELF_REFRESH_CNTL_HW_SELF_RFSH_IDLE_TIMER_SHFT                          0xc

#define HWIO_BIMC_S_DDR1_SHKE_TESTBUS_CNTL_ADDR                                                (BIMC_S_DDR1_SHKE_REG_BASE      + 0x00000114)
#define HWIO_BIMC_S_DDR1_SHKE_TESTBUS_CNTL_RMSK                                                      0xf1
#define HWIO_BIMC_S_DDR1_SHKE_TESTBUS_CNTL_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_TESTBUS_CNTL_ADDR, HWIO_BIMC_S_DDR1_SHKE_TESTBUS_CNTL_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_TESTBUS_CNTL_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_TESTBUS_CNTL_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_TESTBUS_CNTL_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SHKE_TESTBUS_CNTL_ADDR,v)
#define HWIO_BIMC_S_DDR1_SHKE_TESTBUS_CNTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SHKE_TESTBUS_CNTL_ADDR,m,v,HWIO_BIMC_S_DDR1_SHKE_TESTBUS_CNTL_IN)
#define HWIO_BIMC_S_DDR1_SHKE_TESTBUS_CNTL_TESTBUS_SEL_BMSK                                          0xf0
#define HWIO_BIMC_S_DDR1_SHKE_TESTBUS_CNTL_TESTBUS_SEL_SHFT                                           0x4
#define HWIO_BIMC_S_DDR1_SHKE_TESTBUS_CNTL_TESTBUS_EN_BMSK                                            0x1
#define HWIO_BIMC_S_DDR1_SHKE_TESTBUS_CNTL_TESTBUS_EN_SHFT                                            0x0

#define HWIO_BIMC_S_DDR1_SHKE_SPARE_REG_ADDR                                                   (BIMC_S_DDR1_SHKE_REG_BASE      + 0x00000130)
#define HWIO_BIMC_S_DDR1_SHKE_SPARE_REG_RMSK                                                   0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_SPARE_REG_IN          \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_SPARE_REG_ADDR, HWIO_BIMC_S_DDR1_SHKE_SPARE_REG_RMSK)
#define HWIO_BIMC_S_DDR1_SHKE_SPARE_REG_INM(m)      \
        in_dword_masked(HWIO_BIMC_S_DDR1_SHKE_SPARE_REG_ADDR, m)
#define HWIO_BIMC_S_DDR1_SHKE_SPARE_REG_OUT(v)      \
        out_dword(HWIO_BIMC_S_DDR1_SHKE_SPARE_REG_ADDR,v)
#define HWIO_BIMC_S_DDR1_SHKE_SPARE_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_BIMC_S_DDR1_SHKE_SPARE_REG_ADDR,m,v,HWIO_BIMC_S_DDR1_SHKE_SPARE_REG_IN)
#define HWIO_BIMC_S_DDR1_SHKE_SPARE_REG_SPARE_BITS_BMSK                                        0xffffffff
#define HWIO_BIMC_S_DDR1_SHKE_SPARE_REG_SPARE_BITS_SHFT                                               0x0

/*----------------------------------------------------------------------------
 * MODULE: CH0_CA_DDRPHY_CA
 *--------------------------------------------------------------------------*/

#define CH0_CA_DDRPHY_CA_REG_BASE                                                         (EBI1_PHY_CFG_BASE      + 0x00000000)

#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_ADDR                                                (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000000)
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_RMSK                                                0xf311f303
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_ADDR, HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_IN)
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_CDC_BMSK                                0x80000000
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_CDC_SHFT                                      0x1f
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_IO_BMSK                                 0x40000000
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_IO_SHFT                                       0x1e
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_DFI_LP_EN_BMSK                                      0x20000000
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_DFI_LP_EN_SHFT                                            0x1d
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_CDC_SW_RESET_BMSK                                   0x10000000
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_CDC_SW_RESET_SHFT                                         0x1c
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_MISR_EN_BMSK                                         0x2000000
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_MISR_EN_SHFT                                              0x19
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_MISR_DATA_CLK_SEL_BMSK                               0x1000000
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_MISR_DATA_CLK_SEL_SHFT                                    0x18
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_IOCAL_CTLR_SEL_BMSK                                   0x100000
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_IOCAL_CTLR_SEL_SHFT                                       0x14
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_SDR_MODE_EN_BMSK                                       0x10000
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_SDR_MODE_EN_SHFT                                          0x10
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_PERF_MON_EN_BMSK                                        0x8000
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_PERF_MON_EN_SHFT                                           0xf
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_SEL_BMSK                                      0x6000
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_SEL_SHFT                                         0xd
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_EN_BMSK                                       0x1000
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_EN_SHFT                                          0xc
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_DCC1_BYPASS_BMSK                                         0x200
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_DCC1_BYPASS_SHFT                                           0x9
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_DCC0_BYPASS_BMSK                                         0x100
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_DCC0_BYPASS_SHFT                                           0x8
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_CLK_TEST_EN_BMSK                                           0x2
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_CLK_TEST_EN_SHFT                                           0x1
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_CDC_TEST_EN_BMSK                                           0x1
#define HWIO_CH0_CA_DDRPHY_CA_TOP_CFG_CDC_TEST_EN_SHFT                                           0x0

#define HWIO_CH0_CA_DDRPHY_CA_HW_INFO_ADDR                                                (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000004)
#define HWIO_CH0_CA_DDRPHY_CA_HW_INFO_RMSK                                                   0xfffff
#define HWIO_CH0_CA_DDRPHY_CA_HW_INFO_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_HW_INFO_ADDR, HWIO_CH0_CA_DDRPHY_CA_HW_INFO_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_HW_INFO_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_HW_INFO_CORE_ID_BMSK                                           0xf0000
#define HWIO_CH0_CA_DDRPHY_CA_HW_INFO_CORE_ID_SHFT                                              0x10
#define HWIO_CH0_CA_DDRPHY_CA_HW_INFO_MAJOR_REV_BMSK                                          0xf000
#define HWIO_CH0_CA_DDRPHY_CA_HW_INFO_MAJOR_REV_SHFT                                             0xc
#define HWIO_CH0_CA_DDRPHY_CA_HW_INFO_BRANCH_REV_BMSK                                          0xf00
#define HWIO_CH0_CA_DDRPHY_CA_HW_INFO_BRANCH_REV_SHFT                                            0x8
#define HWIO_CH0_CA_DDRPHY_CA_HW_INFO_MINOR_REV_BMSK                                            0xff
#define HWIO_CH0_CA_DDRPHY_CA_HW_INFO_MINOR_REV_SHFT                                             0x0

#define HWIO_CH0_CA_DDRPHY_CA_HW_VERSION_ADDR                                             (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000008)
#define HWIO_CH0_CA_DDRPHY_CA_HW_VERSION_RMSK                                             0xffffffff
#define HWIO_CH0_CA_DDRPHY_CA_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_HW_VERSION_ADDR, HWIO_CH0_CA_DDRPHY_CA_HW_VERSION_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_HW_VERSION_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_HW_VERSION_MAJOR_BMSK                                       0xf0000000
#define HWIO_CH0_CA_DDRPHY_CA_HW_VERSION_MAJOR_SHFT                                             0x1c
#define HWIO_CH0_CA_DDRPHY_CA_HW_VERSION_MINOR_BMSK                                        0xfff0000
#define HWIO_CH0_CA_DDRPHY_CA_HW_VERSION_MINOR_SHFT                                             0x10
#define HWIO_CH0_CA_DDRPHY_CA_HW_VERSION_STEP_BMSK                                            0xffff
#define HWIO_CH0_CA_DDRPHY_CA_HW_VERSION_STEP_SHFT                                               0x0

#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_ADDR                                               (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000010)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_RMSK                                               0xf7fff777
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_ADDR, HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_IN)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_HP_MODE_SHFT                                          0x1f
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_MP_MODE_SHFT                                          0x1e
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_LV_MODE_BMSK                                    0x20000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_LV_MODE_SHFT                                          0x1d
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_ENA_BMSK                                    0x10000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_ENA_SHFT                                          0x1c
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_MODE_BMSK                                    0x4000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_MODE_SHFT                                         0x1a
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_BMSK                                         0x3000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_SHFT                                              0x18
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_PULL_BMSK                                         0xc00000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_PULL_SHFT                                             0x16
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_PREDRV_CTL_BMSK                                   0x300000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_PREDRV_CTL_SHFT                                       0x14
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_NSLEW_BMSK                                         0xc0000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_NSLEW_SHFT                                            0x12
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_PSLEW_BMSK                                         0x30000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_PSLEW_SHFT                                            0x10
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_RCVR_RCODE_BMSK                                     0xc000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_RCVR_RCODE_SHFT                                        0xe
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_RCVR_CSCODE_BMSK                                    0x3000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_RCVR_CSCODE_SHFT                                       0xc
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_HP_EN_BMSK                                           0x400
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_HP_EN_SHFT                                             0xa
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_MP_EN_BMSK                                           0x200
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_MP_EN_SHFT                                             0x9
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_LP_EN_BMSK                                           0x100
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_LP_EN_SHFT                                             0x8
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_ROUT_BMSK                                             0x70
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_ROUT_SHFT                                              0x4
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_DCC_BMSK                                               0x7
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG0_CA_DCC_SHFT                                               0x0

#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_ADDR                                               (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000014)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_RMSK                                               0xffffdff7
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_ADDR, HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_IN)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_HP_MODE_SHFT                                          0x1f
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_MP_MODE_SHFT                                          0x1e
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_LV_MODE_BMSK                                    0x20000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_LV_MODE_SHFT                                          0x1d
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_CMFB_ENA_BMSK                                   0x10000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_CMFB_ENA_SHFT                                         0x1c
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_ENA_BMSK                                     0x8000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_ENA_SHFT                                          0x1b
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_MODE_BMSK                                    0x4000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_MODE_SHFT                                         0x1a
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_BMSK                                         0x3000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_SHFT                                              0x18
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_HP_EN_BMSK                                        0x800000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_HP_EN_SHFT                                            0x17
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_MP_EN_BMSK                                        0x400000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_MP_EN_SHFT                                            0x16
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_PREDRV_CTL_BMSK                                   0x300000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_PREDRV_CTL_SHFT                                       0x14
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_NSLEW_BMSK                                         0xc0000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_NSLEW_SHFT                                            0x12
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_PSLEW_BMSK                                         0x30000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_PSLEW_SHFT                                            0x10
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_PULL_B_BMSK                                         0xc000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_PULL_B_SHFT                                            0xe
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_CURR_MODE_BMSK                                      0x1000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_CURR_MODE_SHFT                                         0xc
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_RCVR_RCODE_BMSK                                      0xc00
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_RCVR_RCODE_SHFT                                        0xa
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_RCVR_CSCODE_BMSK                                     0x300
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_RCVR_CSCODE_SHFT                                       0x8
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_LP_EN_BMSK                                            0x80
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_LP_EN_SHFT                                             0x7
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_ROUT_BMSK                                             0x70
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_ROUT_SHFT                                              0x4
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_DCC_BMSK                                               0x7
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG1_CK_DCC_SHFT                                               0x0

#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_ADDR                                               (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000018)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_RMSK                                               0x3f3f3f3f
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_ADDR, HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_IN)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_VREF_LDO_ENA_BMSK                                  0x20000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_VREF_LDO_ENA_SHFT                                        0x1d
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_VREF_PASSGATE_ENA_BMSK                             0x10000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_VREF_PASSGATE_ENA_SHFT                                   0x1c
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_VREF_SP_OUT_BMSK                                    0xf000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_VREF_SP_OUT_SHFT                                         0x18
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_VREF_SP_IN_BMSK                                      0x3c0000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_VREF_SP_IN_SHFT                                          0x12
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_VREF_BYPASS_ENA_BMSK                                  0x20000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_VREF_BYPASS_ENA_SHFT                                     0x11
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_VREF_RDIV_ENA_BMSK                                    0x10000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_VREF_RDIV_ENA_SHFT                                       0x10
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_BMSK                            0x3f00
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_SHFT                               0x8
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_VREF_LEVEL_CNT_BMSK                                      0x3f
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG2_VREF_LEVEL_CNT_SHFT                                       0x0

#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_ADDR                                               (CH0_CA_DDRPHY_CA_REG_BASE      + 0x0000001c)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_RMSK                                               0xf3ffffff
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_ADDR, HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_IN)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_CS_N_IE_BMSK                                       0xc0000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_CS_N_IE_SHFT                                             0x1e
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_CS_N_OE_BMSK                                       0x30000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_CS_N_OE_SHFT                                             0x1c
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_CK_IE_BMSK                                          0x2000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_CK_IE_SHFT                                               0x19
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_CK_OE_BMSK                                          0x1000000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_CK_OE_SHFT                                               0x18
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_CKE_IE_BMSK                                          0xc00000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_CKE_IE_SHFT                                              0x16
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_CKE_OE_BMSK                                          0x300000
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_CKE_OE_SHFT                                              0x14
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_CA_IE_BMSK                                            0xffc00
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_CA_IE_SHFT                                                0xa
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_CA_OE_BMSK                                              0x3ff
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG3_CA_OE_SHFT                                                0x0

#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG4_ADDR                                               (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000020)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG4_RMSK                                                      0x3
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG4_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG4_ADDR, HWIO_CH0_CA_DDRPHY_CA_PAD_CFG4_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG4_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG4_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG4_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG4_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_PAD_CFG4_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_PAD_CFG4_IN)
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG4_HP_MODE_BANDGAP_EN_BMSK                                   0x2
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG4_HP_MODE_BANDGAP_EN_SHFT                                   0x1
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG4_VREFGEN_BANDGAP_EN_BMSK                                   0x1
#define HWIO_CH0_CA_DDRPHY_CA_PAD_CFG4_VREFGEN_BANDGAP_EN_SHFT                                   0x0

#define HWIO_CH0_CA_DDRPHY_CA_CK_ADJUST_DELAY_ADDR                                        (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000030)
#define HWIO_CH0_CA_DDRPHY_CA_CK_ADJUST_DELAY_RMSK                                             0x77f
#define HWIO_CH0_CA_DDRPHY_CA_CK_ADJUST_DELAY_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CK_ADJUST_DELAY_ADDR, HWIO_CH0_CA_DDRPHY_CA_CK_ADJUST_DELAY_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_CK_ADJUST_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CK_ADJUST_DELAY_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_CK_ADJUST_DELAY_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_CK_ADJUST_DELAY_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_CK_ADJUST_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_CK_ADJUST_DELAY_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_CK_ADJUST_DELAY_IN)
#define HWIO_CH0_CA_DDRPHY_CA_CK_ADJUST_DELAY_WRDELAY_FLAG_BMSK                                0x700
#define HWIO_CH0_CA_DDRPHY_CA_CK_ADJUST_DELAY_WRDELAY_FLAG_SHFT                                  0x8
#define HWIO_CH0_CA_DDRPHY_CA_CK_ADJUST_DELAY_DELAY_VALUE_BMSK                                  0x7f
#define HWIO_CH0_CA_DDRPHY_CA_CK_ADJUST_DELAY_DELAY_VALUE_SHFT                                   0x0

#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY0_ADDR                                             (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000034)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY0_RMSK                                                   0x7f
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY0_ADDR, HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY0_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY0_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY0_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY0_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY0_IN)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY0_DELAY_VALUE_BMSK                                       0x7f
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY0_DELAY_VALUE_SHFT                                        0x0

#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY1_ADDR                                             (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000038)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY1_RMSK                                                   0x7f
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY1_ADDR, HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY1_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY1_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY1_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY1_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY1_IN)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY1_DELAY_VALUE_BMSK                                       0x7f
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY1_DELAY_VALUE_SHFT                                        0x0

#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY2_ADDR                                             (CH0_CA_DDRPHY_CA_REG_BASE      + 0x0000003c)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY2_RMSK                                                   0x7f
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY2_ADDR, HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY2_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY2_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY2_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY2_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY2_IN)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY2_DELAY_VALUE_BMSK                                       0x7f
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY2_DELAY_VALUE_SHFT                                        0x0

#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY3_ADDR                                             (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000040)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY3_RMSK                                                   0x7f
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY3_ADDR, HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY3_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY3_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY3_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY3_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY3_IN)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY3_DELAY_VALUE_BMSK                                       0x7f
#define HWIO_CH0_CA_DDRPHY_CA_CDC_DELAY3_DELAY_VALUE_SHFT                                        0x0

#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_ADDR                                             (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000060)
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_RMSK                                                0x77777
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_ADDR, HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_IN)
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_CA4_VALUE_BMSK                                      0x70000
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_CA4_VALUE_SHFT                                         0x10
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_CA3_VALUE_BMSK                                       0x7000
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_CA3_VALUE_SHFT                                          0xc
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_CA2_VALUE_BMSK                                        0x700
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_CA2_VALUE_SHFT                                          0x8
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_CA1_VALUE_BMSK                                         0x70
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_CA1_VALUE_SHFT                                          0x4
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_CA0_VALUE_BMSK                                          0x7
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW0_CA0_VALUE_SHFT                                          0x0

#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_ADDR                                             (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000064)
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_RMSK                                                0x77777
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_ADDR, HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_IN)
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_CA9_VALUE_BMSK                                      0x70000
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_CA9_VALUE_SHFT                                         0x10
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_CA8_VALUE_BMSK                                       0x7000
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_CA8_VALUE_SHFT                                          0xc
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_CA7_VALUE_BMSK                                        0x700
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_CA7_VALUE_SHFT                                          0x8
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_CA6_VALUE_BMSK                                         0x70
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_CA6_VALUE_SHFT                                          0x4
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_CA5_VALUE_BMSK                                          0x7
#define HWIO_CH0_CA_DDRPHY_CA_WR_DESKEW1_CA5_VALUE_SHFT                                          0x0

#define HWIO_CH0_CA_DDRPHY_CA_LP_DELAY_ADDR                                               (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000070)
#define HWIO_CH0_CA_DDRPHY_CA_LP_DELAY_RMSK                                                      0x3
#define HWIO_CH0_CA_DDRPHY_CA_LP_DELAY_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_LP_DELAY_ADDR, HWIO_CH0_CA_DDRPHY_CA_LP_DELAY_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_LP_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_LP_DELAY_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_LP_DELAY_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_LP_DELAY_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_LP_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_LP_DELAY_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_LP_DELAY_IN)
#define HWIO_CH0_CA_DDRPHY_CA_LP_DELAY_CDC_LP_DELAY_BMSK                                         0x3
#define HWIO_CH0_CA_DDRPHY_CA_LP_DELAY_CDC_LP_DELAY_SHFT                                         0x0

#define HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_ADDR                                              (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000074)
#define HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_RMSK                                                   0x331
#define HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_ADDR, HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_IN)
#define HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_CDC_DELAY_SEL_BMSK                                     0x300
#define HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_CDC_DELAY_SEL_SHFT                                       0x8
#define HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_CDC_HP_ENABLE_BMSK                                      0x20
#define HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_CDC_HP_ENABLE_SHFT                                       0x5
#define HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_CDC_LP_ENABLE_BMSK                                      0x10
#define HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_CDC_LP_ENABLE_SHFT                                       0x4
#define HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_CDC_LP_MODE_BMSK                                         0x1
#define HWIO_CH0_CA_DDRPHY_CA_DELAY_SEL_CDC_LP_MODE_SHFT                                         0x0

#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_ADDR                                           (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000080)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_RMSK                                           0xf31f3775
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_ADDR, HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_IN)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_CAL_NOW_BMSK                                   0x80000000
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_CAL_NOW_SHFT                                         0x1f
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_AUTO_BMSK                               0x40000000
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_AUTO_SHFT                                     0x1e
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_FF_TIMER_EN_BMSK                        0x20000000
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_FF_TIMER_EN_SHFT                              0x1d
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_BANDGAP_DYN_CTRL_BMSK                   0x10000000
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_BANDGAP_DYN_CTRL_SHFT                         0x1c
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_SW_FFCLK_ON_BMSK                                0x2000000
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_SW_FFCLK_ON_SHFT                                     0x19
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_LV_MODE_BMSK                                    0x1000000
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_LV_MODE_SHFT                                         0x18
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_MARGIN_LOAD_BMSK                                 0x1f0000
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_MARGIN_LOAD_SHFT                                     0x10
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_IMP_SEL_BMSK                                       0x3000
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_IMP_SEL_SHFT                                          0xc
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_PN_SEL_CA_BMSK                                      0x400
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_PN_SEL_CA_SHFT                                        0xa
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_PN_SEL_DATA_BMSK                                    0x200
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_PN_SEL_DATA_SHFT                                      0x9
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_CAL_USE_LAST_BMSK                                   0x100
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_CAL_USE_LAST_SHFT                                     0x8
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_SAMPLE_POINT_BMSK                                    0x70
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_SAMPLE_POINT_SHFT                                     0x4
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_DDR_MODE_BMSK                                         0x4
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_DDR_MODE_SHFT                                         0x2
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_BANDGAP_ENA_BMSK                                      0x1
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CFG_BANDGAP_ENA_SHFT                                      0x0

#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_ADDR                                     (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000084)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_RMSK                                         0x1f1f
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_ADDR, HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_IN)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_NCNT_INIT_CSR_BMSK                           0x1f00
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_NCNT_INIT_CSR_SHFT                              0x8
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_PCNT_INIT_CSR_BMSK                             0x1f
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_PCNT_INIT_CSR_SHFT                              0x0

#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_ADDR                                     (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000088)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_RMSK                                     0xffffffff
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_ADDR, HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_IN)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_TIMER_PERIOD_BMSK                        0xffff0000
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_TIMER_PERIOD_SHFT                              0x10
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_FF_TIMER_PERIOD_BMSK                         0xffff
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_FF_TIMER_PERIOD_SHFT                            0x0

#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_ADDR                                  (CH0_CA_DDRPHY_CA_REG_BASE      + 0x0000008c)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_RMSK                                      0xffff
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_ADDR, HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_TIMER_STATUS_BMSK                         0xffff
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_TIMER_STATUS_SHFT                            0x0

#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_ADDR                                      (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000090)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_RMSK                                         0x19f9f
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_ADDR, HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_IN)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_ENA_BMSK                              0x10000
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_ENA_SHFT                                 0x10
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_N_ENA_BMSK                             0x8000
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_N_ENA_SHFT                                0xf
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_NCNT_BMSK                              0x1f00
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_NCNT_SHFT                                 0x8
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_P_ENA_BMSK                               0x80
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_P_ENA_SHFT                                0x7
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_PCNT_BMSK                                0x1f
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_PCNT_SHFT                                 0x0

#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_ADDR                                        (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000094)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_RMSK                                        0x80071f1f
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_ADDR, HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_INIT_IOCAL_DONE_BMSK                        0x80000000
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_INIT_IOCAL_DONE_SHFT                              0x1f
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_IOCAL_DONE_D_BMSK                              0x40000
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_IOCAL_DONE_D_SHFT                                 0x12
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_IOCAL_BUSY_BMSK                                0x20000
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_IOCAL_BUSY_SHFT                                   0x11
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_SYNC_COMP_BMSK                                 0x10000
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_SYNC_COMP_SHFT                                    0x10
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_NCNT_HOLD_BMSK                                  0x1f00
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_NCNT_HOLD_SHFT                                     0x8
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_PCNT_HOLD_BMSK                                    0x1f
#define HWIO_CH0_CA_DDRPHY_CA_IOC_CTLR_STATUS_PCNT_HOLD_SHFT                                     0x0

#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_ADDR                                         (CH0_CA_DDRPHY_CA_REG_BASE      + 0x000000a0)
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_RMSK                                         0x9f1f9f9f
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_ADDR, HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_IN)
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                        0x80000000
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                              0x1f
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                             0x1f000000
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                   0x18
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                               0x1f0000
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                   0x10
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                            0x8000
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                               0xf
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                              0x1f00
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                 0x8
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                              0x80
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                               0x7
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                                0x1f
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                 0x0

#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_ADDR                                      (CH0_CA_DDRPHY_CA_REG_BASE      + 0x000000a4)
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_RMSK                                          0x1f1f
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_ADDR, HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_PAD_NCNT_BMSK                                 0x1f00
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_PAD_NCNT_SHFT                                    0x8
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_PAD_PCNT_BMSK                                   0x1f
#define HWIO_CH0_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_PAD_PCNT_SHFT                                    0x0

#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_ADDR                                         (CH0_CA_DDRPHY_CA_REG_BASE      + 0x000000b0)
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_RMSK                                         0x9f1f9f9f
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_ADDR, HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_IN)
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                        0x80000000
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                              0x1f
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                             0x1f000000
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                   0x18
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                               0x1f0000
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                   0x10
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                            0x8000
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                               0xf
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                              0x1f00
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                 0x8
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                              0x80
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                               0x7
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                                0x1f
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                 0x0

#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_ADDR                                      (CH0_CA_DDRPHY_CA_REG_BASE      + 0x000000b4)
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_RMSK                                          0x1f1f
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_ADDR, HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_PAD_NCNT_BMSK                                 0x1f00
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_PAD_NCNT_SHFT                                    0x8
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_PAD_PCNT_BMSK                                   0x1f
#define HWIO_CH0_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_PAD_PCNT_SHFT                                    0x0

#define HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_ADDR                                                (CH0_CA_DDRPHY_CA_REG_BASE      + 0x000000c0)
#define HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_RMSK                                                      0x31
#define HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_ADDR, HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_IN)
#define HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_LDO_EN_BMSK                                               0x20
#define HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_LDO_EN_SHFT                                                0x5
#define HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_BYPASS_EN_BMSK                                            0x10
#define HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_BYPASS_EN_SHFT                                             0x4
#define HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_TEST_EN_BMSK                                               0x1
#define HWIO_CH0_CA_DDRPHY_CA_LDO_CFG_TEST_EN_SHFT                                               0x0

#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_ADDR                                                (CH0_CA_DDRPHY_CA_REG_BASE      + 0x000000c4)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_RMSK                                                0x873fff3f
#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_ADDR, HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_IN)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_CDC_BANDGAP_EN_BMSK                                 0x80000000
#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_CDC_BANDGAP_EN_SHFT                                       0x1f
#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_CDC_CP_IDAC_BMSK                                     0x7000000
#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_CDC_CP_IDAC_SHFT                                          0x18
#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_CDC_VCO_V2I_CTRL_BMSK                                 0x3f0000
#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_CDC_VCO_V2I_CTRL_SHFT                                     0x10
#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_CDC_LF_C_SEL_BMSK                                       0xf800
#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_CDC_LF_C_SEL_SHFT                                          0xb
#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_CDC_LF_R_SEL_BMSK                                        0x700
#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_CDC_LF_R_SEL_SHFT                                          0x8
#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_CDC_PLL_DIV_BMSK                                          0x3f
#define HWIO_CH0_CA_DDRPHY_CA_CDC_CFG_CDC_PLL_DIV_SHFT                                           0x0

#define HWIO_CH0_CA_DDRPHY_CA_CDC_TEST_CFG_ADDR                                           (CH0_CA_DDRPHY_CA_REG_BASE      + 0x000000c8)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_TEST_CFG_RMSK                                                  0x1
#define HWIO_CH0_CA_DDRPHY_CA_CDC_TEST_CFG_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CDC_TEST_CFG_ADDR, HWIO_CH0_CA_DDRPHY_CA_CDC_TEST_CFG_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_TEST_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_CDC_TEST_CFG_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_TEST_CFG_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_CDC_TEST_CFG_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_TEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_CDC_TEST_CFG_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_CDC_TEST_CFG_IN)
#define HWIO_CH0_CA_DDRPHY_CA_CDC_TEST_CFG_TEST_EN_BMSK                                          0x1
#define HWIO_CH0_CA_DDRPHY_CA_CDC_TEST_CFG_TEST_EN_SHFT                                          0x0

#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_ADDR                                               (CH0_CA_DDRPHY_CA_REG_BASE      + 0x000000e0)
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_ADDR, HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_IN)
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH0_CA_DDRPHY_CA_DCC0_STATUS_ADDR                                            (CH0_CA_DDRPHY_CA_REG_BASE      + 0x000000e4)
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_STATUS_RMSK                                                0x1f11
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_STATUS_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_DCC0_STATUS_ADDR, HWIO_CH0_CA_DDRPHY_CA_DCC0_STATUS_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_DCC0_STATUS_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH0_CA_DDRPHY_CA_DCC0_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_ADDR                                               (CH0_CA_DDRPHY_CA_REG_BASE      + 0x000000f0)
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_ADDR, HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_IN)
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH0_CA_DDRPHY_CA_DCC1_STATUS_ADDR                                            (CH0_CA_DDRPHY_CA_REG_BASE      + 0x000000f4)
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_STATUS_RMSK                                                0x1f11
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_STATUS_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_DCC1_STATUS_ADDR, HWIO_CH0_CA_DDRPHY_CA_DCC1_STATUS_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_DCC1_STATUS_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH0_CA_DDRPHY_CA_DCC1_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_ADDR                                               (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000110)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_RMSK                                               0xc000ffff
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_ADDR, HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_IN)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_BMSK                           0x80000000
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_SHFT                                 0x1f
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_BMSK                0x40000000
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_SHFT                      0x1e
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_IO_TRAFFIC_STALL_TIME_BMSK                             0xff00
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_IO_TRAFFIC_STALL_TIME_SHFT                                0x8
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_BMSK                              0xff
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_SHFT                               0x0

#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG1_ADDR                                               (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000114)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG1_RMSK                                               0x7fff00ff
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG1_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG1_ADDR, HWIO_CH0_CA_DDRPHY_CA_FPM_CFG1_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG1_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG1_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG1_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG1_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_FPM_CFG1_IN)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_BMSK                         0x7fff0000
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_SHFT                               0x10
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_BMSK                          0xff
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_SHFT                           0x0

#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG2_ADDR                                               (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000118)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG2_RMSK                                                0x7ff00ff
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG2_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG2_ADDR, HWIO_CH0_CA_DDRPHY_CA_FPM_CFG2_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG2_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG2_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG2_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG2_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_FPM_CFG2_IN)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_BMSK                      0x7ff0000
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_SHFT                           0x10
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_BMSK                            0xff
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_SHFT                             0x0

#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_ADDR                                               (CH0_CA_DDRPHY_CA_REG_BASE      + 0x0000011c)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_RMSK                                                 0xffffff
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_ADDR, HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_IN)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_BMSK               0xff0000
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_SHFT                   0x10
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_IOCAL_THRESHOLD_PERIOD_BMSK                            0xff00
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_IOCAL_THRESHOLD_PERIOD_SHFT                               0x8
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_BMSK                    0xff
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_SHFT                     0x0

#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG5_ADDR                                               (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000124)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG5_RMSK                                                    0x7ff
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG5_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG5_ADDR, HWIO_CH0_CA_DDRPHY_CA_FPM_CFG5_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG5_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG5_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG5_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG5_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_FPM_CFG5_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_FPM_CFG5_IN)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_BMSK                       0x7ff
#define HWIO_CH0_CA_DDRPHY_CA_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_SHFT                         0x0

#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_ADDR                                             (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000130)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_RMSK                                                0xfffff
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_ADDR, HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_HP_ENABLE_BMSK                              0x80000
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_HP_ENABLE_SHFT                                 0x13
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_LP_ENABLE_BMSK                              0x40000
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_LP_ENABLE_SHFT                                 0x12
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_BMSK                        0x20000
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_SHFT                           0x11
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_FSM_CURR_STATE_BMSK                             0x1f000
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_FSM_CURR_STATE_SHFT                                 0xc
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_BIASGEN_ON_BMSK                                0x800
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_BIASGEN_ON_SHFT                                  0xb
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_BMSK                    0x780
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_SHFT                      0x7
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_LDO_ENABLE_BMSK                                    0x40
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_LDO_ENABLE_SHFT                                     0x6
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_BMSK                            0x38
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_SHFT                             0x3
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_BMSK                             0x4
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_SHFT                             0x2
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_BMSK                 0x3
#define HWIO_CH0_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_SHFT                 0x0

#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_ADDR                                          (CH0_CA_DDRPHY_CA_REG_BASE      + 0x0000014c)
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_RMSK                                          0x1fffffff
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_ADDR, HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_TXCLK_CURR_OVRD_BMSK                          0x10000000
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_TXCLK_CURR_OVRD_SHFT                                0x1c
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_LDO_OVRD_BMSK                              0x8000000
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_LDO_OVRD_SHFT                                   0x1b
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_FF_CLK_ON_BMSK                                 0x4000000
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_FF_CLK_ON_SHFT                                      0x1a
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_BMSK                   0x2000000
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_SHFT                        0x19
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_BMSK                 0x1000000
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_SHFT                      0x18
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_BMSK                          0x800000
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_SHFT                              0x17
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_BIASGEN_OVRD_BMSK                               0x400000
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_BIASGEN_OVRD_SHFT                                   0x16
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_BIASGEN_BMSK                                    0x200000
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_BIASGEN_SHFT                                        0x15
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_OVRD_BMSK                                 0x100000
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_OVRD_SHFT                                     0x14
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_BMSK                        0x80000
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_SHFT                           0x13
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_BMSK                       0x40000
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_SHFT                          0x12
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_LDO_BMSK                                     0x20000
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_LDO_SHFT                                        0x11
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_MP_MODE_BMSK                               0x10000
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_MP_MODE_SHFT                                  0x10
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_HP_MODE_BMSK                                0x8000
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_HP_MODE_SHFT                                   0xf
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_LP_EN_BMSK                                  0x4000
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_LP_EN_SHFT                                     0xe
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_MP_EN_BMSK                                  0x2000
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_MP_EN_SHFT                                     0xd
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_HP_EN_BMSK                                  0x1000
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_HP_EN_SHFT                                     0xc
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_OVRD_BMSK                                      0x800
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_OVRD_SHFT                                        0xb
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_LP_EN_BMSK                                     0x400
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_LP_EN_SHFT                                       0xa
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_HP_EN_BMSK                                     0x200
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_HP_EN_SHFT                                       0x9
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_LP_MODE_MUX_SEL_BMSK                               0x100
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_LP_MODE_MUX_SEL_SHFT                                 0x8
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_COMPARE_VALID_BMSK                              0x80
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_COMPARE_VALID_SHFT                               0x7
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_ACCEPT_LP_REQ_BMSK                                  0x40
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_ACCEPT_LP_REQ_SHFT                                   0x6
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_ACK_BMSK                                        0x20
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_ACK_SHFT                                         0x5
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_LP_REQ_DEMET_BMSK                               0x10
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_LP_REQ_DEMET_SHFT                                0x4
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_FSM_STATE_BMSK                                       0xe
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_FSM_STATE_SHFT                                       0x1
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_LP_FSM_START_BMSK                                0x1
#define HWIO_CH0_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_LP_FSM_START_SHFT                                0x0

#define HWIO_CH0_CA_DDRPHY_CA_RB_STATUS_ADDR                                              (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000160)
#define HWIO_CH0_CA_DDRPHY_CA_RB_STATUS_RMSK                                                    0x37
#define HWIO_CH0_CA_DDRPHY_CA_RB_STATUS_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_RB_STATUS_ADDR, HWIO_CH0_CA_DDRPHY_CA_RB_STATUS_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_RB_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_RB_STATUS_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_RB_STATUS_DCC1_DCC_IN_PROGRESS_BMSK                               0x20
#define HWIO_CH0_CA_DDRPHY_CA_RB_STATUS_DCC1_DCC_IN_PROGRESS_SHFT                                0x5
#define HWIO_CH0_CA_DDRPHY_CA_RB_STATUS_DCC0_DCC_IN_PROGRESS_BMSK                               0x10
#define HWIO_CH0_CA_DDRPHY_CA_RB_STATUS_DCC0_DCC_IN_PROGRESS_SHFT                                0x4
#define HWIO_CH0_CA_DDRPHY_CA_RB_STATUS_IOCAL_SM_BUSY_BMSK                                       0x4
#define HWIO_CH0_CA_DDRPHY_CA_RB_STATUS_IOCAL_SM_BUSY_SHFT                                       0x2
#define HWIO_CH0_CA_DDRPHY_CA_RB_STATUS_IOCAL_IN_PROGRESS_BMSK                                   0x2
#define HWIO_CH0_CA_DDRPHY_CA_RB_STATUS_IOCAL_IN_PROGRESS_SHFT                                   0x1
#define HWIO_CH0_CA_DDRPHY_CA_RB_STATUS_IOCAL_INIT_IN_PROGRESS_BMSK                              0x1
#define HWIO_CH0_CA_DDRPHY_CA_RB_STATUS_IOCAL_INIT_IN_PROGRESS_SHFT                              0x0

#define HWIO_CH0_CA_DDRPHY_CA_MISR_CFG_ADDR                                               (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000170)
#define HWIO_CH0_CA_DDRPHY_CA_MISR_CFG_RMSK                                               0xffffffff
#define HWIO_CH0_CA_DDRPHY_CA_MISR_CFG_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_MISR_CFG_ADDR, HWIO_CH0_CA_DDRPHY_CA_MISR_CFG_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_MISR_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_MISR_CFG_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_MISR_CFG_OUT(v)      \
        out_dword(HWIO_CH0_CA_DDRPHY_CA_MISR_CFG_ADDR,v)
#define HWIO_CH0_CA_DDRPHY_CA_MISR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_CA_DDRPHY_CA_MISR_CFG_ADDR,m,v,HWIO_CH0_CA_DDRPHY_CA_MISR_CFG_IN)
#define HWIO_CH0_CA_DDRPHY_CA_MISR_CFG_SEED_VALUE_BMSK                                    0xffffffff
#define HWIO_CH0_CA_DDRPHY_CA_MISR_CFG_SEED_VALUE_SHFT                                           0x0

#define HWIO_CH0_CA_DDRPHY_CA_MISR_EVEN_STATUS_ADDR                                       (CH0_CA_DDRPHY_CA_REG_BASE      + 0x00000178)
#define HWIO_CH0_CA_DDRPHY_CA_MISR_EVEN_STATUS_RMSK                                       0xffffffff
#define HWIO_CH0_CA_DDRPHY_CA_MISR_EVEN_STATUS_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_MISR_EVEN_STATUS_ADDR, HWIO_CH0_CA_DDRPHY_CA_MISR_EVEN_STATUS_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_MISR_EVEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_MISR_EVEN_STATUS_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_MISR_EVEN_STATUS_SIGNATURE_BMSK                             0xffffffff
#define HWIO_CH0_CA_DDRPHY_CA_MISR_EVEN_STATUS_SIGNATURE_SHFT                                    0x0

#define HWIO_CH0_CA_DDRPHY_CA_MISR_ODD_STATUS_ADDR                                        (CH0_CA_DDRPHY_CA_REG_BASE      + 0x0000017c)
#define HWIO_CH0_CA_DDRPHY_CA_MISR_ODD_STATUS_RMSK                                        0xffffffff
#define HWIO_CH0_CA_DDRPHY_CA_MISR_ODD_STATUS_IN          \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_MISR_ODD_STATUS_ADDR, HWIO_CH0_CA_DDRPHY_CA_MISR_ODD_STATUS_RMSK)
#define HWIO_CH0_CA_DDRPHY_CA_MISR_ODD_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_CA_DDRPHY_CA_MISR_ODD_STATUS_ADDR, m)
#define HWIO_CH0_CA_DDRPHY_CA_MISR_ODD_STATUS_SIGNATURE_BMSK                              0xffffffff
#define HWIO_CH0_CA_DDRPHY_CA_MISR_ODD_STATUS_SIGNATURE_SHFT                                     0x0

/*----------------------------------------------------------------------------
 * MODULE: CH0_DQ0_DDRPHY_DQ
 *--------------------------------------------------------------------------*/

#define CH0_DQ0_DDRPHY_DQ_REG_BASE                                                         (EBI1_PHY_CFG_BASE      + 0x00000800)

#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_ADDR                                                (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000000)
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_RMSK                                                0xf330f303
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_BMSK                                0x80000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_SHFT                                      0x1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_BMSK                                 0x40000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_SHFT                                       0x1e
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_BMSK                                      0x20000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_SHFT                                            0x1d
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_BMSK                                   0x10000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_SHFT                                         0x1c
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_MISR_EN_BMSK                                         0x2000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_MISR_EN_SHFT                                              0x19
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_BMSK                               0x1000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_SHFT                                    0x18
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_BMSK                                 0x200000
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_SHFT                                     0x15
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_BMSK                                 0x100000
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_SHFT                                     0x14
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_BMSK                                        0x8000
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_SHFT                                           0xf
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_BMSK                                      0x6000
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_SHFT                                         0xd
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_BMSK                                       0x1000
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_SHFT                                          0xc
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_DCC1_BYPASS_BMSK                                         0x200
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_DCC1_BYPASS_SHFT                                           0x9
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_DCC0_BYPASS_BMSK                                         0x100
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_DCC0_BYPASS_SHFT                                           0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_BMSK                                           0x2
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_SHFT                                           0x1
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_CDC_TEST_EN_BMSK                                           0x1
#define HWIO_CH0_DQ0_DDRPHY_DQ_TOP_CFG_CDC_TEST_EN_SHFT                                           0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_INFO_ADDR                                                (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000004)
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_INFO_RMSK                                                   0xfffff
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_INFO_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_HW_INFO_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_HW_INFO_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_HW_INFO_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_INFO_CORE_ID_BMSK                                           0xf0000
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_INFO_CORE_ID_SHFT                                              0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_INFO_MAJOR_REV_BMSK                                          0xf000
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_INFO_MAJOR_REV_SHFT                                             0xc
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_INFO_BRANCH_REV_BMSK                                          0xf00
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_INFO_BRANCH_REV_SHFT                                            0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_INFO_MINOR_REV_BMSK                                            0xff
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_INFO_MINOR_REV_SHFT                                             0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_VERSION_ADDR                                             (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000008)
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_VERSION_RMSK                                             0xffffffff
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_HW_VERSION_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_HW_VERSION_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_HW_VERSION_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_VERSION_MAJOR_BMSK                                       0xf0000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_VERSION_MAJOR_SHFT                                             0x1c
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_VERSION_MINOR_BMSK                                        0xfff0000
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_VERSION_MINOR_SHFT                                             0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_VERSION_STEP_BMSK                                            0xffff
#define HWIO_CH0_DQ0_DDRPHY_DQ_HW_VERSION_STEP_SHFT                                               0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_ADDR                                               (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000010)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_RMSK                                               0xf7fff777
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_SHFT                                          0x1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_SHFT                                          0x1e
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_BMSK                                    0x20000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_SHFT                                          0x1d
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_BMSK                                    0x10000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_SHFT                                          0x1c
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_BMSK                                    0x4000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_SHFT                                         0x1a
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_ODT_BMSK                                         0x3000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_ODT_SHFT                                              0x18
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_BMSK                                       0xc00000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_SHFT                                           0x16
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_PREDRV_CTL_BMSK                                   0x300000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_PREDRV_CTL_SHFT                                       0x14
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_BMSK                                         0xc0000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_SHFT                                            0x12
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_BMSK                                         0x30000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_SHFT                                            0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_BMSK                                     0xc000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_SHFT                                        0xe
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_BMSK                                    0x3000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_SHFT                                       0xc
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_BMSK                                           0x400
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_SHFT                                             0xa
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_BMSK                                           0x200
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_SHFT                                             0x9
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_BMSK                                           0x100
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_SHFT                                             0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_BMSK                                             0x70
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_SHFT                                              0x4
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_DCC_BMSK                                               0x7
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_DCC_SHFT                                               0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_ADDR                                               (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000014)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_RMSK                                               0xffffdff7
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_BMSK                                   0x80000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_SHFT                                         0x1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_BMSK                                   0x40000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_SHFT                                         0x1e
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_BMSK                                   0x20000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_SHFT                                         0x1d
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_CMFB_ENA_BMSK                                  0x10000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_CMFB_ENA_SHFT                                        0x1c
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_BMSK                                    0x8000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_SHFT                                         0x1b
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_BMSK                                   0x4000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_SHFT                                        0x1a
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_ODT_BMSK                                        0x3000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_ODT_SHFT                                             0x18
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_BMSK                                       0x800000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_SHFT                                           0x17
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_BMSK                                       0x400000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_SHFT                                           0x16
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_PREDRV_CTL_BMSK                                  0x300000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_PREDRV_CTL_SHFT                                      0x14
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_BMSK                                        0xc0000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_SHFT                                           0x12
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_BMSK                                        0x30000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_SHFT                                           0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_BMSK                                        0xc000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_SHFT                                           0xe
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_CURR_MODE_BMSK                                     0x1000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_CURR_MODE_SHFT                                        0xc
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_RCODE_BMSK                                     0xc00
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_RCODE_SHFT                                       0xa
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_CSCODE_BMSK                                    0x300
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_CSCODE_SHFT                                      0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_BMSK                                           0x80
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_SHFT                                            0x7
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_BMSK                                            0x70
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_SHFT                                             0x4
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_DCC_BMSK                                              0x7
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_DCC_SHFT                                              0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_ADDR                                               (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000018)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_RMSK                                               0x3f3f3f3f
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_BMSK                                  0x20000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_SHFT                                        0x1d
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_BMSK                             0x10000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_SHFT                                   0x1c
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_BMSK                                    0xf000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_SHFT                                         0x18
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_BMSK                                      0x3c0000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_SHFT                                          0x12
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_BMSK                                  0x20000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_SHFT                                     0x11
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_BMSK                                    0x10000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_SHFT                                       0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_BMSK                            0x3f00
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_SHFT                               0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_BMSK                                      0x3f
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_SHFT                                       0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_ADDR                                               (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000020)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_RMSK                                               0xc730ff13
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_SHFT                                          0x1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_SHFT                                          0x1e
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_BMSK                                       0x4000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_SHFT                                            0x1a
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DM_MP_EN_BMSK                                       0x2000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DM_MP_EN_SHFT                                            0x19
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DM_LP_EN_BMSK                                       0x1000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DM_LP_EN_SHFT                                            0x18
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_BMSK                              0x200000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_SHFT                                  0x15
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_BMSK                              0x100000
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_SHFT                                  0x14
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DQ_IE_OE_BMSK                                          0xff00
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DQ_IE_OE_SHFT                                             0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DQS_IE_OE_BMSK                                           0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DQS_IE_OE_SHFT                                            0x4
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DM_IE_BMSK                                                0x2
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DM_IE_SHFT                                                0x1
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DM_OE_BMSK                                                0x1
#define HWIO_CH0_DQ0_DDRPHY_DQ_PAD_CFG3_DM_OE_SHFT                                                0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_ADDR                                          (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000028)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_RMSK                                                 0x1
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_BMSK                                      0x1
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_SHFT                                      0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_DELAY_ADDR                                            (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000002c)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_DELAY_RMSK                                                 0x77f
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_DELAY_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_DELAY_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_DELAY_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_DELAY_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_DELAY_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_DELAY_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_DELAY_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_DELAY_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_DELAY_WRDELAY_FLAG_BMSK                                    0x700
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_DELAY_WRDELAY_FLAG_SHFT                                      0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_DELAY_WRLVL_DELAY_BMSK                                      0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_DELAY_WRLVL_DELAY_SHFT                                       0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_STATUS_ADDR                                           (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000030)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_STATUS_RMSK                                                 0xff
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_STATUS_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_STATUS_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_STATUS_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_STATUS_WRLVL_STATUS_BMSK                                    0xff
#define HWIO_CH0_DQ0_DDRPHY_DQ_WRLVL_STATUS_WRLVL_STATUS_SHFT                                     0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_ADDR                                          (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000034)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_RMSK                                                0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_ADDR                                          (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000038)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_RMSK                                                0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_ADDR                                          (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000003c)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_RMSK                                                0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_ADDR                                          (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000040)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_RMSK                                                0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_ADDR                                          (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000058)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_RMSK                                                0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_ADDR                                          (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000005c)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_RMSK                                                0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_ADDR                                          (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000060)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_RMSK                                                0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_ADDR                                          (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000064)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_RMSK                                                0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_ADDR                                           (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000006c)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_RMSK                                           0x77777777
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ7_DELAY_BMSK                                 0x70000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ7_DELAY_SHFT                                       0x1c
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ6_DELAY_BMSK                                  0x7000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ6_DELAY_SHFT                                       0x18
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ5_DELAY_BMSK                                   0x700000
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ5_DELAY_SHFT                                       0x14
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ4_DELAY_BMSK                                    0x70000
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ4_DELAY_SHFT                                       0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ3_DELAY_BMSK                                     0x7000
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ3_DELAY_SHFT                                        0xc
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ2_DELAY_BMSK                                      0x700
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ2_DELAY_SHFT                                        0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ1_DELAY_BMSK                                       0x70
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ1_DELAY_SHFT                                        0x4
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ0_DELAY_BMSK                                        0x7
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ0_DELAY_SHFT                                        0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DM_ADDR                                           (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000070)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DM_RMSK                                                  0x7
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DM_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DM_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DM_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DM_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DM_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DM_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DM_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DM_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DM_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DM_DM_DELAY_BMSK                                         0x7
#define HWIO_CH0_DQ0_DDRPHY_DQ_WR_DESKEW_DM_DM_DELAY_SHFT                                         0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR                                      (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000074)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_RMSK                                      0x77777777
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ7_DELAY_BMSK                            0x70000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ7_DELAY_SHFT                                  0x1c
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ6_DELAY_BMSK                             0x7000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ6_DELAY_SHFT                                  0x18
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ5_DELAY_BMSK                              0x700000
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ5_DELAY_SHFT                                  0x14
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ4_DELAY_BMSK                               0x70000
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ4_DELAY_SHFT                                  0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ3_DELAY_BMSK                                0x7000
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ3_DELAY_SHFT                                   0xc
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ2_DELAY_BMSK                                 0x700
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ2_DELAY_SHFT                                   0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ1_DELAY_BMSK                                  0x70
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ1_DELAY_SHFT                                   0x4
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ0_DELAY_BMSK                                   0x7
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ0_DELAY_SHFT                                   0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR                                       (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000078)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_RMSK                                       0x77777777
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ7_DELAY_BMSK                             0x70000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ7_DELAY_SHFT                                   0x1c
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ6_DELAY_BMSK                              0x7000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ6_DELAY_SHFT                                   0x18
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ5_DELAY_BMSK                               0x700000
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ5_DELAY_SHFT                                   0x14
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ4_DELAY_BMSK                                0x70000
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ4_DELAY_SHFT                                   0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ3_DELAY_BMSK                                 0x7000
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ3_DELAY_SHFT                                    0xc
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ2_DELAY_BMSK                                  0x700
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ2_DELAY_SHFT                                    0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ1_DELAY_BMSK                                   0x70
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ1_DELAY_SHFT                                    0x4
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ0_DELAY_BMSK                                    0x7
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ0_DELAY_SHFT                                    0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DM_ADDR                                           (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000007c)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DM_RMSK                                                 0x77
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DM_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DM_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DM_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DM_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DM_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DM_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DM_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DM_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DM_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DM_DM_ODD_DELAY_BMSK                                    0x70
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DM_DM_ODD_DELAY_SHFT                                     0x4
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DM_DM_EVEN_DELAY_BMSK                                    0x7
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_DESKEW_DM_DM_EVEN_DELAY_SHFT                                    0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_ADDR                                          (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000080)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_RMSK                                                0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_ADDR                                          (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000084)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_RMSK                                                0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_ADDR                                          (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000088)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_RMSK                                                0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_ADDR                                          (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000008c)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_RMSK                                                0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_ADDR                                               (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000098)
#define HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_RMSK                                                    0x333
#define HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_RD_CLK_LP_DELAY_BMSK                                    0x300
#define HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_RD_CLK_LP_DELAY_SHFT                                      0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_RD_CDC_LP_DELAY_BMSK                                     0x30
#define HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_RD_CDC_LP_DELAY_SHFT                                      0x4
#define HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_WR_CDC_LP_DELAY_BMSK                                      0x3
#define HWIO_CH0_DQ0_DDRPHY_DQ_LP_DELAY_WR_CDC_LP_DELAY_SHFT                                      0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_ADDR                                              (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000009c)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_RMSK                                                 0x33331
#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_RD_CLK_DELAY_SEL_BMSK                                0x30000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_RD_CLK_DELAY_SEL_SHFT                                   0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_RD_CDC_DELAY_SEL_BMSK                                 0x3000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_RD_CDC_DELAY_SEL_SHFT                                    0xc
#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_WR_CDC_DELAY_SEL_BMSK                                  0x300
#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_WR_CDC_DELAY_SEL_SHFT                                    0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_CDC_HP_ENABLE_BMSK                                      0x20
#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_CDC_HP_ENABLE_SHFT                                       0x5
#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_CDC_LP_ENABLE_BMSK                                      0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_CDC_LP_ENABLE_SHFT                                       0x4
#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_CDC_LP_MODE_BMSK                                         0x1
#define HWIO_CH0_DQ0_DDRPHY_DQ_DELAY_SEL_CDC_LP_MODE_SHFT                                         0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR                                         (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000a0)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK                                         0x9f1f9f9f
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                        0x80000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                              0x1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                             0x1f000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                   0x18
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                               0x1f0000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                   0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                            0x8000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                               0xf
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                              0x1f00
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                 0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                              0x80
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                               0x7
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                                0x1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                 0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR                                      (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000a4)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK                                          0x1f1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_BMSK                                 0x1f00
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_SHFT                                    0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_BMSK                                   0x1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_SHFT                                    0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR                                        (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000b0)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK                                        0x9f1f9f9f
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                       0x80000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                             0x1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                            0x1f000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                  0x18
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                              0x1f0000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                  0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                           0x8000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                              0xf
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                             0x1f00
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                             0x80
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                              0x7
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                               0x1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR                                     (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000b4)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK                                         0x1f1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_BMSK                                0x1f00
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_SHFT                                   0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_BMSK                                  0x1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_SHFT                                   0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_ADDR                                                (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000c0)
#define HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_RMSK                                                      0x31
#define HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_LDO_EN_BMSK                                               0x20
#define HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_LDO_EN_SHFT                                                0x5
#define HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_BYPASS_EN_BMSK                                            0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_BYPASS_EN_SHFT                                             0x4
#define HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_TEST_EN_BMSK                                               0x1
#define HWIO_CH0_DQ0_DDRPHY_DQ_LDO_CFG_TEST_EN_SHFT                                               0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_ADDR                                                (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000c4)
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_RMSK                                                0x873fff3f
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_BMSK                                 0x80000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_SHFT                                       0x1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_BMSK                                     0x7000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_SHFT                                          0x18
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_BMSK                                 0x3f0000
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_SHFT                                     0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_BMSK                                       0xf800
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_SHFT                                          0xb
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_BMSK                                        0x700
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_SHFT                                          0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_BMSK                                          0x3f
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_SHFT                                           0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_TEST_CFG_ADDR                                           (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000c8)
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_TEST_CFG_RMSK                                                  0x1
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_TEST_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_CDC_TEST_CFG_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_CDC_TEST_CFG_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_TEST_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_CDC_TEST_CFG_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_TEST_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_CDC_TEST_CFG_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_TEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_CDC_TEST_CFG_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_CDC_TEST_CFG_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_TEST_CFG_TEST_EN_BMSK                                          0x1
#define HWIO_CH0_DQ0_DDRPHY_DQ_CDC_TEST_CFG_TEST_EN_SHFT                                          0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_ADDR                                               (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000e0)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_STATUS_ADDR                                            (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000e4)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_STATUS_RMSK                                                0x1f11
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_STATUS_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_STATUS_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_STATUS_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC0_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_ADDR                                               (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000f0)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_STATUS_ADDR                                            (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000f4)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_STATUS_RMSK                                                0x1f11
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_STATUS_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_STATUS_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_STATUS_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH0_DQ0_DDRPHY_DQ_DCC1_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_ADDR                                               (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000110)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_RMSK                                               0xc000ffff
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_BMSK                           0x80000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_SHFT                                 0x1f
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_BMSK                0x40000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_SHFT                      0x1e
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_BMSK                             0xff00
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_SHFT                                0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_BMSK                              0xff
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_SHFT                               0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG1_ADDR                                               (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000114)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG1_RMSK                                               0x7fff00ff
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG1_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG1_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG1_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG1_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG1_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG1_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG1_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG1_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_BMSK                         0x7fff0000
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_SHFT                               0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_BMSK                          0xff
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_SHFT                           0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG2_ADDR                                               (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000118)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG2_RMSK                                                0x7ff00ff
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG2_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG2_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG2_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG2_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG2_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG2_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG2_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG2_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_BMSK                      0x7ff0000
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_SHFT                           0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_BMSK                            0xff
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_SHFT                             0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG3_ADDR                                               (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000011c)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG3_RMSK                                                 0xff00ff
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG3_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG3_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG3_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG3_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG3_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG3_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG3_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG3_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_BMSK               0xff0000
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_SHFT                   0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_BMSK                    0xff
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_SHFT                     0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_ADDR                                               (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000120)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_RMSK                                               0xff1fffff
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_SETTLING_TIME_VAL_BMSK                    0xff000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_SETTLING_TIME_VAL_SHFT                          0x18
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_SETTLING_TIME_VAL_BMSK                      0x1f0000
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_SETTLING_TIME_VAL_SHFT                          0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_THRESHOLD_PERIOD_BMSK                         0xff00
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_THRESHOLD_PERIOD_SHFT                            0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_THRESHOLD_PERIOD_BMSK                           0xff
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_THRESHOLD_PERIOD_SHFT                            0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG5_ADDR                                               (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000124)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG5_RMSK                                                    0x7ff
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG5_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG5_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG5_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG5_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG5_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG5_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG5_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG5_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG5_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_BMSK                       0x7ff
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_SHFT                         0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_ADDR                                             (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000130)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_RMSK                                             0x3fffffff
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_BMSK                              0x20000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_SHFT                                    0x1d
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_BMSK                              0x10000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_SHFT                                    0x1c
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_BMSK                              0x8000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_SHFT                                   0x1b
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_BMSK                              0x4000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_SHFT                                   0x1a
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_BMSK                              0x2000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_SHFT                                   0x19
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_BMSK                     0x1f00000
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_SHFT                          0x14
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_BMSK                              0x80000
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_SHFT                                 0x13
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_BMSK                              0x40000
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_SHFT                                 0x12
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_BMSK                        0x20000
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_SHFT                           0x11
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_BMSK                             0x1f000
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_SHFT                                 0xc
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_BMSK                                0x800
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_SHFT                                  0xb
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_BMSK                    0x780
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_SHFT                      0x7
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_LDO_ENABLE_BMSK                                    0x40
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_LDO_ENABLE_SHFT                                     0x6
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_BMSK                            0x38
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_SHFT                             0x3
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_BMSK                             0x4
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_SHFT                             0x2
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_BMSK                 0x3
#define HWIO_CH0_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_SHFT                 0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_ADDR                                          (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000014c)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_RMSK                                          0x1fffffff
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_TXCLK_CURR_OVRD_BMSK                          0x10000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_TXCLK_CURR_OVRD_SHFT                                0x1c
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_OVRD_BMSK                              0x8000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_OVRD_SHFT                                   0x1b
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_BMSK                                 0x4000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_SHFT                                      0x1a
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_BMSK                   0x2000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_SHFT                        0x19
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_BMSK                 0x1000000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_SHFT                      0x18
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_BMSK                          0x800000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_SHFT                              0x17
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_BMSK                               0x400000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_SHFT                                   0x16
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_BMSK                                    0x200000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_SHFT                                        0x15
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_BMSK                                 0x100000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_SHFT                                     0x14
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_BMSK                        0x80000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_SHFT                           0x13
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_BMSK                       0x40000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_SHFT                          0x12
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_BMSK                                     0x20000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_SHFT                                        0x11
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_BMSK                               0x10000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_SHFT                                  0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_BMSK                                0x8000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_SHFT                                   0xf
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_BMSK                                  0x4000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_SHFT                                     0xe
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_BMSK                                  0x2000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_SHFT                                     0xd
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_BMSK                                  0x1000
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_SHFT                                     0xc
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_BMSK                                      0x800
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_SHFT                                        0xb
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_BMSK                                     0x400
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_SHFT                                       0xa
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_BMSK                                     0x200
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_SHFT                                       0x9
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_BMSK                               0x100
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_SHFT                                 0x8
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_BMSK                              0x80
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_SHFT                               0x7
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_BMSK                                  0x40
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_SHFT                                   0x6
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_BMSK                                        0x20
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_SHFT                                         0x5
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_BMSK                               0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_SHFT                                0x4
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_BMSK                                       0xe
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_SHFT                                       0x1
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_BMSK                                0x1
#define HWIO_CH0_DQ0_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_SHFT                                0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_RB_STATUS_ADDR                                              (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000160)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RB_STATUS_RMSK                                                    0x30
#define HWIO_CH0_DQ0_DDRPHY_DQ_RB_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RB_STATUS_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_RB_STATUS_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RB_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_RB_STATUS_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_RB_STATUS_DCC1_DCC_IN_PROGRESS_BMSK                               0x20
#define HWIO_CH0_DQ0_DDRPHY_DQ_RB_STATUS_DCC1_DCC_IN_PROGRESS_SHFT                                0x5
#define HWIO_CH0_DQ0_DDRPHY_DQ_RB_STATUS_DCC0_DCC_IN_PROGRESS_BMSK                               0x10
#define HWIO_CH0_DQ0_DDRPHY_DQ_RB_STATUS_DCC0_DCC_IN_PROGRESS_SHFT                                0x4

#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_CFG_ADDR                                               (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000170)
#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_CFG_RMSK                                               0xffffffff
#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_MISR_CFG_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_MISR_CFG_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_MISR_CFG_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ0_DDRPHY_DQ_MISR_CFG_ADDR,v)
#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ0_DDRPHY_DQ_MISR_CFG_ADDR,m,v,HWIO_CH0_DQ0_DDRPHY_DQ_MISR_CFG_IN)
#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_CFG_SEED_VALUE_BMSK                                    0xffffffff
#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_CFG_SEED_VALUE_SHFT                                           0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR                                       (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000178)
#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_RMSK                                       0xffffffff
#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_SIGNATURE_BMSK                             0xffffffff
#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_SIGNATURE_SHFT                                    0x0

#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_ADDR                                        (CH0_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000017c)
#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_RMSK                                        0xffffffff
#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_ADDR, HWIO_CH0_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_RMSK)
#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_ADDR, m)
#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_SIGNATURE_BMSK                              0xffffffff
#define HWIO_CH0_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_SIGNATURE_SHFT                                     0x0

/*----------------------------------------------------------------------------
 * MODULE: CH0_DQ1_DDRPHY_DQ
 *--------------------------------------------------------------------------*/

#define CH0_DQ1_DDRPHY_DQ_REG_BASE                                                         (EBI1_PHY_CFG_BASE      + 0x00001000)

#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_ADDR                                                (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000000)
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_RMSK                                                0xf330f303
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_BMSK                                0x80000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_SHFT                                      0x1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_BMSK                                 0x40000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_SHFT                                       0x1e
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_BMSK                                      0x20000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_SHFT                                            0x1d
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_BMSK                                   0x10000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_SHFT                                         0x1c
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_MISR_EN_BMSK                                         0x2000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_MISR_EN_SHFT                                              0x19
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_BMSK                               0x1000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_SHFT                                    0x18
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_BMSK                                 0x200000
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_SHFT                                     0x15
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_BMSK                                 0x100000
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_SHFT                                     0x14
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_BMSK                                        0x8000
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_SHFT                                           0xf
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_BMSK                                      0x6000
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_SHFT                                         0xd
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_BMSK                                       0x1000
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_SHFT                                          0xc
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_DCC1_BYPASS_BMSK                                         0x200
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_DCC1_BYPASS_SHFT                                           0x9
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_DCC0_BYPASS_BMSK                                         0x100
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_DCC0_BYPASS_SHFT                                           0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_BMSK                                           0x2
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_SHFT                                           0x1
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_CDC_TEST_EN_BMSK                                           0x1
#define HWIO_CH0_DQ1_DDRPHY_DQ_TOP_CFG_CDC_TEST_EN_SHFT                                           0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_INFO_ADDR                                                (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000004)
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_INFO_RMSK                                                   0xfffff
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_INFO_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_HW_INFO_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_HW_INFO_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_HW_INFO_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_INFO_CORE_ID_BMSK                                           0xf0000
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_INFO_CORE_ID_SHFT                                              0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_INFO_MAJOR_REV_BMSK                                          0xf000
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_INFO_MAJOR_REV_SHFT                                             0xc
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_INFO_BRANCH_REV_BMSK                                          0xf00
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_INFO_BRANCH_REV_SHFT                                            0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_INFO_MINOR_REV_BMSK                                            0xff
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_INFO_MINOR_REV_SHFT                                             0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_VERSION_ADDR                                             (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000008)
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_VERSION_RMSK                                             0xffffffff
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_HW_VERSION_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_HW_VERSION_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_HW_VERSION_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_VERSION_MAJOR_BMSK                                       0xf0000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_VERSION_MAJOR_SHFT                                             0x1c
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_VERSION_MINOR_BMSK                                        0xfff0000
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_VERSION_MINOR_SHFT                                             0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_VERSION_STEP_BMSK                                            0xffff
#define HWIO_CH0_DQ1_DDRPHY_DQ_HW_VERSION_STEP_SHFT                                               0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_ADDR                                               (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000010)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_RMSK                                               0xf7fff777
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_SHFT                                          0x1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_SHFT                                          0x1e
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_BMSK                                    0x20000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_SHFT                                          0x1d
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_BMSK                                    0x10000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_SHFT                                          0x1c
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_BMSK                                    0x4000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_SHFT                                         0x1a
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_ODT_BMSK                                         0x3000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_ODT_SHFT                                              0x18
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_BMSK                                       0xc00000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_SHFT                                           0x16
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_PREDRV_CTL_BMSK                                   0x300000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_PREDRV_CTL_SHFT                                       0x14
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_BMSK                                         0xc0000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_SHFT                                            0x12
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_BMSK                                         0x30000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_SHFT                                            0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_BMSK                                     0xc000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_SHFT                                        0xe
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_BMSK                                    0x3000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_SHFT                                       0xc
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_BMSK                                           0x400
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_SHFT                                             0xa
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_BMSK                                           0x200
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_SHFT                                             0x9
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_BMSK                                           0x100
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_SHFT                                             0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_BMSK                                             0x70
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_SHFT                                              0x4
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_DCC_BMSK                                               0x7
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_DCC_SHFT                                               0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_ADDR                                               (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000014)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_RMSK                                               0xffffdff7
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_BMSK                                   0x80000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_SHFT                                         0x1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_BMSK                                   0x40000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_SHFT                                         0x1e
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_BMSK                                   0x20000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_SHFT                                         0x1d
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_CMFB_ENA_BMSK                                  0x10000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_CMFB_ENA_SHFT                                        0x1c
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_BMSK                                    0x8000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_SHFT                                         0x1b
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_BMSK                                   0x4000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_SHFT                                        0x1a
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_ODT_BMSK                                        0x3000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_ODT_SHFT                                             0x18
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_BMSK                                       0x800000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_SHFT                                           0x17
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_BMSK                                       0x400000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_SHFT                                           0x16
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_PREDRV_CTL_BMSK                                  0x300000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_PREDRV_CTL_SHFT                                      0x14
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_BMSK                                        0xc0000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_SHFT                                           0x12
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_BMSK                                        0x30000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_SHFT                                           0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_BMSK                                        0xc000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_SHFT                                           0xe
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_CURR_MODE_BMSK                                     0x1000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_CURR_MODE_SHFT                                        0xc
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_RCODE_BMSK                                     0xc00
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_RCODE_SHFT                                       0xa
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_CSCODE_BMSK                                    0x300
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_CSCODE_SHFT                                      0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_BMSK                                           0x80
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_SHFT                                            0x7
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_BMSK                                            0x70
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_SHFT                                             0x4
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_DCC_BMSK                                              0x7
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_DCC_SHFT                                              0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_ADDR                                               (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000018)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_RMSK                                               0x3f3f3f3f
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_BMSK                                  0x20000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_SHFT                                        0x1d
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_BMSK                             0x10000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_SHFT                                   0x1c
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_BMSK                                    0xf000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_SHFT                                         0x18
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_BMSK                                      0x3c0000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_SHFT                                          0x12
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_BMSK                                  0x20000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_SHFT                                     0x11
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_BMSK                                    0x10000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_SHFT                                       0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_BMSK                            0x3f00
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_SHFT                               0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_BMSK                                      0x3f
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_SHFT                                       0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_ADDR                                               (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000020)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_RMSK                                               0xc730ff13
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_SHFT                                          0x1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_SHFT                                          0x1e
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_BMSK                                       0x4000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_SHFT                                            0x1a
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DM_MP_EN_BMSK                                       0x2000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DM_MP_EN_SHFT                                            0x19
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DM_LP_EN_BMSK                                       0x1000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DM_LP_EN_SHFT                                            0x18
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_BMSK                              0x200000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_SHFT                                  0x15
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_BMSK                              0x100000
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_SHFT                                  0x14
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DQ_IE_OE_BMSK                                          0xff00
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DQ_IE_OE_SHFT                                             0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DQS_IE_OE_BMSK                                           0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DQS_IE_OE_SHFT                                            0x4
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DM_IE_BMSK                                                0x2
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DM_IE_SHFT                                                0x1
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DM_OE_BMSK                                                0x1
#define HWIO_CH0_DQ1_DDRPHY_DQ_PAD_CFG3_DM_OE_SHFT                                                0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_ADDR                                          (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000028)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_RMSK                                                 0x1
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_BMSK                                      0x1
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_SHFT                                      0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_DELAY_ADDR                                            (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000002c)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_DELAY_RMSK                                                 0x77f
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_DELAY_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_DELAY_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_DELAY_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_DELAY_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_DELAY_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_DELAY_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_DELAY_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_DELAY_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_DELAY_WRDELAY_FLAG_BMSK                                    0x700
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_DELAY_WRDELAY_FLAG_SHFT                                      0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_DELAY_WRLVL_DELAY_BMSK                                      0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_DELAY_WRLVL_DELAY_SHFT                                       0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_STATUS_ADDR                                           (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000030)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_STATUS_RMSK                                                 0xff
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_STATUS_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_STATUS_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_STATUS_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_STATUS_WRLVL_STATUS_BMSK                                    0xff
#define HWIO_CH0_DQ1_DDRPHY_DQ_WRLVL_STATUS_WRLVL_STATUS_SHFT                                     0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_ADDR                                          (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000034)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_RMSK                                                0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_ADDR                                          (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000038)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_RMSK                                                0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_ADDR                                          (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000003c)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_RMSK                                                0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_ADDR                                          (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000040)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_RMSK                                                0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_ADDR                                          (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000058)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_RMSK                                                0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_ADDR                                          (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000005c)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_RMSK                                                0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_ADDR                                          (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000060)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_RMSK                                                0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_ADDR                                          (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000064)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_RMSK                                                0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_ADDR                                           (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000006c)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_RMSK                                           0x77777777
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ7_DELAY_BMSK                                 0x70000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ7_DELAY_SHFT                                       0x1c
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ6_DELAY_BMSK                                  0x7000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ6_DELAY_SHFT                                       0x18
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ5_DELAY_BMSK                                   0x700000
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ5_DELAY_SHFT                                       0x14
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ4_DELAY_BMSK                                    0x70000
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ4_DELAY_SHFT                                       0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ3_DELAY_BMSK                                     0x7000
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ3_DELAY_SHFT                                        0xc
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ2_DELAY_BMSK                                      0x700
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ2_DELAY_SHFT                                        0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ1_DELAY_BMSK                                       0x70
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ1_DELAY_SHFT                                        0x4
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ0_DELAY_BMSK                                        0x7
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ0_DELAY_SHFT                                        0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DM_ADDR                                           (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000070)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DM_RMSK                                                  0x7
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DM_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DM_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DM_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DM_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DM_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DM_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DM_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DM_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DM_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DM_DM_DELAY_BMSK                                         0x7
#define HWIO_CH0_DQ1_DDRPHY_DQ_WR_DESKEW_DM_DM_DELAY_SHFT                                         0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR                                      (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000074)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_RMSK                                      0x77777777
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ7_DELAY_BMSK                            0x70000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ7_DELAY_SHFT                                  0x1c
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ6_DELAY_BMSK                             0x7000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ6_DELAY_SHFT                                  0x18
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ5_DELAY_BMSK                              0x700000
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ5_DELAY_SHFT                                  0x14
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ4_DELAY_BMSK                               0x70000
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ4_DELAY_SHFT                                  0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ3_DELAY_BMSK                                0x7000
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ3_DELAY_SHFT                                   0xc
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ2_DELAY_BMSK                                 0x700
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ2_DELAY_SHFT                                   0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ1_DELAY_BMSK                                  0x70
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ1_DELAY_SHFT                                   0x4
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ0_DELAY_BMSK                                   0x7
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ0_DELAY_SHFT                                   0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR                                       (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000078)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_RMSK                                       0x77777777
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ7_DELAY_BMSK                             0x70000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ7_DELAY_SHFT                                   0x1c
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ6_DELAY_BMSK                              0x7000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ6_DELAY_SHFT                                   0x18
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ5_DELAY_BMSK                               0x700000
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ5_DELAY_SHFT                                   0x14
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ4_DELAY_BMSK                                0x70000
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ4_DELAY_SHFT                                   0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ3_DELAY_BMSK                                 0x7000
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ3_DELAY_SHFT                                    0xc
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ2_DELAY_BMSK                                  0x700
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ2_DELAY_SHFT                                    0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ1_DELAY_BMSK                                   0x70
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ1_DELAY_SHFT                                    0x4
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ0_DELAY_BMSK                                    0x7
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ0_DELAY_SHFT                                    0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DM_ADDR                                           (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000007c)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DM_RMSK                                                 0x77
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DM_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DM_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DM_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DM_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DM_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DM_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DM_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DM_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DM_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DM_DM_ODD_DELAY_BMSK                                    0x70
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DM_DM_ODD_DELAY_SHFT                                     0x4
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DM_DM_EVEN_DELAY_BMSK                                    0x7
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_DESKEW_DM_DM_EVEN_DELAY_SHFT                                    0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_ADDR                                          (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000080)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_RMSK                                                0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_ADDR                                          (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000084)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_RMSK                                                0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_ADDR                                          (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000088)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_RMSK                                                0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_ADDR                                          (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000008c)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_RMSK                                                0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_ADDR                                               (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000098)
#define HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_RMSK                                                    0x333
#define HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_RD_CLK_LP_DELAY_BMSK                                    0x300
#define HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_RD_CLK_LP_DELAY_SHFT                                      0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_RD_CDC_LP_DELAY_BMSK                                     0x30
#define HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_RD_CDC_LP_DELAY_SHFT                                      0x4
#define HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_WR_CDC_LP_DELAY_BMSK                                      0x3
#define HWIO_CH0_DQ1_DDRPHY_DQ_LP_DELAY_WR_CDC_LP_DELAY_SHFT                                      0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_ADDR                                              (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000009c)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_RMSK                                                 0x33331
#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_RD_CLK_DELAY_SEL_BMSK                                0x30000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_RD_CLK_DELAY_SEL_SHFT                                   0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_RD_CDC_DELAY_SEL_BMSK                                 0x3000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_RD_CDC_DELAY_SEL_SHFT                                    0xc
#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_WR_CDC_DELAY_SEL_BMSK                                  0x300
#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_WR_CDC_DELAY_SEL_SHFT                                    0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_CDC_HP_ENABLE_BMSK                                      0x20
#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_CDC_HP_ENABLE_SHFT                                       0x5
#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_CDC_LP_ENABLE_BMSK                                      0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_CDC_LP_ENABLE_SHFT                                       0x4
#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_CDC_LP_MODE_BMSK                                         0x1
#define HWIO_CH0_DQ1_DDRPHY_DQ_DELAY_SEL_CDC_LP_MODE_SHFT                                         0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR                                         (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000a0)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK                                         0x9f1f9f9f
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                        0x80000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                              0x1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                             0x1f000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                   0x18
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                               0x1f0000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                   0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                            0x8000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                               0xf
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                              0x1f00
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                 0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                              0x80
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                               0x7
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                                0x1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                 0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR                                      (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000a4)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK                                          0x1f1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_BMSK                                 0x1f00
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_SHFT                                    0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_BMSK                                   0x1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_SHFT                                    0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR                                        (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000b0)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK                                        0x9f1f9f9f
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                       0x80000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                             0x1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                            0x1f000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                  0x18
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                              0x1f0000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                  0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                           0x8000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                              0xf
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                             0x1f00
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                             0x80
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                              0x7
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                               0x1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR                                     (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000b4)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK                                         0x1f1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_BMSK                                0x1f00
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_SHFT                                   0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_BMSK                                  0x1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_SHFT                                   0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_ADDR                                                (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000c0)
#define HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_RMSK                                                      0x31
#define HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_LDO_EN_BMSK                                               0x20
#define HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_LDO_EN_SHFT                                                0x5
#define HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_BYPASS_EN_BMSK                                            0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_BYPASS_EN_SHFT                                             0x4
#define HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_TEST_EN_BMSK                                               0x1
#define HWIO_CH0_DQ1_DDRPHY_DQ_LDO_CFG_TEST_EN_SHFT                                               0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_ADDR                                                (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000c4)
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_RMSK                                                0x873fff3f
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_BMSK                                 0x80000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_SHFT                                       0x1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_BMSK                                     0x7000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_SHFT                                          0x18
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_BMSK                                 0x3f0000
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_SHFT                                     0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_BMSK                                       0xf800
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_SHFT                                          0xb
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_BMSK                                        0x700
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_SHFT                                          0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_BMSK                                          0x3f
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_SHFT                                           0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_TEST_CFG_ADDR                                           (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000c8)
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_TEST_CFG_RMSK                                                  0x1
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_TEST_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_CDC_TEST_CFG_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_CDC_TEST_CFG_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_TEST_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_CDC_TEST_CFG_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_TEST_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_CDC_TEST_CFG_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_TEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_CDC_TEST_CFG_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_CDC_TEST_CFG_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_TEST_CFG_TEST_EN_BMSK                                          0x1
#define HWIO_CH0_DQ1_DDRPHY_DQ_CDC_TEST_CFG_TEST_EN_SHFT                                          0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_ADDR                                               (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000e0)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_STATUS_ADDR                                            (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000e4)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_STATUS_RMSK                                                0x1f11
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_STATUS_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_STATUS_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_STATUS_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC0_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_ADDR                                               (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000f0)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_STATUS_ADDR                                            (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000f4)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_STATUS_RMSK                                                0x1f11
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_STATUS_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_STATUS_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_STATUS_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH0_DQ1_DDRPHY_DQ_DCC1_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_ADDR                                               (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000110)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_RMSK                                               0xc000ffff
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_BMSK                           0x80000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_SHFT                                 0x1f
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_BMSK                0x40000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_SHFT                      0x1e
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_BMSK                             0xff00
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_SHFT                                0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_BMSK                              0xff
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_SHFT                               0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG1_ADDR                                               (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000114)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG1_RMSK                                               0x7fff00ff
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG1_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG1_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG1_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG1_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG1_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG1_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG1_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG1_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_BMSK                         0x7fff0000
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_SHFT                               0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_BMSK                          0xff
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_SHFT                           0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG2_ADDR                                               (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000118)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG2_RMSK                                                0x7ff00ff
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG2_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG2_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG2_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG2_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG2_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG2_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG2_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG2_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_BMSK                      0x7ff0000
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_SHFT                           0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_BMSK                            0xff
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_SHFT                             0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG3_ADDR                                               (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000011c)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG3_RMSK                                                 0xff00ff
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG3_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG3_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG3_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG3_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG3_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG3_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG3_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG3_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_BMSK               0xff0000
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_SHFT                   0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_BMSK                    0xff
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_SHFT                     0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_ADDR                                               (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000120)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_RMSK                                               0xff1fffff
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_SETTLING_TIME_VAL_BMSK                    0xff000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_SETTLING_TIME_VAL_SHFT                          0x18
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_SETTLING_TIME_VAL_BMSK                      0x1f0000
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_SETTLING_TIME_VAL_SHFT                          0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_THRESHOLD_PERIOD_BMSK                         0xff00
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_THRESHOLD_PERIOD_SHFT                            0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_THRESHOLD_PERIOD_BMSK                           0xff
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_THRESHOLD_PERIOD_SHFT                            0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG5_ADDR                                               (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000124)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG5_RMSK                                                    0x7ff
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG5_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG5_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG5_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG5_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG5_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG5_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG5_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG5_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG5_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_BMSK                       0x7ff
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_SHFT                         0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_ADDR                                             (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000130)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_RMSK                                             0x3fffffff
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_BMSK                              0x20000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_SHFT                                    0x1d
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_BMSK                              0x10000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_SHFT                                    0x1c
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_BMSK                              0x8000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_SHFT                                   0x1b
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_BMSK                              0x4000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_SHFT                                   0x1a
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_BMSK                              0x2000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_SHFT                                   0x19
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_BMSK                     0x1f00000
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_SHFT                          0x14
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_BMSK                              0x80000
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_SHFT                                 0x13
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_BMSK                              0x40000
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_SHFT                                 0x12
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_BMSK                        0x20000
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_SHFT                           0x11
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_BMSK                             0x1f000
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_SHFT                                 0xc
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_BMSK                                0x800
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_SHFT                                  0xb
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_BMSK                    0x780
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_SHFT                      0x7
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_LDO_ENABLE_BMSK                                    0x40
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_LDO_ENABLE_SHFT                                     0x6
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_BMSK                            0x38
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_SHFT                             0x3
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_BMSK                             0x4
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_SHFT                             0x2
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_BMSK                 0x3
#define HWIO_CH0_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_SHFT                 0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_ADDR                                          (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000014c)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_RMSK                                          0x1fffffff
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_TXCLK_CURR_OVRD_BMSK                          0x10000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_TXCLK_CURR_OVRD_SHFT                                0x1c
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_OVRD_BMSK                              0x8000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_OVRD_SHFT                                   0x1b
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_BMSK                                 0x4000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_SHFT                                      0x1a
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_BMSK                   0x2000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_SHFT                        0x19
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_BMSK                 0x1000000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_SHFT                      0x18
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_BMSK                          0x800000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_SHFT                              0x17
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_BMSK                               0x400000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_SHFT                                   0x16
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_BMSK                                    0x200000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_SHFT                                        0x15
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_BMSK                                 0x100000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_SHFT                                     0x14
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_BMSK                        0x80000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_SHFT                           0x13
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_BMSK                       0x40000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_SHFT                          0x12
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_BMSK                                     0x20000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_SHFT                                        0x11
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_BMSK                               0x10000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_SHFT                                  0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_BMSK                                0x8000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_SHFT                                   0xf
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_BMSK                                  0x4000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_SHFT                                     0xe
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_BMSK                                  0x2000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_SHFT                                     0xd
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_BMSK                                  0x1000
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_SHFT                                     0xc
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_BMSK                                      0x800
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_SHFT                                        0xb
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_BMSK                                     0x400
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_SHFT                                       0xa
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_BMSK                                     0x200
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_SHFT                                       0x9
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_BMSK                               0x100
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_SHFT                                 0x8
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_BMSK                              0x80
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_SHFT                               0x7
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_BMSK                                  0x40
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_SHFT                                   0x6
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_BMSK                                        0x20
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_SHFT                                         0x5
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_BMSK                               0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_SHFT                                0x4
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_BMSK                                       0xe
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_SHFT                                       0x1
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_BMSK                                0x1
#define HWIO_CH0_DQ1_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_SHFT                                0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_RB_STATUS_ADDR                                              (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000160)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RB_STATUS_RMSK                                                    0x30
#define HWIO_CH0_DQ1_DDRPHY_DQ_RB_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RB_STATUS_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_RB_STATUS_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RB_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_RB_STATUS_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_RB_STATUS_DCC1_DCC_IN_PROGRESS_BMSK                               0x20
#define HWIO_CH0_DQ1_DDRPHY_DQ_RB_STATUS_DCC1_DCC_IN_PROGRESS_SHFT                                0x5
#define HWIO_CH0_DQ1_DDRPHY_DQ_RB_STATUS_DCC0_DCC_IN_PROGRESS_BMSK                               0x10
#define HWIO_CH0_DQ1_DDRPHY_DQ_RB_STATUS_DCC0_DCC_IN_PROGRESS_SHFT                                0x4

#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_CFG_ADDR                                               (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000170)
#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_CFG_RMSK                                               0xffffffff
#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_MISR_CFG_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_MISR_CFG_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_MISR_CFG_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ1_DDRPHY_DQ_MISR_CFG_ADDR,v)
#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ1_DDRPHY_DQ_MISR_CFG_ADDR,m,v,HWIO_CH0_DQ1_DDRPHY_DQ_MISR_CFG_IN)
#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_CFG_SEED_VALUE_BMSK                                    0xffffffff
#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_CFG_SEED_VALUE_SHFT                                           0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR                                       (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000178)
#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_RMSK                                       0xffffffff
#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_SIGNATURE_BMSK                             0xffffffff
#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_SIGNATURE_SHFT                                    0x0

#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_ADDR                                        (CH0_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000017c)
#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_RMSK                                        0xffffffff
#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_ADDR, HWIO_CH0_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_RMSK)
#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_ADDR, m)
#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_SIGNATURE_BMSK                              0xffffffff
#define HWIO_CH0_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_SIGNATURE_SHFT                                     0x0

/*----------------------------------------------------------------------------
 * MODULE: CH0_DQ2_DDRPHY_DQ
 *--------------------------------------------------------------------------*/

#define CH0_DQ2_DDRPHY_DQ_REG_BASE                                                         (EBI1_PHY_CFG_BASE      + 0x00001800)

#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_ADDR                                                (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000000)
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_RMSK                                                0xf330f303
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_BMSK                                0x80000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_SHFT                                      0x1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_BMSK                                 0x40000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_SHFT                                       0x1e
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_BMSK                                      0x20000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_SHFT                                            0x1d
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_BMSK                                   0x10000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_SHFT                                         0x1c
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_MISR_EN_BMSK                                         0x2000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_MISR_EN_SHFT                                              0x19
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_BMSK                               0x1000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_SHFT                                    0x18
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_BMSK                                 0x200000
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_SHFT                                     0x15
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_BMSK                                 0x100000
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_SHFT                                     0x14
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_BMSK                                        0x8000
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_SHFT                                           0xf
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_BMSK                                      0x6000
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_SHFT                                         0xd
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_BMSK                                       0x1000
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_SHFT                                          0xc
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_DCC1_BYPASS_BMSK                                         0x200
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_DCC1_BYPASS_SHFT                                           0x9
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_DCC0_BYPASS_BMSK                                         0x100
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_DCC0_BYPASS_SHFT                                           0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_BMSK                                           0x2
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_SHFT                                           0x1
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_CDC_TEST_EN_BMSK                                           0x1
#define HWIO_CH0_DQ2_DDRPHY_DQ_TOP_CFG_CDC_TEST_EN_SHFT                                           0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_INFO_ADDR                                                (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000004)
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_INFO_RMSK                                                   0xfffff
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_INFO_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_HW_INFO_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_HW_INFO_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_HW_INFO_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_INFO_CORE_ID_BMSK                                           0xf0000
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_INFO_CORE_ID_SHFT                                              0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_INFO_MAJOR_REV_BMSK                                          0xf000
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_INFO_MAJOR_REV_SHFT                                             0xc
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_INFO_BRANCH_REV_BMSK                                          0xf00
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_INFO_BRANCH_REV_SHFT                                            0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_INFO_MINOR_REV_BMSK                                            0xff
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_INFO_MINOR_REV_SHFT                                             0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_VERSION_ADDR                                             (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000008)
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_VERSION_RMSK                                             0xffffffff
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_HW_VERSION_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_HW_VERSION_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_HW_VERSION_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_VERSION_MAJOR_BMSK                                       0xf0000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_VERSION_MAJOR_SHFT                                             0x1c
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_VERSION_MINOR_BMSK                                        0xfff0000
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_VERSION_MINOR_SHFT                                             0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_VERSION_STEP_BMSK                                            0xffff
#define HWIO_CH0_DQ2_DDRPHY_DQ_HW_VERSION_STEP_SHFT                                               0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_ADDR                                               (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000010)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_RMSK                                               0xf7fff777
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_SHFT                                          0x1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_SHFT                                          0x1e
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_BMSK                                    0x20000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_SHFT                                          0x1d
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_BMSK                                    0x10000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_SHFT                                          0x1c
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_BMSK                                    0x4000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_SHFT                                         0x1a
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_ODT_BMSK                                         0x3000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_ODT_SHFT                                              0x18
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_BMSK                                       0xc00000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_SHFT                                           0x16
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_PREDRV_CTL_BMSK                                   0x300000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_PREDRV_CTL_SHFT                                       0x14
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_BMSK                                         0xc0000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_SHFT                                            0x12
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_BMSK                                         0x30000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_SHFT                                            0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_BMSK                                     0xc000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_SHFT                                        0xe
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_BMSK                                    0x3000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_SHFT                                       0xc
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_BMSK                                           0x400
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_SHFT                                             0xa
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_BMSK                                           0x200
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_SHFT                                             0x9
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_BMSK                                           0x100
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_SHFT                                             0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_BMSK                                             0x70
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_SHFT                                              0x4
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_DCC_BMSK                                               0x7
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_DCC_SHFT                                               0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_ADDR                                               (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000014)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_RMSK                                               0xffffdff7
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_BMSK                                   0x80000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_SHFT                                         0x1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_BMSK                                   0x40000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_SHFT                                         0x1e
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_BMSK                                   0x20000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_SHFT                                         0x1d
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_CMFB_ENA_BMSK                                  0x10000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_CMFB_ENA_SHFT                                        0x1c
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_BMSK                                    0x8000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_SHFT                                         0x1b
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_BMSK                                   0x4000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_SHFT                                        0x1a
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_ODT_BMSK                                        0x3000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_ODT_SHFT                                             0x18
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_BMSK                                       0x800000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_SHFT                                           0x17
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_BMSK                                       0x400000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_SHFT                                           0x16
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_PREDRV_CTL_BMSK                                  0x300000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_PREDRV_CTL_SHFT                                      0x14
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_BMSK                                        0xc0000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_SHFT                                           0x12
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_BMSK                                        0x30000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_SHFT                                           0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_BMSK                                        0xc000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_SHFT                                           0xe
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_CURR_MODE_BMSK                                     0x1000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_CURR_MODE_SHFT                                        0xc
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_RCODE_BMSK                                     0xc00
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_RCODE_SHFT                                       0xa
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_CSCODE_BMSK                                    0x300
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_CSCODE_SHFT                                      0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_BMSK                                           0x80
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_SHFT                                            0x7
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_BMSK                                            0x70
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_SHFT                                             0x4
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_DCC_BMSK                                              0x7
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_DCC_SHFT                                              0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_ADDR                                               (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000018)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_RMSK                                               0x3f3f3f3f
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_BMSK                                  0x20000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_SHFT                                        0x1d
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_BMSK                             0x10000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_SHFT                                   0x1c
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_BMSK                                    0xf000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_SHFT                                         0x18
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_BMSK                                      0x3c0000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_SHFT                                          0x12
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_BMSK                                  0x20000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_SHFT                                     0x11
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_BMSK                                    0x10000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_SHFT                                       0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_BMSK                            0x3f00
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_SHFT                               0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_BMSK                                      0x3f
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_SHFT                                       0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_ADDR                                               (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000020)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_RMSK                                               0xc730ff13
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_SHFT                                          0x1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_SHFT                                          0x1e
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_BMSK                                       0x4000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_SHFT                                            0x1a
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DM_MP_EN_BMSK                                       0x2000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DM_MP_EN_SHFT                                            0x19
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DM_LP_EN_BMSK                                       0x1000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DM_LP_EN_SHFT                                            0x18
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_BMSK                              0x200000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_SHFT                                  0x15
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_BMSK                              0x100000
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_SHFT                                  0x14
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DQ_IE_OE_BMSK                                          0xff00
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DQ_IE_OE_SHFT                                             0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DQS_IE_OE_BMSK                                           0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DQS_IE_OE_SHFT                                            0x4
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DM_IE_BMSK                                                0x2
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DM_IE_SHFT                                                0x1
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DM_OE_BMSK                                                0x1
#define HWIO_CH0_DQ2_DDRPHY_DQ_PAD_CFG3_DM_OE_SHFT                                                0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_ADDR                                          (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000028)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_RMSK                                                 0x1
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_BMSK                                      0x1
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_SHFT                                      0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_DELAY_ADDR                                            (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000002c)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_DELAY_RMSK                                                 0x77f
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_DELAY_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_DELAY_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_DELAY_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_DELAY_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_DELAY_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_DELAY_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_DELAY_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_DELAY_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_DELAY_WRDELAY_FLAG_BMSK                                    0x700
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_DELAY_WRDELAY_FLAG_SHFT                                      0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_DELAY_WRLVL_DELAY_BMSK                                      0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_DELAY_WRLVL_DELAY_SHFT                                       0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_STATUS_ADDR                                           (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000030)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_STATUS_RMSK                                                 0xff
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_STATUS_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_STATUS_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_STATUS_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_STATUS_WRLVL_STATUS_BMSK                                    0xff
#define HWIO_CH0_DQ2_DDRPHY_DQ_WRLVL_STATUS_WRLVL_STATUS_SHFT                                     0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_ADDR                                          (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000034)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_RMSK                                                0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_ADDR                                          (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000038)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_RMSK                                                0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_ADDR                                          (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000003c)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_RMSK                                                0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_ADDR                                          (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000040)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_RMSK                                                0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_ADDR                                          (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000058)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_RMSK                                                0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_ADDR                                          (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000005c)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_RMSK                                                0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_ADDR                                          (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000060)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_RMSK                                                0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_ADDR                                          (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000064)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_RMSK                                                0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_ADDR                                           (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000006c)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_RMSK                                           0x77777777
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ7_DELAY_BMSK                                 0x70000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ7_DELAY_SHFT                                       0x1c
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ6_DELAY_BMSK                                  0x7000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ6_DELAY_SHFT                                       0x18
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ5_DELAY_BMSK                                   0x700000
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ5_DELAY_SHFT                                       0x14
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ4_DELAY_BMSK                                    0x70000
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ4_DELAY_SHFT                                       0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ3_DELAY_BMSK                                     0x7000
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ3_DELAY_SHFT                                        0xc
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ2_DELAY_BMSK                                      0x700
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ2_DELAY_SHFT                                        0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ1_DELAY_BMSK                                       0x70
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ1_DELAY_SHFT                                        0x4
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ0_DELAY_BMSK                                        0x7
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ0_DELAY_SHFT                                        0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DM_ADDR                                           (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000070)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DM_RMSK                                                  0x7
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DM_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DM_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DM_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DM_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DM_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DM_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DM_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DM_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DM_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DM_DM_DELAY_BMSK                                         0x7
#define HWIO_CH0_DQ2_DDRPHY_DQ_WR_DESKEW_DM_DM_DELAY_SHFT                                         0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR                                      (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000074)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_RMSK                                      0x77777777
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ7_DELAY_BMSK                            0x70000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ7_DELAY_SHFT                                  0x1c
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ6_DELAY_BMSK                             0x7000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ6_DELAY_SHFT                                  0x18
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ5_DELAY_BMSK                              0x700000
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ5_DELAY_SHFT                                  0x14
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ4_DELAY_BMSK                               0x70000
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ4_DELAY_SHFT                                  0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ3_DELAY_BMSK                                0x7000
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ3_DELAY_SHFT                                   0xc
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ2_DELAY_BMSK                                 0x700
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ2_DELAY_SHFT                                   0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ1_DELAY_BMSK                                  0x70
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ1_DELAY_SHFT                                   0x4
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ0_DELAY_BMSK                                   0x7
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ0_DELAY_SHFT                                   0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR                                       (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000078)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_RMSK                                       0x77777777
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ7_DELAY_BMSK                             0x70000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ7_DELAY_SHFT                                   0x1c
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ6_DELAY_BMSK                              0x7000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ6_DELAY_SHFT                                   0x18
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ5_DELAY_BMSK                               0x700000
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ5_DELAY_SHFT                                   0x14
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ4_DELAY_BMSK                                0x70000
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ4_DELAY_SHFT                                   0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ3_DELAY_BMSK                                 0x7000
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ3_DELAY_SHFT                                    0xc
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ2_DELAY_BMSK                                  0x700
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ2_DELAY_SHFT                                    0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ1_DELAY_BMSK                                   0x70
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ1_DELAY_SHFT                                    0x4
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ0_DELAY_BMSK                                    0x7
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ0_DELAY_SHFT                                    0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DM_ADDR                                           (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000007c)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DM_RMSK                                                 0x77
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DM_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DM_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DM_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DM_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DM_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DM_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DM_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DM_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DM_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DM_DM_ODD_DELAY_BMSK                                    0x70
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DM_DM_ODD_DELAY_SHFT                                     0x4
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DM_DM_EVEN_DELAY_BMSK                                    0x7
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_DESKEW_DM_DM_EVEN_DELAY_SHFT                                    0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_ADDR                                          (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000080)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_RMSK                                                0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_ADDR                                          (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000084)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_RMSK                                                0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_ADDR                                          (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000088)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_RMSK                                                0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_ADDR                                          (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000008c)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_RMSK                                                0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_ADDR                                               (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000098)
#define HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_RMSK                                                    0x333
#define HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_RD_CLK_LP_DELAY_BMSK                                    0x300
#define HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_RD_CLK_LP_DELAY_SHFT                                      0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_RD_CDC_LP_DELAY_BMSK                                     0x30
#define HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_RD_CDC_LP_DELAY_SHFT                                      0x4
#define HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_WR_CDC_LP_DELAY_BMSK                                      0x3
#define HWIO_CH0_DQ2_DDRPHY_DQ_LP_DELAY_WR_CDC_LP_DELAY_SHFT                                      0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_ADDR                                              (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000009c)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_RMSK                                                 0x33331
#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_RD_CLK_DELAY_SEL_BMSK                                0x30000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_RD_CLK_DELAY_SEL_SHFT                                   0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_RD_CDC_DELAY_SEL_BMSK                                 0x3000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_RD_CDC_DELAY_SEL_SHFT                                    0xc
#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_WR_CDC_DELAY_SEL_BMSK                                  0x300
#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_WR_CDC_DELAY_SEL_SHFT                                    0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_CDC_HP_ENABLE_BMSK                                      0x20
#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_CDC_HP_ENABLE_SHFT                                       0x5
#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_CDC_LP_ENABLE_BMSK                                      0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_CDC_LP_ENABLE_SHFT                                       0x4
#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_CDC_LP_MODE_BMSK                                         0x1
#define HWIO_CH0_DQ2_DDRPHY_DQ_DELAY_SEL_CDC_LP_MODE_SHFT                                         0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR                                         (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000a0)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK                                         0x9f1f9f9f
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                        0x80000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                              0x1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                             0x1f000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                   0x18
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                               0x1f0000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                   0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                            0x8000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                               0xf
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                              0x1f00
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                 0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                              0x80
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                               0x7
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                                0x1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                 0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR                                      (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000a4)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK                                          0x1f1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_BMSK                                 0x1f00
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_SHFT                                    0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_BMSK                                   0x1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_SHFT                                    0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR                                        (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000b0)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK                                        0x9f1f9f9f
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                       0x80000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                             0x1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                            0x1f000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                  0x18
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                              0x1f0000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                  0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                           0x8000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                              0xf
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                             0x1f00
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                             0x80
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                              0x7
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                               0x1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR                                     (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000b4)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK                                         0x1f1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_BMSK                                0x1f00
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_SHFT                                   0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_BMSK                                  0x1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_SHFT                                   0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_ADDR                                                (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000c0)
#define HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_RMSK                                                      0x31
#define HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_LDO_EN_BMSK                                               0x20
#define HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_LDO_EN_SHFT                                                0x5
#define HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_BYPASS_EN_BMSK                                            0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_BYPASS_EN_SHFT                                             0x4
#define HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_TEST_EN_BMSK                                               0x1
#define HWIO_CH0_DQ2_DDRPHY_DQ_LDO_CFG_TEST_EN_SHFT                                               0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_ADDR                                                (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000c4)
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_RMSK                                                0x873fff3f
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_BMSK                                 0x80000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_SHFT                                       0x1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_BMSK                                     0x7000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_SHFT                                          0x18
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_BMSK                                 0x3f0000
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_SHFT                                     0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_BMSK                                       0xf800
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_SHFT                                          0xb
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_BMSK                                        0x700
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_SHFT                                          0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_BMSK                                          0x3f
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_SHFT                                           0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_TEST_CFG_ADDR                                           (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000c8)
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_TEST_CFG_RMSK                                                  0x1
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_TEST_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_CDC_TEST_CFG_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_CDC_TEST_CFG_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_TEST_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_CDC_TEST_CFG_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_TEST_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_CDC_TEST_CFG_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_TEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_CDC_TEST_CFG_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_CDC_TEST_CFG_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_TEST_CFG_TEST_EN_BMSK                                          0x1
#define HWIO_CH0_DQ2_DDRPHY_DQ_CDC_TEST_CFG_TEST_EN_SHFT                                          0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_ADDR                                               (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000e0)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_STATUS_ADDR                                            (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000e4)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_STATUS_RMSK                                                0x1f11
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_STATUS_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_STATUS_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_STATUS_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC0_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_ADDR                                               (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000f0)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_STATUS_ADDR                                            (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000f4)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_STATUS_RMSK                                                0x1f11
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_STATUS_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_STATUS_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_STATUS_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH0_DQ2_DDRPHY_DQ_DCC1_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_ADDR                                               (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000110)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_RMSK                                               0xc000ffff
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_BMSK                           0x80000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_SHFT                                 0x1f
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_BMSK                0x40000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_SHFT                      0x1e
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_BMSK                             0xff00
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_SHFT                                0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_BMSK                              0xff
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_SHFT                               0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG1_ADDR                                               (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000114)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG1_RMSK                                               0x7fff00ff
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG1_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG1_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG1_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG1_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG1_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG1_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG1_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG1_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_BMSK                         0x7fff0000
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_SHFT                               0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_BMSK                          0xff
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_SHFT                           0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG2_ADDR                                               (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000118)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG2_RMSK                                                0x7ff00ff
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG2_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG2_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG2_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG2_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG2_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG2_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG2_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG2_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_BMSK                      0x7ff0000
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_SHFT                           0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_BMSK                            0xff
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_SHFT                             0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG3_ADDR                                               (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000011c)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG3_RMSK                                                 0xff00ff
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG3_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG3_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG3_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG3_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG3_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG3_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG3_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG3_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_BMSK               0xff0000
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_SHFT                   0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_BMSK                    0xff
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_SHFT                     0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_ADDR                                               (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000120)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_RMSK                                               0xff1fffff
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_SETTLING_TIME_VAL_BMSK                    0xff000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_SETTLING_TIME_VAL_SHFT                          0x18
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_SETTLING_TIME_VAL_BMSK                      0x1f0000
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_SETTLING_TIME_VAL_SHFT                          0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_THRESHOLD_PERIOD_BMSK                         0xff00
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_THRESHOLD_PERIOD_SHFT                            0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_THRESHOLD_PERIOD_BMSK                           0xff
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_THRESHOLD_PERIOD_SHFT                            0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG5_ADDR                                               (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000124)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG5_RMSK                                                    0x7ff
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG5_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG5_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG5_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG5_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG5_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG5_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG5_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG5_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG5_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_BMSK                       0x7ff
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_SHFT                         0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_ADDR                                             (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000130)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_RMSK                                             0x3fffffff
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_BMSK                              0x20000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_SHFT                                    0x1d
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_BMSK                              0x10000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_SHFT                                    0x1c
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_BMSK                              0x8000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_SHFT                                   0x1b
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_BMSK                              0x4000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_SHFT                                   0x1a
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_BMSK                              0x2000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_SHFT                                   0x19
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_BMSK                     0x1f00000
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_SHFT                          0x14
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_BMSK                              0x80000
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_SHFT                                 0x13
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_BMSK                              0x40000
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_SHFT                                 0x12
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_BMSK                        0x20000
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_SHFT                           0x11
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_BMSK                             0x1f000
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_SHFT                                 0xc
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_BMSK                                0x800
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_SHFT                                  0xb
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_BMSK                    0x780
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_SHFT                      0x7
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_LDO_ENABLE_BMSK                                    0x40
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_LDO_ENABLE_SHFT                                     0x6
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_BMSK                            0x38
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_SHFT                             0x3
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_BMSK                             0x4
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_SHFT                             0x2
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_BMSK                 0x3
#define HWIO_CH0_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_SHFT                 0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_ADDR                                          (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000014c)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_RMSK                                          0x1fffffff
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_TXCLK_CURR_OVRD_BMSK                          0x10000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_TXCLK_CURR_OVRD_SHFT                                0x1c
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_OVRD_BMSK                              0x8000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_OVRD_SHFT                                   0x1b
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_BMSK                                 0x4000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_SHFT                                      0x1a
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_BMSK                   0x2000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_SHFT                        0x19
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_BMSK                 0x1000000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_SHFT                      0x18
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_BMSK                          0x800000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_SHFT                              0x17
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_BMSK                               0x400000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_SHFT                                   0x16
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_BMSK                                    0x200000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_SHFT                                        0x15
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_BMSK                                 0x100000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_SHFT                                     0x14
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_BMSK                        0x80000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_SHFT                           0x13
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_BMSK                       0x40000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_SHFT                          0x12
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_BMSK                                     0x20000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_SHFT                                        0x11
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_BMSK                               0x10000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_SHFT                                  0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_BMSK                                0x8000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_SHFT                                   0xf
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_BMSK                                  0x4000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_SHFT                                     0xe
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_BMSK                                  0x2000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_SHFT                                     0xd
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_BMSK                                  0x1000
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_SHFT                                     0xc
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_BMSK                                      0x800
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_SHFT                                        0xb
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_BMSK                                     0x400
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_SHFT                                       0xa
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_BMSK                                     0x200
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_SHFT                                       0x9
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_BMSK                               0x100
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_SHFT                                 0x8
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_BMSK                              0x80
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_SHFT                               0x7
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_BMSK                                  0x40
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_SHFT                                   0x6
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_BMSK                                        0x20
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_SHFT                                         0x5
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_BMSK                               0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_SHFT                                0x4
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_BMSK                                       0xe
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_SHFT                                       0x1
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_BMSK                                0x1
#define HWIO_CH0_DQ2_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_SHFT                                0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_RB_STATUS_ADDR                                              (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000160)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RB_STATUS_RMSK                                                    0x30
#define HWIO_CH0_DQ2_DDRPHY_DQ_RB_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RB_STATUS_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_RB_STATUS_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RB_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_RB_STATUS_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_RB_STATUS_DCC1_DCC_IN_PROGRESS_BMSK                               0x20
#define HWIO_CH0_DQ2_DDRPHY_DQ_RB_STATUS_DCC1_DCC_IN_PROGRESS_SHFT                                0x5
#define HWIO_CH0_DQ2_DDRPHY_DQ_RB_STATUS_DCC0_DCC_IN_PROGRESS_BMSK                               0x10
#define HWIO_CH0_DQ2_DDRPHY_DQ_RB_STATUS_DCC0_DCC_IN_PROGRESS_SHFT                                0x4

#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_CFG_ADDR                                               (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000170)
#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_CFG_RMSK                                               0xffffffff
#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_MISR_CFG_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_MISR_CFG_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_MISR_CFG_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ2_DDRPHY_DQ_MISR_CFG_ADDR,v)
#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ2_DDRPHY_DQ_MISR_CFG_ADDR,m,v,HWIO_CH0_DQ2_DDRPHY_DQ_MISR_CFG_IN)
#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_CFG_SEED_VALUE_BMSK                                    0xffffffff
#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_CFG_SEED_VALUE_SHFT                                           0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR                                       (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000178)
#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_RMSK                                       0xffffffff
#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_SIGNATURE_BMSK                             0xffffffff
#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_SIGNATURE_SHFT                                    0x0

#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_ADDR                                        (CH0_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000017c)
#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_RMSK                                        0xffffffff
#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_ADDR, HWIO_CH0_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_RMSK)
#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_ADDR, m)
#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_SIGNATURE_BMSK                              0xffffffff
#define HWIO_CH0_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_SIGNATURE_SHFT                                     0x0

/*----------------------------------------------------------------------------
 * MODULE: CH0_DQ3_DDRPHY_DQ
 *--------------------------------------------------------------------------*/

#define CH0_DQ3_DDRPHY_DQ_REG_BASE                                                         (EBI1_PHY_CFG_BASE      + 0x00002000)

#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_ADDR                                                (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000000)
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_RMSK                                                0xf330f303
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_BMSK                                0x80000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_SHFT                                      0x1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_BMSK                                 0x40000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_SHFT                                       0x1e
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_BMSK                                      0x20000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_SHFT                                            0x1d
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_BMSK                                   0x10000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_SHFT                                         0x1c
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_MISR_EN_BMSK                                         0x2000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_MISR_EN_SHFT                                              0x19
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_BMSK                               0x1000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_SHFT                                    0x18
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_BMSK                                 0x200000
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_SHFT                                     0x15
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_BMSK                                 0x100000
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_SHFT                                     0x14
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_BMSK                                        0x8000
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_SHFT                                           0xf
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_BMSK                                      0x6000
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_SHFT                                         0xd
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_BMSK                                       0x1000
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_SHFT                                          0xc
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_DCC1_BYPASS_BMSK                                         0x200
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_DCC1_BYPASS_SHFT                                           0x9
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_DCC0_BYPASS_BMSK                                         0x100
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_DCC0_BYPASS_SHFT                                           0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_BMSK                                           0x2
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_SHFT                                           0x1
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_CDC_TEST_EN_BMSK                                           0x1
#define HWIO_CH0_DQ3_DDRPHY_DQ_TOP_CFG_CDC_TEST_EN_SHFT                                           0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_INFO_ADDR                                                (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000004)
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_INFO_RMSK                                                   0xfffff
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_INFO_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_HW_INFO_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_HW_INFO_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_HW_INFO_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_INFO_CORE_ID_BMSK                                           0xf0000
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_INFO_CORE_ID_SHFT                                              0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_INFO_MAJOR_REV_BMSK                                          0xf000
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_INFO_MAJOR_REV_SHFT                                             0xc
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_INFO_BRANCH_REV_BMSK                                          0xf00
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_INFO_BRANCH_REV_SHFT                                            0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_INFO_MINOR_REV_BMSK                                            0xff
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_INFO_MINOR_REV_SHFT                                             0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_VERSION_ADDR                                             (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000008)
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_VERSION_RMSK                                             0xffffffff
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_HW_VERSION_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_HW_VERSION_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_HW_VERSION_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_VERSION_MAJOR_BMSK                                       0xf0000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_VERSION_MAJOR_SHFT                                             0x1c
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_VERSION_MINOR_BMSK                                        0xfff0000
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_VERSION_MINOR_SHFT                                             0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_VERSION_STEP_BMSK                                            0xffff
#define HWIO_CH0_DQ3_DDRPHY_DQ_HW_VERSION_STEP_SHFT                                               0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_ADDR                                               (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000010)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_RMSK                                               0xf7fff777
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_SHFT                                          0x1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_SHFT                                          0x1e
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_BMSK                                    0x20000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_SHFT                                          0x1d
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_BMSK                                    0x10000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_SHFT                                          0x1c
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_BMSK                                    0x4000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_SHFT                                         0x1a
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_ODT_BMSK                                         0x3000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_ODT_SHFT                                              0x18
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_BMSK                                       0xc00000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_SHFT                                           0x16
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_PREDRV_CTL_BMSK                                   0x300000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_PREDRV_CTL_SHFT                                       0x14
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_BMSK                                         0xc0000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_SHFT                                            0x12
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_BMSK                                         0x30000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_SHFT                                            0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_BMSK                                     0xc000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_SHFT                                        0xe
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_BMSK                                    0x3000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_SHFT                                       0xc
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_BMSK                                           0x400
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_SHFT                                             0xa
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_BMSK                                           0x200
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_SHFT                                             0x9
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_BMSK                                           0x100
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_SHFT                                             0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_BMSK                                             0x70
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_SHFT                                              0x4
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_DCC_BMSK                                               0x7
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_DCC_SHFT                                               0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_ADDR                                               (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000014)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_RMSK                                               0xffffdff7
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_BMSK                                   0x80000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_SHFT                                         0x1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_BMSK                                   0x40000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_SHFT                                         0x1e
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_BMSK                                   0x20000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_SHFT                                         0x1d
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_CMFB_ENA_BMSK                                  0x10000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_CMFB_ENA_SHFT                                        0x1c
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_BMSK                                    0x8000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_SHFT                                         0x1b
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_BMSK                                   0x4000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_SHFT                                        0x1a
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_ODT_BMSK                                        0x3000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_ODT_SHFT                                             0x18
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_BMSK                                       0x800000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_SHFT                                           0x17
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_BMSK                                       0x400000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_SHFT                                           0x16
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_PREDRV_CTL_BMSK                                  0x300000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_PREDRV_CTL_SHFT                                      0x14
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_BMSK                                        0xc0000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_SHFT                                           0x12
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_BMSK                                        0x30000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_SHFT                                           0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_BMSK                                        0xc000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_SHFT                                           0xe
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_CURR_MODE_BMSK                                     0x1000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_CURR_MODE_SHFT                                        0xc
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_RCODE_BMSK                                     0xc00
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_RCODE_SHFT                                       0xa
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_CSCODE_BMSK                                    0x300
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_CSCODE_SHFT                                      0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_BMSK                                           0x80
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_SHFT                                            0x7
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_BMSK                                            0x70
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_SHFT                                             0x4
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_DCC_BMSK                                              0x7
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_DCC_SHFT                                              0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_ADDR                                               (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000018)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_RMSK                                               0x3f3f3f3f
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_BMSK                                  0x20000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_SHFT                                        0x1d
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_BMSK                             0x10000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_SHFT                                   0x1c
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_BMSK                                    0xf000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_SHFT                                         0x18
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_BMSK                                      0x3c0000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_SHFT                                          0x12
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_BMSK                                  0x20000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_SHFT                                     0x11
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_BMSK                                    0x10000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_SHFT                                       0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_BMSK                            0x3f00
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_SHFT                               0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_BMSK                                      0x3f
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_SHFT                                       0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_ADDR                                               (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000020)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_RMSK                                               0xc730ff13
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_SHFT                                          0x1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_SHFT                                          0x1e
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_BMSK                                       0x4000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_SHFT                                            0x1a
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DM_MP_EN_BMSK                                       0x2000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DM_MP_EN_SHFT                                            0x19
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DM_LP_EN_BMSK                                       0x1000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DM_LP_EN_SHFT                                            0x18
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_BMSK                              0x200000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_SHFT                                  0x15
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_BMSK                              0x100000
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_SHFT                                  0x14
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DQ_IE_OE_BMSK                                          0xff00
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DQ_IE_OE_SHFT                                             0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DQS_IE_OE_BMSK                                           0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DQS_IE_OE_SHFT                                            0x4
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DM_IE_BMSK                                                0x2
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DM_IE_SHFT                                                0x1
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DM_OE_BMSK                                                0x1
#define HWIO_CH0_DQ3_DDRPHY_DQ_PAD_CFG3_DM_OE_SHFT                                                0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_ADDR                                          (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000028)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_RMSK                                                 0x1
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_BMSK                                      0x1
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_SHFT                                      0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_DELAY_ADDR                                            (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000002c)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_DELAY_RMSK                                                 0x77f
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_DELAY_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_DELAY_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_DELAY_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_DELAY_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_DELAY_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_DELAY_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_DELAY_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_DELAY_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_DELAY_WRDELAY_FLAG_BMSK                                    0x700
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_DELAY_WRDELAY_FLAG_SHFT                                      0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_DELAY_WRLVL_DELAY_BMSK                                      0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_DELAY_WRLVL_DELAY_SHFT                                       0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_STATUS_ADDR                                           (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000030)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_STATUS_RMSK                                                 0xff
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_STATUS_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_STATUS_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_STATUS_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_STATUS_WRLVL_STATUS_BMSK                                    0xff
#define HWIO_CH0_DQ3_DDRPHY_DQ_WRLVL_STATUS_WRLVL_STATUS_SHFT                                     0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_ADDR                                          (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000034)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_RMSK                                                0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_ADDR                                          (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000038)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_RMSK                                                0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_ADDR                                          (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000003c)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_RMSK                                                0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_ADDR                                          (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000040)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_RMSK                                                0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_ADDR                                          (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000058)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_RMSK                                                0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_ADDR                                          (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000005c)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_RMSK                                                0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_ADDR                                          (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000060)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_RMSK                                                0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_ADDR                                          (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000064)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_RMSK                                                0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_ADDR                                           (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000006c)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_RMSK                                           0x77777777
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ7_DELAY_BMSK                                 0x70000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ7_DELAY_SHFT                                       0x1c
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ6_DELAY_BMSK                                  0x7000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ6_DELAY_SHFT                                       0x18
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ5_DELAY_BMSK                                   0x700000
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ5_DELAY_SHFT                                       0x14
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ4_DELAY_BMSK                                    0x70000
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ4_DELAY_SHFT                                       0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ3_DELAY_BMSK                                     0x7000
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ3_DELAY_SHFT                                        0xc
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ2_DELAY_BMSK                                      0x700
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ2_DELAY_SHFT                                        0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ1_DELAY_BMSK                                       0x70
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ1_DELAY_SHFT                                        0x4
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ0_DELAY_BMSK                                        0x7
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ0_DELAY_SHFT                                        0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DM_ADDR                                           (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000070)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DM_RMSK                                                  0x7
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DM_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DM_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DM_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DM_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DM_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DM_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DM_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DM_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DM_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DM_DM_DELAY_BMSK                                         0x7
#define HWIO_CH0_DQ3_DDRPHY_DQ_WR_DESKEW_DM_DM_DELAY_SHFT                                         0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR                                      (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000074)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_RMSK                                      0x77777777
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ7_DELAY_BMSK                            0x70000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ7_DELAY_SHFT                                  0x1c
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ6_DELAY_BMSK                             0x7000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ6_DELAY_SHFT                                  0x18
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ5_DELAY_BMSK                              0x700000
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ5_DELAY_SHFT                                  0x14
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ4_DELAY_BMSK                               0x70000
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ4_DELAY_SHFT                                  0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ3_DELAY_BMSK                                0x7000
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ3_DELAY_SHFT                                   0xc
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ2_DELAY_BMSK                                 0x700
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ2_DELAY_SHFT                                   0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ1_DELAY_BMSK                                  0x70
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ1_DELAY_SHFT                                   0x4
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ0_DELAY_BMSK                                   0x7
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ0_DELAY_SHFT                                   0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR                                       (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000078)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_RMSK                                       0x77777777
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ7_DELAY_BMSK                             0x70000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ7_DELAY_SHFT                                   0x1c
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ6_DELAY_BMSK                              0x7000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ6_DELAY_SHFT                                   0x18
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ5_DELAY_BMSK                               0x700000
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ5_DELAY_SHFT                                   0x14
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ4_DELAY_BMSK                                0x70000
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ4_DELAY_SHFT                                   0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ3_DELAY_BMSK                                 0x7000
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ3_DELAY_SHFT                                    0xc
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ2_DELAY_BMSK                                  0x700
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ2_DELAY_SHFT                                    0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ1_DELAY_BMSK                                   0x70
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ1_DELAY_SHFT                                    0x4
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ0_DELAY_BMSK                                    0x7
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ0_DELAY_SHFT                                    0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DM_ADDR                                           (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000007c)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DM_RMSK                                                 0x77
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DM_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DM_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DM_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DM_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DM_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DM_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DM_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DM_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DM_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DM_DM_ODD_DELAY_BMSK                                    0x70
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DM_DM_ODD_DELAY_SHFT                                     0x4
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DM_DM_EVEN_DELAY_BMSK                                    0x7
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_DESKEW_DM_DM_EVEN_DELAY_SHFT                                    0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_ADDR                                          (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000080)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_RMSK                                                0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_ADDR                                          (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000084)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_RMSK                                                0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_ADDR                                          (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000088)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_RMSK                                                0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_ADDR                                          (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000008c)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_RMSK                                                0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH0_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_ADDR                                               (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000098)
#define HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_RMSK                                                    0x333
#define HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_RD_CLK_LP_DELAY_BMSK                                    0x300
#define HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_RD_CLK_LP_DELAY_SHFT                                      0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_RD_CDC_LP_DELAY_BMSK                                     0x30
#define HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_RD_CDC_LP_DELAY_SHFT                                      0x4
#define HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_WR_CDC_LP_DELAY_BMSK                                      0x3
#define HWIO_CH0_DQ3_DDRPHY_DQ_LP_DELAY_WR_CDC_LP_DELAY_SHFT                                      0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_ADDR                                              (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000009c)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_RMSK                                                 0x33331
#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_RD_CLK_DELAY_SEL_BMSK                                0x30000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_RD_CLK_DELAY_SEL_SHFT                                   0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_RD_CDC_DELAY_SEL_BMSK                                 0x3000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_RD_CDC_DELAY_SEL_SHFT                                    0xc
#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_WR_CDC_DELAY_SEL_BMSK                                  0x300
#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_WR_CDC_DELAY_SEL_SHFT                                    0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_CDC_HP_ENABLE_BMSK                                      0x20
#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_CDC_HP_ENABLE_SHFT                                       0x5
#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_CDC_LP_ENABLE_BMSK                                      0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_CDC_LP_ENABLE_SHFT                                       0x4
#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_CDC_LP_MODE_BMSK                                         0x1
#define HWIO_CH0_DQ3_DDRPHY_DQ_DELAY_SEL_CDC_LP_MODE_SHFT                                         0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR                                         (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000a0)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK                                         0x9f1f9f9f
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                        0x80000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                              0x1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                             0x1f000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                   0x18
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                               0x1f0000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                   0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                            0x8000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                               0xf
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                              0x1f00
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                 0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                              0x80
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                               0x7
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                                0x1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                 0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR                                      (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000a4)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK                                          0x1f1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_BMSK                                 0x1f00
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_SHFT                                    0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_BMSK                                   0x1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_SHFT                                    0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR                                        (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000b0)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK                                        0x9f1f9f9f
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                       0x80000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                             0x1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                            0x1f000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                  0x18
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                              0x1f0000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                  0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                           0x8000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                              0xf
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                             0x1f00
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                             0x80
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                              0x7
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                               0x1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR                                     (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000b4)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK                                         0x1f1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_BMSK                                0x1f00
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_SHFT                                   0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_BMSK                                  0x1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_SHFT                                   0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_ADDR                                                (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000c0)
#define HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_RMSK                                                      0x31
#define HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_LDO_EN_BMSK                                               0x20
#define HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_LDO_EN_SHFT                                                0x5
#define HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_BYPASS_EN_BMSK                                            0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_BYPASS_EN_SHFT                                             0x4
#define HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_TEST_EN_BMSK                                               0x1
#define HWIO_CH0_DQ3_DDRPHY_DQ_LDO_CFG_TEST_EN_SHFT                                               0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_ADDR                                                (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000c4)
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_RMSK                                                0x873fff3f
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_BMSK                                 0x80000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_SHFT                                       0x1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_BMSK                                     0x7000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_SHFT                                          0x18
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_BMSK                                 0x3f0000
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_SHFT                                     0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_BMSK                                       0xf800
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_SHFT                                          0xb
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_BMSK                                        0x700
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_SHFT                                          0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_BMSK                                          0x3f
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_SHFT                                           0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_TEST_CFG_ADDR                                           (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000c8)
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_TEST_CFG_RMSK                                                  0x1
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_TEST_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_CDC_TEST_CFG_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_CDC_TEST_CFG_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_TEST_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_CDC_TEST_CFG_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_TEST_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_CDC_TEST_CFG_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_TEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_CDC_TEST_CFG_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_CDC_TEST_CFG_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_TEST_CFG_TEST_EN_BMSK                                          0x1
#define HWIO_CH0_DQ3_DDRPHY_DQ_CDC_TEST_CFG_TEST_EN_SHFT                                          0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_ADDR                                               (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000e0)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_STATUS_ADDR                                            (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000e4)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_STATUS_RMSK                                                0x1f11
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_STATUS_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_STATUS_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_STATUS_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC0_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_ADDR                                               (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000f0)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_STATUS_ADDR                                            (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000f4)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_STATUS_RMSK                                                0x1f11
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_STATUS_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_STATUS_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_STATUS_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH0_DQ3_DDRPHY_DQ_DCC1_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_ADDR                                               (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000110)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_RMSK                                               0xc000ffff
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_BMSK                           0x80000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_SHFT                                 0x1f
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_BMSK                0x40000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_SHFT                      0x1e
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_BMSK                             0xff00
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_SHFT                                0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_BMSK                              0xff
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_SHFT                               0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG1_ADDR                                               (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000114)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG1_RMSK                                               0x7fff00ff
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG1_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG1_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG1_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG1_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG1_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG1_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG1_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG1_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_BMSK                         0x7fff0000
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_SHFT                               0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_BMSK                          0xff
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_SHFT                           0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG2_ADDR                                               (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000118)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG2_RMSK                                                0x7ff00ff
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG2_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG2_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG2_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG2_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG2_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG2_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG2_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG2_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_BMSK                      0x7ff0000
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_SHFT                           0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_BMSK                            0xff
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_SHFT                             0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG3_ADDR                                               (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000011c)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG3_RMSK                                                 0xff00ff
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG3_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG3_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG3_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG3_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG3_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG3_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG3_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG3_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_BMSK               0xff0000
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_SHFT                   0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_BMSK                    0xff
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_SHFT                     0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_ADDR                                               (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000120)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_RMSK                                               0xff1fffff
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_SETTLING_TIME_VAL_BMSK                    0xff000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_SETTLING_TIME_VAL_SHFT                          0x18
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_SETTLING_TIME_VAL_BMSK                      0x1f0000
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_SETTLING_TIME_VAL_SHFT                          0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_THRESHOLD_PERIOD_BMSK                         0xff00
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_THRESHOLD_PERIOD_SHFT                            0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_THRESHOLD_PERIOD_BMSK                           0xff
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_THRESHOLD_PERIOD_SHFT                            0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG5_ADDR                                               (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000124)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG5_RMSK                                                    0x7ff
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG5_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG5_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG5_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG5_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG5_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG5_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG5_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG5_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG5_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_BMSK                       0x7ff
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_SHFT                         0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_ADDR                                             (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000130)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_RMSK                                             0x3fffffff
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_BMSK                              0x20000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_SHFT                                    0x1d
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_BMSK                              0x10000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_SHFT                                    0x1c
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_BMSK                              0x8000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_SHFT                                   0x1b
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_BMSK                              0x4000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_SHFT                                   0x1a
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_BMSK                              0x2000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_SHFT                                   0x19
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_BMSK                     0x1f00000
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_SHFT                          0x14
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_BMSK                              0x80000
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_SHFT                                 0x13
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_BMSK                              0x40000
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_SHFT                                 0x12
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_BMSK                        0x20000
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_SHFT                           0x11
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_BMSK                             0x1f000
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_SHFT                                 0xc
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_BMSK                                0x800
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_SHFT                                  0xb
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_BMSK                    0x780
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_SHFT                      0x7
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_LDO_ENABLE_BMSK                                    0x40
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_LDO_ENABLE_SHFT                                     0x6
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_BMSK                            0x38
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_SHFT                             0x3
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_BMSK                             0x4
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_SHFT                             0x2
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_BMSK                 0x3
#define HWIO_CH0_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_SHFT                 0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_ADDR                                          (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000014c)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_RMSK                                          0x1fffffff
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_TXCLK_CURR_OVRD_BMSK                          0x10000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_TXCLK_CURR_OVRD_SHFT                                0x1c
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_OVRD_BMSK                              0x8000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_OVRD_SHFT                                   0x1b
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_BMSK                                 0x4000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_SHFT                                      0x1a
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_BMSK                   0x2000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_SHFT                        0x19
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_BMSK                 0x1000000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_SHFT                      0x18
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_BMSK                          0x800000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_SHFT                              0x17
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_BMSK                               0x400000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_SHFT                                   0x16
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_BMSK                                    0x200000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_SHFT                                        0x15
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_BMSK                                 0x100000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_SHFT                                     0x14
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_BMSK                        0x80000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_SHFT                           0x13
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_BMSK                       0x40000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_SHFT                          0x12
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_BMSK                                     0x20000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_SHFT                                        0x11
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_BMSK                               0x10000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_SHFT                                  0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_BMSK                                0x8000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_SHFT                                   0xf
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_BMSK                                  0x4000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_SHFT                                     0xe
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_BMSK                                  0x2000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_SHFT                                     0xd
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_BMSK                                  0x1000
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_SHFT                                     0xc
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_BMSK                                      0x800
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_SHFT                                        0xb
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_BMSK                                     0x400
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_SHFT                                       0xa
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_BMSK                                     0x200
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_SHFT                                       0x9
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_BMSK                               0x100
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_SHFT                                 0x8
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_BMSK                              0x80
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_SHFT                               0x7
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_BMSK                                  0x40
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_SHFT                                   0x6
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_BMSK                                        0x20
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_SHFT                                         0x5
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_BMSK                               0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_SHFT                                0x4
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_BMSK                                       0xe
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_SHFT                                       0x1
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_BMSK                                0x1
#define HWIO_CH0_DQ3_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_SHFT                                0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_RB_STATUS_ADDR                                              (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000160)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RB_STATUS_RMSK                                                    0x30
#define HWIO_CH0_DQ3_DDRPHY_DQ_RB_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RB_STATUS_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_RB_STATUS_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RB_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_RB_STATUS_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_RB_STATUS_DCC1_DCC_IN_PROGRESS_BMSK                               0x20
#define HWIO_CH0_DQ3_DDRPHY_DQ_RB_STATUS_DCC1_DCC_IN_PROGRESS_SHFT                                0x5
#define HWIO_CH0_DQ3_DDRPHY_DQ_RB_STATUS_DCC0_DCC_IN_PROGRESS_BMSK                               0x10
#define HWIO_CH0_DQ3_DDRPHY_DQ_RB_STATUS_DCC0_DCC_IN_PROGRESS_SHFT                                0x4

#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_CFG_ADDR                                               (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000170)
#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_CFG_RMSK                                               0xffffffff
#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_CFG_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_MISR_CFG_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_MISR_CFG_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_CFG_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_MISR_CFG_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_CFG_OUT(v)      \
        out_dword(HWIO_CH0_DQ3_DDRPHY_DQ_MISR_CFG_ADDR,v)
#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_DQ3_DDRPHY_DQ_MISR_CFG_ADDR,m,v,HWIO_CH0_DQ3_DDRPHY_DQ_MISR_CFG_IN)
#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_CFG_SEED_VALUE_BMSK                                    0xffffffff
#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_CFG_SEED_VALUE_SHFT                                           0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR                                       (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000178)
#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_RMSK                                       0xffffffff
#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_SIGNATURE_BMSK                             0xffffffff
#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_SIGNATURE_SHFT                                    0x0

#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_ADDR                                        (CH0_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000017c)
#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_RMSK                                        0xffffffff
#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_IN          \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_ADDR, HWIO_CH0_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_RMSK)
#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_ADDR, m)
#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_SIGNATURE_BMSK                              0xffffffff
#define HWIO_CH0_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_SIGNATURE_SHFT                                     0x0

/*----------------------------------------------------------------------------
 * MODULE: CH1_CA_DDRPHY_CA
 *--------------------------------------------------------------------------*/

#define CH1_CA_DDRPHY_CA_REG_BASE                                                         (EBI1_PHY_CFG_BASE      + 0x00005000)

#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_ADDR                                                (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000000)
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_RMSK                                                0xf311f303
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_ADDR, HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_IN)
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_CDC_BMSK                                0x80000000
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_CDC_SHFT                                      0x1f
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_IO_BMSK                                 0x40000000
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_FPM_CTRL_EN_IO_SHFT                                       0x1e
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_DFI_LP_EN_BMSK                                      0x20000000
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_DFI_LP_EN_SHFT                                            0x1d
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_CDC_SW_RESET_BMSK                                   0x10000000
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_CDC_SW_RESET_SHFT                                         0x1c
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_MISR_EN_BMSK                                         0x2000000
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_MISR_EN_SHFT                                              0x19
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_MISR_DATA_CLK_SEL_BMSK                               0x1000000
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_MISR_DATA_CLK_SEL_SHFT                                    0x18
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_IOCAL_CTLR_SEL_BMSK                                   0x100000
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_IOCAL_CTLR_SEL_SHFT                                       0x14
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_SDR_MODE_EN_BMSK                                       0x10000
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_SDR_MODE_EN_SHFT                                          0x10
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_PERF_MON_EN_BMSK                                        0x8000
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_PERF_MON_EN_SHFT                                           0xf
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_SEL_BMSK                                      0x6000
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_SEL_SHFT                                         0xd
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_EN_BMSK                                       0x1000
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_DEBUG_BUS_EN_SHFT                                          0xc
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_DCC1_BYPASS_BMSK                                         0x200
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_DCC1_BYPASS_SHFT                                           0x9
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_DCC0_BYPASS_BMSK                                         0x100
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_DCC0_BYPASS_SHFT                                           0x8
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_CLK_TEST_EN_BMSK                                           0x2
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_CLK_TEST_EN_SHFT                                           0x1
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_CDC_TEST_EN_BMSK                                           0x1
#define HWIO_CH1_CA_DDRPHY_CA_TOP_CFG_CDC_TEST_EN_SHFT                                           0x0

#define HWIO_CH1_CA_DDRPHY_CA_HW_INFO_ADDR                                                (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000004)
#define HWIO_CH1_CA_DDRPHY_CA_HW_INFO_RMSK                                                   0xfffff
#define HWIO_CH1_CA_DDRPHY_CA_HW_INFO_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_HW_INFO_ADDR, HWIO_CH1_CA_DDRPHY_CA_HW_INFO_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_HW_INFO_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_HW_INFO_CORE_ID_BMSK                                           0xf0000
#define HWIO_CH1_CA_DDRPHY_CA_HW_INFO_CORE_ID_SHFT                                              0x10
#define HWIO_CH1_CA_DDRPHY_CA_HW_INFO_MAJOR_REV_BMSK                                          0xf000
#define HWIO_CH1_CA_DDRPHY_CA_HW_INFO_MAJOR_REV_SHFT                                             0xc
#define HWIO_CH1_CA_DDRPHY_CA_HW_INFO_BRANCH_REV_BMSK                                          0xf00
#define HWIO_CH1_CA_DDRPHY_CA_HW_INFO_BRANCH_REV_SHFT                                            0x8
#define HWIO_CH1_CA_DDRPHY_CA_HW_INFO_MINOR_REV_BMSK                                            0xff
#define HWIO_CH1_CA_DDRPHY_CA_HW_INFO_MINOR_REV_SHFT                                             0x0

#define HWIO_CH1_CA_DDRPHY_CA_HW_VERSION_ADDR                                             (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000008)
#define HWIO_CH1_CA_DDRPHY_CA_HW_VERSION_RMSK                                             0xffffffff
#define HWIO_CH1_CA_DDRPHY_CA_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_HW_VERSION_ADDR, HWIO_CH1_CA_DDRPHY_CA_HW_VERSION_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_HW_VERSION_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_HW_VERSION_MAJOR_BMSK                                       0xf0000000
#define HWIO_CH1_CA_DDRPHY_CA_HW_VERSION_MAJOR_SHFT                                             0x1c
#define HWIO_CH1_CA_DDRPHY_CA_HW_VERSION_MINOR_BMSK                                        0xfff0000
#define HWIO_CH1_CA_DDRPHY_CA_HW_VERSION_MINOR_SHFT                                             0x10
#define HWIO_CH1_CA_DDRPHY_CA_HW_VERSION_STEP_BMSK                                            0xffff
#define HWIO_CH1_CA_DDRPHY_CA_HW_VERSION_STEP_SHFT                                               0x0

#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_ADDR                                               (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000010)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_RMSK                                               0xf7fff777
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_ADDR, HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_IN)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_HP_MODE_SHFT                                          0x1f
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_MP_MODE_SHFT                                          0x1e
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_LV_MODE_BMSK                                    0x20000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_LV_MODE_SHFT                                          0x1d
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_ENA_BMSK                                    0x10000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_ENA_SHFT                                          0x1c
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_MODE_BMSK                                    0x4000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_MODE_SHFT                                         0x1a
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_BMSK                                         0x3000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_ODT_SHFT                                              0x18
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_PULL_BMSK                                         0xc00000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_PULL_SHFT                                             0x16
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_PREDRV_CTL_BMSK                                   0x300000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_PREDRV_CTL_SHFT                                       0x14
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_NSLEW_BMSK                                         0xc0000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_NSLEW_SHFT                                            0x12
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_PSLEW_BMSK                                         0x30000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_PSLEW_SHFT                                            0x10
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_RCVR_RCODE_BMSK                                     0xc000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_RCVR_RCODE_SHFT                                        0xe
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_RCVR_CSCODE_BMSK                                    0x3000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_RCVR_CSCODE_SHFT                                       0xc
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_HP_EN_BMSK                                           0x400
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_HP_EN_SHFT                                             0xa
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_MP_EN_BMSK                                           0x200
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_MP_EN_SHFT                                             0x9
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_LP_EN_BMSK                                           0x100
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_LP_EN_SHFT                                             0x8
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_ROUT_BMSK                                             0x70
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_ROUT_SHFT                                              0x4
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_DCC_BMSK                                               0x7
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG0_CA_DCC_SHFT                                               0x0

#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_ADDR                                               (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000014)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_RMSK                                               0xffffdff7
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_ADDR, HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_IN)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_HP_MODE_SHFT                                          0x1f
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_MP_MODE_SHFT                                          0x1e
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_LV_MODE_BMSK                                    0x20000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_LV_MODE_SHFT                                          0x1d
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_CMFB_ENA_BMSK                                   0x10000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_CMFB_ENA_SHFT                                         0x1c
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_ENA_BMSK                                     0x8000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_ENA_SHFT                                          0x1b
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_MODE_BMSK                                    0x4000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_MODE_SHFT                                         0x1a
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_BMSK                                         0x3000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_ODT_SHFT                                              0x18
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_HP_EN_BMSK                                        0x800000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_HP_EN_SHFT                                            0x17
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_MP_EN_BMSK                                        0x400000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_MP_EN_SHFT                                            0x16
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_PREDRV_CTL_BMSK                                   0x300000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_PREDRV_CTL_SHFT                                       0x14
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_NSLEW_BMSK                                         0xc0000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_NSLEW_SHFT                                            0x12
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_PSLEW_BMSK                                         0x30000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_PSLEW_SHFT                                            0x10
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_PULL_B_BMSK                                         0xc000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_PULL_B_SHFT                                            0xe
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_CURR_MODE_BMSK                                      0x1000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_CURR_MODE_SHFT                                         0xc
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_RCVR_RCODE_BMSK                                      0xc00
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_RCVR_RCODE_SHFT                                        0xa
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_RCVR_CSCODE_BMSK                                     0x300
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_RCVR_CSCODE_SHFT                                       0x8
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_LP_EN_BMSK                                            0x80
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_LP_EN_SHFT                                             0x7
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_ROUT_BMSK                                             0x70
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_ROUT_SHFT                                              0x4
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_DCC_BMSK                                               0x7
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG1_CK_DCC_SHFT                                               0x0

#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_ADDR                                               (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000018)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_RMSK                                               0x3f3f3f3f
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_ADDR, HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_IN)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_VREF_LDO_ENA_BMSK                                  0x20000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_VREF_LDO_ENA_SHFT                                        0x1d
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_VREF_PASSGATE_ENA_BMSK                             0x10000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_VREF_PASSGATE_ENA_SHFT                                   0x1c
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_VREF_SP_OUT_BMSK                                    0xf000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_VREF_SP_OUT_SHFT                                         0x18
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_VREF_SP_IN_BMSK                                      0x3c0000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_VREF_SP_IN_SHFT                                          0x12
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_VREF_BYPASS_ENA_BMSK                                  0x20000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_VREF_BYPASS_ENA_SHFT                                     0x11
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_VREF_RDIV_ENA_BMSK                                    0x10000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_VREF_RDIV_ENA_SHFT                                       0x10
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_BMSK                            0x3f00
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_SHFT                               0x8
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_VREF_LEVEL_CNT_BMSK                                      0x3f
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG2_VREF_LEVEL_CNT_SHFT                                       0x0

#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_ADDR                                               (CH1_CA_DDRPHY_CA_REG_BASE      + 0x0000001c)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_RMSK                                               0xf3ffffff
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_ADDR, HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_IN)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_CS_N_IE_BMSK                                       0xc0000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_CS_N_IE_SHFT                                             0x1e
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_CS_N_OE_BMSK                                       0x30000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_CS_N_OE_SHFT                                             0x1c
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_CK_IE_BMSK                                          0x2000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_CK_IE_SHFT                                               0x19
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_CK_OE_BMSK                                          0x1000000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_CK_OE_SHFT                                               0x18
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_CKE_IE_BMSK                                          0xc00000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_CKE_IE_SHFT                                              0x16
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_CKE_OE_BMSK                                          0x300000
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_CKE_OE_SHFT                                              0x14
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_CA_IE_BMSK                                            0xffc00
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_CA_IE_SHFT                                                0xa
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_CA_OE_BMSK                                              0x3ff
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG3_CA_OE_SHFT                                                0x0

#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG4_ADDR                                               (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000020)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG4_RMSK                                                      0x3
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG4_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG4_ADDR, HWIO_CH1_CA_DDRPHY_CA_PAD_CFG4_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG4_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG4_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG4_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG4_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_PAD_CFG4_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_PAD_CFG4_IN)
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG4_HP_MODE_BANDGAP_EN_BMSK                                   0x2
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG4_HP_MODE_BANDGAP_EN_SHFT                                   0x1
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG4_VREFGEN_BANDGAP_EN_BMSK                                   0x1
#define HWIO_CH1_CA_DDRPHY_CA_PAD_CFG4_VREFGEN_BANDGAP_EN_SHFT                                   0x0

#define HWIO_CH1_CA_DDRPHY_CA_CK_ADJUST_DELAY_ADDR                                        (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000030)
#define HWIO_CH1_CA_DDRPHY_CA_CK_ADJUST_DELAY_RMSK                                             0x77f
#define HWIO_CH1_CA_DDRPHY_CA_CK_ADJUST_DELAY_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CK_ADJUST_DELAY_ADDR, HWIO_CH1_CA_DDRPHY_CA_CK_ADJUST_DELAY_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_CK_ADJUST_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CK_ADJUST_DELAY_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_CK_ADJUST_DELAY_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_CK_ADJUST_DELAY_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_CK_ADJUST_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_CK_ADJUST_DELAY_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_CK_ADJUST_DELAY_IN)
#define HWIO_CH1_CA_DDRPHY_CA_CK_ADJUST_DELAY_WRDELAY_FLAG_BMSK                                0x700
#define HWIO_CH1_CA_DDRPHY_CA_CK_ADJUST_DELAY_WRDELAY_FLAG_SHFT                                  0x8
#define HWIO_CH1_CA_DDRPHY_CA_CK_ADJUST_DELAY_DELAY_VALUE_BMSK                                  0x7f
#define HWIO_CH1_CA_DDRPHY_CA_CK_ADJUST_DELAY_DELAY_VALUE_SHFT                                   0x0

#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY0_ADDR                                             (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000034)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY0_RMSK                                                   0x7f
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY0_ADDR, HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY0_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY0_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY0_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY0_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY0_IN)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY0_DELAY_VALUE_BMSK                                       0x7f
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY0_DELAY_VALUE_SHFT                                        0x0

#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY1_ADDR                                             (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000038)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY1_RMSK                                                   0x7f
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY1_ADDR, HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY1_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY1_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY1_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY1_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY1_IN)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY1_DELAY_VALUE_BMSK                                       0x7f
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY1_DELAY_VALUE_SHFT                                        0x0

#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY2_ADDR                                             (CH1_CA_DDRPHY_CA_REG_BASE      + 0x0000003c)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY2_RMSK                                                   0x7f
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY2_ADDR, HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY2_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY2_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY2_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY2_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY2_IN)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY2_DELAY_VALUE_BMSK                                       0x7f
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY2_DELAY_VALUE_SHFT                                        0x0

#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY3_ADDR                                             (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000040)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY3_RMSK                                                   0x7f
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY3_ADDR, HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY3_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY3_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY3_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY3_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY3_IN)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY3_DELAY_VALUE_BMSK                                       0x7f
#define HWIO_CH1_CA_DDRPHY_CA_CDC_DELAY3_DELAY_VALUE_SHFT                                        0x0

#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_ADDR                                             (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000060)
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_RMSK                                                0x77777
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_ADDR, HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_IN)
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_CA4_VALUE_BMSK                                      0x70000
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_CA4_VALUE_SHFT                                         0x10
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_CA3_VALUE_BMSK                                       0x7000
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_CA3_VALUE_SHFT                                          0xc
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_CA2_VALUE_BMSK                                        0x700
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_CA2_VALUE_SHFT                                          0x8
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_CA1_VALUE_BMSK                                         0x70
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_CA1_VALUE_SHFT                                          0x4
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_CA0_VALUE_BMSK                                          0x7
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW0_CA0_VALUE_SHFT                                          0x0

#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_ADDR                                             (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000064)
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_RMSK                                                0x77777
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_ADDR, HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_IN)
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_CA9_VALUE_BMSK                                      0x70000
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_CA9_VALUE_SHFT                                         0x10
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_CA8_VALUE_BMSK                                       0x7000
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_CA8_VALUE_SHFT                                          0xc
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_CA7_VALUE_BMSK                                        0x700
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_CA7_VALUE_SHFT                                          0x8
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_CA6_VALUE_BMSK                                         0x70
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_CA6_VALUE_SHFT                                          0x4
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_CA5_VALUE_BMSK                                          0x7
#define HWIO_CH1_CA_DDRPHY_CA_WR_DESKEW1_CA5_VALUE_SHFT                                          0x0

#define HWIO_CH1_CA_DDRPHY_CA_LP_DELAY_ADDR                                               (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000070)
#define HWIO_CH1_CA_DDRPHY_CA_LP_DELAY_RMSK                                                      0x3
#define HWIO_CH1_CA_DDRPHY_CA_LP_DELAY_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_LP_DELAY_ADDR, HWIO_CH1_CA_DDRPHY_CA_LP_DELAY_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_LP_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_LP_DELAY_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_LP_DELAY_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_LP_DELAY_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_LP_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_LP_DELAY_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_LP_DELAY_IN)
#define HWIO_CH1_CA_DDRPHY_CA_LP_DELAY_CDC_LP_DELAY_BMSK                                         0x3
#define HWIO_CH1_CA_DDRPHY_CA_LP_DELAY_CDC_LP_DELAY_SHFT                                         0x0

#define HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_ADDR                                              (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000074)
#define HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_RMSK                                                   0x331
#define HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_ADDR, HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_IN)
#define HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_CDC_DELAY_SEL_BMSK                                     0x300
#define HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_CDC_DELAY_SEL_SHFT                                       0x8
#define HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_CDC_HP_ENABLE_BMSK                                      0x20
#define HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_CDC_HP_ENABLE_SHFT                                       0x5
#define HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_CDC_LP_ENABLE_BMSK                                      0x10
#define HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_CDC_LP_ENABLE_SHFT                                       0x4
#define HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_CDC_LP_MODE_BMSK                                         0x1
#define HWIO_CH1_CA_DDRPHY_CA_DELAY_SEL_CDC_LP_MODE_SHFT                                         0x0

#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_ADDR                                           (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000080)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_RMSK                                           0xf31f3775
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_ADDR, HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_IN)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_CAL_NOW_BMSK                                   0x80000000
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_CAL_NOW_SHFT                                         0x1f
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_AUTO_BMSK                               0x40000000
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_AUTO_SHFT                                     0x1e
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_FF_TIMER_EN_BMSK                        0x20000000
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_FF_TIMER_EN_SHFT                              0x1d
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_BANDGAP_DYN_CTRL_BMSK                   0x10000000
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_IO_CAL_BANDGAP_DYN_CTRL_SHFT                         0x1c
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_SW_FFCLK_ON_BMSK                                0x2000000
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_SW_FFCLK_ON_SHFT                                     0x19
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_LV_MODE_BMSK                                    0x1000000
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_LV_MODE_SHFT                                         0x18
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_MARGIN_LOAD_BMSK                                 0x1f0000
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_MARGIN_LOAD_SHFT                                     0x10
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_IMP_SEL_BMSK                                       0x3000
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_IMP_SEL_SHFT                                          0xc
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_PN_SEL_CA_BMSK                                      0x400
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_PN_SEL_CA_SHFT                                        0xa
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_PN_SEL_DATA_BMSK                                    0x200
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_PN_SEL_DATA_SHFT                                      0x9
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_CAL_USE_LAST_BMSK                                   0x100
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_CAL_USE_LAST_SHFT                                     0x8
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_SAMPLE_POINT_BMSK                                    0x70
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_SAMPLE_POINT_SHFT                                     0x4
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_DDR_MODE_BMSK                                         0x4
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_DDR_MODE_SHFT                                         0x2
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_BANDGAP_ENA_BMSK                                      0x1
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CFG_BANDGAP_ENA_SHFT                                      0x0

#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_ADDR                                     (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000084)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_RMSK                                         0x1f1f
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_ADDR, HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_IN)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_NCNT_INIT_CSR_BMSK                           0x1f00
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_NCNT_INIT_CSR_SHFT                              0x8
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_PCNT_INIT_CSR_BMSK                             0x1f
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_PNCNT_CFG_PCNT_INIT_CSR_SHFT                              0x0

#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_ADDR                                     (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000088)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_RMSK                                     0xffffffff
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_ADDR, HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_IN)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_TIMER_PERIOD_BMSK                        0xffff0000
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_TIMER_PERIOD_SHFT                              0x10
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_FF_TIMER_PERIOD_BMSK                         0xffff
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_CFG_FF_TIMER_PERIOD_SHFT                            0x0

#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_ADDR                                  (CH1_CA_DDRPHY_CA_REG_BASE      + 0x0000008c)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_RMSK                                      0xffff
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_ADDR, HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_TIMER_STATUS_BMSK                         0xffff
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_TIMER_STATUS_TIMER_STATUS_SHFT                            0x0

#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_ADDR                                      (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000090)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_RMSK                                         0x19f9f
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_ADDR, HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_IN)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_ENA_BMSK                              0x10000
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_ENA_SHFT                                 0x10
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_N_ENA_BMSK                             0x8000
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_N_ENA_SHFT                                0xf
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_NCNT_BMSK                              0x1f00
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_NCNT_SHFT                                 0x8
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_P_ENA_BMSK                               0x80
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_P_ENA_SHFT                                0x7
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_PCNT_BMSK                                0x1f
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_CHAR_CFG_SM_BYP_PCNT_SHFT                                 0x0

#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_ADDR                                        (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000094)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_RMSK                                        0x80071f1f
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_ADDR, HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_INIT_IOCAL_DONE_BMSK                        0x80000000
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_INIT_IOCAL_DONE_SHFT                              0x1f
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_IOCAL_DONE_D_BMSK                              0x40000
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_IOCAL_DONE_D_SHFT                                 0x12
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_IOCAL_BUSY_BMSK                                0x20000
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_IOCAL_BUSY_SHFT                                   0x11
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_SYNC_COMP_BMSK                                 0x10000
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_SYNC_COMP_SHFT                                    0x10
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_NCNT_HOLD_BMSK                                  0x1f00
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_NCNT_HOLD_SHFT                                     0x8
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_PCNT_HOLD_BMSK                                    0x1f
#define HWIO_CH1_CA_DDRPHY_CA_IOC_CTLR_STATUS_PCNT_HOLD_SHFT                                     0x0

#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_ADDR                                         (CH1_CA_DDRPHY_CA_REG_BASE      + 0x000000a0)
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_RMSK                                         0x9f1f9f9f
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_ADDR, HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_IN)
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                        0x80000000
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                              0x1f
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                             0x1f000000
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                   0x18
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                               0x1f0000
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                   0x10
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                            0x8000
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                               0xf
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                              0x1f00
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                 0x8
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                              0x80
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                               0x7
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                                0x1f
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                 0x0

#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_ADDR                                      (CH1_CA_DDRPHY_CA_REG_BASE      + 0x000000a4)
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_RMSK                                          0x1f1f
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_ADDR, HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_PAD_NCNT_BMSK                                 0x1f00
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_PAD_NCNT_SHFT                                    0x8
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_PAD_PCNT_BMSK                                   0x1f
#define HWIO_CH1_CA_DDRPHY_CA_CA_IOC_SLV_STATUS_PAD_PCNT_SHFT                                    0x0

#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_ADDR                                         (CH1_CA_DDRPHY_CA_REG_BASE      + 0x000000b0)
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_RMSK                                         0x9f1f9f9f
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_ADDR, HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_IN)
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                        0x80000000
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                              0x1f
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                             0x1f000000
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                   0x18
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                               0x1f0000
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                   0x10
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                            0x8000
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                               0xf
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                              0x1f00
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                 0x8
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                              0x80
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                               0x7
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                                0x1f
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                 0x0

#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_ADDR                                      (CH1_CA_DDRPHY_CA_REG_BASE      + 0x000000b4)
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_RMSK                                          0x1f1f
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_ADDR, HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_PAD_NCNT_BMSK                                 0x1f00
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_PAD_NCNT_SHFT                                    0x8
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_PAD_PCNT_BMSK                                   0x1f
#define HWIO_CH1_CA_DDRPHY_CA_CK_IOC_SLV_STATUS_PAD_PCNT_SHFT                                    0x0

#define HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_ADDR                                                (CH1_CA_DDRPHY_CA_REG_BASE      + 0x000000c0)
#define HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_RMSK                                                      0x31
#define HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_ADDR, HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_IN)
#define HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_LDO_EN_BMSK                                               0x20
#define HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_LDO_EN_SHFT                                                0x5
#define HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_BYPASS_EN_BMSK                                            0x10
#define HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_BYPASS_EN_SHFT                                             0x4
#define HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_TEST_EN_BMSK                                               0x1
#define HWIO_CH1_CA_DDRPHY_CA_LDO_CFG_TEST_EN_SHFT                                               0x0

#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_ADDR                                                (CH1_CA_DDRPHY_CA_REG_BASE      + 0x000000c4)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_RMSK                                                0x873fff3f
#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_ADDR, HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_IN)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_CDC_BANDGAP_EN_BMSK                                 0x80000000
#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_CDC_BANDGAP_EN_SHFT                                       0x1f
#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_CDC_CP_IDAC_BMSK                                     0x7000000
#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_CDC_CP_IDAC_SHFT                                          0x18
#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_CDC_VCO_V2I_CTRL_BMSK                                 0x3f0000
#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_CDC_VCO_V2I_CTRL_SHFT                                     0x10
#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_CDC_LF_C_SEL_BMSK                                       0xf800
#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_CDC_LF_C_SEL_SHFT                                          0xb
#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_CDC_LF_R_SEL_BMSK                                        0x700
#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_CDC_LF_R_SEL_SHFT                                          0x8
#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_CDC_PLL_DIV_BMSK                                          0x3f
#define HWIO_CH1_CA_DDRPHY_CA_CDC_CFG_CDC_PLL_DIV_SHFT                                           0x0

#define HWIO_CH1_CA_DDRPHY_CA_CDC_TEST_CFG_ADDR                                           (CH1_CA_DDRPHY_CA_REG_BASE      + 0x000000c8)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_TEST_CFG_RMSK                                                  0x1
#define HWIO_CH1_CA_DDRPHY_CA_CDC_TEST_CFG_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CDC_TEST_CFG_ADDR, HWIO_CH1_CA_DDRPHY_CA_CDC_TEST_CFG_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_TEST_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_CDC_TEST_CFG_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_TEST_CFG_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_CDC_TEST_CFG_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_TEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_CDC_TEST_CFG_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_CDC_TEST_CFG_IN)
#define HWIO_CH1_CA_DDRPHY_CA_CDC_TEST_CFG_TEST_EN_BMSK                                          0x1
#define HWIO_CH1_CA_DDRPHY_CA_CDC_TEST_CFG_TEST_EN_SHFT                                          0x0

#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_ADDR                                               (CH1_CA_DDRPHY_CA_REG_BASE      + 0x000000e0)
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_ADDR, HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_IN)
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH1_CA_DDRPHY_CA_DCC0_STATUS_ADDR                                            (CH1_CA_DDRPHY_CA_REG_BASE      + 0x000000e4)
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_STATUS_RMSK                                                0x1f11
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_STATUS_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_DCC0_STATUS_ADDR, HWIO_CH1_CA_DDRPHY_CA_DCC0_STATUS_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_DCC0_STATUS_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH1_CA_DDRPHY_CA_DCC0_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_ADDR                                               (CH1_CA_DDRPHY_CA_REG_BASE      + 0x000000f0)
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_ADDR, HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_IN)
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH1_CA_DDRPHY_CA_DCC1_STATUS_ADDR                                            (CH1_CA_DDRPHY_CA_REG_BASE      + 0x000000f4)
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_STATUS_RMSK                                                0x1f11
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_STATUS_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_DCC1_STATUS_ADDR, HWIO_CH1_CA_DDRPHY_CA_DCC1_STATUS_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_DCC1_STATUS_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH1_CA_DDRPHY_CA_DCC1_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_ADDR                                               (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000110)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_RMSK                                               0xc000ffff
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_ADDR, HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_IN)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_BMSK                           0x80000000
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_SHFT                                 0x1f
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_BMSK                0x40000000
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_SHFT                      0x1e
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_IO_TRAFFIC_STALL_TIME_BMSK                             0xff00
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_IO_TRAFFIC_STALL_TIME_SHFT                                0x8
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_BMSK                              0xff
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_SHFT                               0x0

#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG1_ADDR                                               (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000114)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG1_RMSK                                               0x7fff00ff
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG1_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG1_ADDR, HWIO_CH1_CA_DDRPHY_CA_FPM_CFG1_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG1_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG1_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG1_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG1_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_FPM_CFG1_IN)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_BMSK                         0x7fff0000
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_SHFT                               0x10
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_BMSK                          0xff
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_SHFT                           0x0

#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG2_ADDR                                               (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000118)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG2_RMSK                                                0x7ff00ff
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG2_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG2_ADDR, HWIO_CH1_CA_DDRPHY_CA_FPM_CFG2_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG2_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG2_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG2_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG2_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_FPM_CFG2_IN)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_BMSK                      0x7ff0000
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_SHFT                           0x10
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_BMSK                            0xff
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_SHFT                             0x0

#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_ADDR                                               (CH1_CA_DDRPHY_CA_REG_BASE      + 0x0000011c)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_RMSK                                                 0xffffff
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_ADDR, HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_IN)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_BMSK               0xff0000
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_SHFT                   0x10
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_IOCAL_THRESHOLD_PERIOD_BMSK                            0xff00
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_IOCAL_THRESHOLD_PERIOD_SHFT                               0x8
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_BMSK                    0xff
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_SHFT                     0x0

#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG5_ADDR                                               (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000124)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG5_RMSK                                                    0x7ff
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG5_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG5_ADDR, HWIO_CH1_CA_DDRPHY_CA_FPM_CFG5_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG5_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG5_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG5_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG5_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_FPM_CFG5_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_FPM_CFG5_IN)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_BMSK                       0x7ff
#define HWIO_CH1_CA_DDRPHY_CA_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_SHFT                         0x0

#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_ADDR                                             (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000130)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_RMSK                                                0xfffff
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_ADDR, HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_HP_ENABLE_BMSK                              0x80000
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_HP_ENABLE_SHFT                                 0x13
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_LP_ENABLE_BMSK                              0x40000
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_LP_ENABLE_SHFT                                 0x12
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_BMSK                        0x20000
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_SHFT                           0x11
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_FSM_CURR_STATE_BMSK                             0x1f000
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_FSM_CURR_STATE_SHFT                                 0xc
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_BIASGEN_ON_BMSK                                0x800
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_BIASGEN_ON_SHFT                                  0xb
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_BMSK                    0x780
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_SHFT                      0x7
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_LDO_ENABLE_BMSK                                    0x40
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_LDO_ENABLE_SHFT                                     0x6
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_BMSK                            0x38
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_SHFT                             0x3
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_BMSK                             0x4
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_SHFT                             0x2
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_BMSK                 0x3
#define HWIO_CH1_CA_DDRPHY_CA_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_SHFT                 0x0

#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_ADDR                                          (CH1_CA_DDRPHY_CA_REG_BASE      + 0x0000014c)
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_RMSK                                          0x1fffffff
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_ADDR, HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_TXCLK_CURR_OVRD_BMSK                          0x10000000
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_TXCLK_CURR_OVRD_SHFT                                0x1c
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_LDO_OVRD_BMSK                              0x8000000
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_LDO_OVRD_SHFT                                   0x1b
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_FF_CLK_ON_BMSK                                 0x4000000
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_FF_CLK_ON_SHFT                                      0x1a
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_BMSK                   0x2000000
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_SHFT                        0x19
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_BMSK                 0x1000000
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_SHFT                      0x18
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_BMSK                          0x800000
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_SHFT                              0x17
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_BIASGEN_OVRD_BMSK                               0x400000
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_BIASGEN_OVRD_SHFT                                   0x16
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_BIASGEN_BMSK                                    0x200000
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_BIASGEN_SHFT                                        0x15
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_OVRD_BMSK                                 0x100000
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_OVRD_SHFT                                     0x14
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_BMSK                        0x80000
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_SHFT                           0x13
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_BMSK                       0x40000
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_SHFT                          0x12
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_LDO_BMSK                                     0x20000
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_LDO_SHFT                                        0x11
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_MP_MODE_BMSK                               0x10000
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_MP_MODE_SHFT                                  0x10
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_HP_MODE_BMSK                                0x8000
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_HP_MODE_SHFT                                   0xf
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_LP_EN_BMSK                                  0x4000
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_LP_EN_SHFT                                     0xe
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_MP_EN_BMSK                                  0x2000
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_MP_EN_SHFT                                     0xd
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_HP_EN_BMSK                                  0x1000
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_IO_RX_HP_EN_SHFT                                     0xc
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_OVRD_BMSK                                      0x800
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_OVRD_SHFT                                        0xb
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_LP_EN_BMSK                                     0x400
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_LP_EN_SHFT                                       0xa
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_HP_EN_BMSK                                     0x200
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_HP_EN_SHFT                                       0x9
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_LP_MODE_MUX_SEL_BMSK                               0x100
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_LP_MODE_MUX_SEL_SHFT                                 0x8
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_COMPARE_VALID_BMSK                              0x80
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_CDC_COMPARE_VALID_SHFT                               0x7
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_ACCEPT_LP_REQ_BMSK                                  0x40
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_ACCEPT_LP_REQ_SHFT                                   0x6
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_ACK_BMSK                                        0x20
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_ACK_SHFT                                         0x5
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_LP_REQ_DEMET_BMSK                               0x10
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_LP_REQ_DEMET_SHFT                                0x4
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_FSM_STATE_BMSK                                       0xe
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_FSM_STATE_SHFT                                       0x1
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_LP_FSM_START_BMSK                                0x1
#define HWIO_CH1_CA_DDRPHY_CA_DFI_LP_STATUS_DFI_LP_FSM_START_SHFT                                0x0

#define HWIO_CH1_CA_DDRPHY_CA_RB_STATUS_ADDR                                              (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000160)
#define HWIO_CH1_CA_DDRPHY_CA_RB_STATUS_RMSK                                                    0x37
#define HWIO_CH1_CA_DDRPHY_CA_RB_STATUS_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_RB_STATUS_ADDR, HWIO_CH1_CA_DDRPHY_CA_RB_STATUS_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_RB_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_RB_STATUS_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_RB_STATUS_DCC1_DCC_IN_PROGRESS_BMSK                               0x20
#define HWIO_CH1_CA_DDRPHY_CA_RB_STATUS_DCC1_DCC_IN_PROGRESS_SHFT                                0x5
#define HWIO_CH1_CA_DDRPHY_CA_RB_STATUS_DCC0_DCC_IN_PROGRESS_BMSK                               0x10
#define HWIO_CH1_CA_DDRPHY_CA_RB_STATUS_DCC0_DCC_IN_PROGRESS_SHFT                                0x4
#define HWIO_CH1_CA_DDRPHY_CA_RB_STATUS_IOCAL_SM_BUSY_BMSK                                       0x4
#define HWIO_CH1_CA_DDRPHY_CA_RB_STATUS_IOCAL_SM_BUSY_SHFT                                       0x2
#define HWIO_CH1_CA_DDRPHY_CA_RB_STATUS_IOCAL_IN_PROGRESS_BMSK                                   0x2
#define HWIO_CH1_CA_DDRPHY_CA_RB_STATUS_IOCAL_IN_PROGRESS_SHFT                                   0x1
#define HWIO_CH1_CA_DDRPHY_CA_RB_STATUS_IOCAL_INIT_IN_PROGRESS_BMSK                              0x1
#define HWIO_CH1_CA_DDRPHY_CA_RB_STATUS_IOCAL_INIT_IN_PROGRESS_SHFT                              0x0

#define HWIO_CH1_CA_DDRPHY_CA_MISR_CFG_ADDR                                               (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000170)
#define HWIO_CH1_CA_DDRPHY_CA_MISR_CFG_RMSK                                               0xffffffff
#define HWIO_CH1_CA_DDRPHY_CA_MISR_CFG_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_MISR_CFG_ADDR, HWIO_CH1_CA_DDRPHY_CA_MISR_CFG_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_MISR_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_MISR_CFG_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_MISR_CFG_OUT(v)      \
        out_dword(HWIO_CH1_CA_DDRPHY_CA_MISR_CFG_ADDR,v)
#define HWIO_CH1_CA_DDRPHY_CA_MISR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_CA_DDRPHY_CA_MISR_CFG_ADDR,m,v,HWIO_CH1_CA_DDRPHY_CA_MISR_CFG_IN)
#define HWIO_CH1_CA_DDRPHY_CA_MISR_CFG_SEED_VALUE_BMSK                                    0xffffffff
#define HWIO_CH1_CA_DDRPHY_CA_MISR_CFG_SEED_VALUE_SHFT                                           0x0

#define HWIO_CH1_CA_DDRPHY_CA_MISR_EVEN_STATUS_ADDR                                       (CH1_CA_DDRPHY_CA_REG_BASE      + 0x00000178)
#define HWIO_CH1_CA_DDRPHY_CA_MISR_EVEN_STATUS_RMSK                                       0xffffffff
#define HWIO_CH1_CA_DDRPHY_CA_MISR_EVEN_STATUS_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_MISR_EVEN_STATUS_ADDR, HWIO_CH1_CA_DDRPHY_CA_MISR_EVEN_STATUS_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_MISR_EVEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_MISR_EVEN_STATUS_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_MISR_EVEN_STATUS_SIGNATURE_BMSK                             0xffffffff
#define HWIO_CH1_CA_DDRPHY_CA_MISR_EVEN_STATUS_SIGNATURE_SHFT                                    0x0

#define HWIO_CH1_CA_DDRPHY_CA_MISR_ODD_STATUS_ADDR                                        (CH1_CA_DDRPHY_CA_REG_BASE      + 0x0000017c)
#define HWIO_CH1_CA_DDRPHY_CA_MISR_ODD_STATUS_RMSK                                        0xffffffff
#define HWIO_CH1_CA_DDRPHY_CA_MISR_ODD_STATUS_IN          \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_MISR_ODD_STATUS_ADDR, HWIO_CH1_CA_DDRPHY_CA_MISR_ODD_STATUS_RMSK)
#define HWIO_CH1_CA_DDRPHY_CA_MISR_ODD_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_CA_DDRPHY_CA_MISR_ODD_STATUS_ADDR, m)
#define HWIO_CH1_CA_DDRPHY_CA_MISR_ODD_STATUS_SIGNATURE_BMSK                              0xffffffff
#define HWIO_CH1_CA_DDRPHY_CA_MISR_ODD_STATUS_SIGNATURE_SHFT                                     0x0

/*----------------------------------------------------------------------------
 * MODULE: CH1_DQ0_DDRPHY_DQ
 *--------------------------------------------------------------------------*/

#define CH1_DQ0_DDRPHY_DQ_REG_BASE                                                         (EBI1_PHY_CFG_BASE      + 0x00005800)

#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_ADDR                                                (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000000)
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_RMSK                                                0xf330f303
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_BMSK                                0x80000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_SHFT                                      0x1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_BMSK                                 0x40000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_SHFT                                       0x1e
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_BMSK                                      0x20000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_SHFT                                            0x1d
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_BMSK                                   0x10000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_SHFT                                         0x1c
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_MISR_EN_BMSK                                         0x2000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_MISR_EN_SHFT                                              0x19
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_BMSK                               0x1000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_SHFT                                    0x18
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_BMSK                                 0x200000
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_SHFT                                     0x15
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_BMSK                                 0x100000
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_SHFT                                     0x14
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_BMSK                                        0x8000
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_SHFT                                           0xf
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_BMSK                                      0x6000
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_SHFT                                         0xd
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_BMSK                                       0x1000
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_SHFT                                          0xc
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_DCC1_BYPASS_BMSK                                         0x200
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_DCC1_BYPASS_SHFT                                           0x9
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_DCC0_BYPASS_BMSK                                         0x100
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_DCC0_BYPASS_SHFT                                           0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_BMSK                                           0x2
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_SHFT                                           0x1
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_CDC_TEST_EN_BMSK                                           0x1
#define HWIO_CH1_DQ0_DDRPHY_DQ_TOP_CFG_CDC_TEST_EN_SHFT                                           0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_INFO_ADDR                                                (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000004)
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_INFO_RMSK                                                   0xfffff
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_INFO_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_HW_INFO_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_HW_INFO_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_HW_INFO_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_INFO_CORE_ID_BMSK                                           0xf0000
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_INFO_CORE_ID_SHFT                                              0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_INFO_MAJOR_REV_BMSK                                          0xf000
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_INFO_MAJOR_REV_SHFT                                             0xc
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_INFO_BRANCH_REV_BMSK                                          0xf00
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_INFO_BRANCH_REV_SHFT                                            0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_INFO_MINOR_REV_BMSK                                            0xff
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_INFO_MINOR_REV_SHFT                                             0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_VERSION_ADDR                                             (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000008)
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_VERSION_RMSK                                             0xffffffff
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_HW_VERSION_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_HW_VERSION_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_HW_VERSION_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_VERSION_MAJOR_BMSK                                       0xf0000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_VERSION_MAJOR_SHFT                                             0x1c
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_VERSION_MINOR_BMSK                                        0xfff0000
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_VERSION_MINOR_SHFT                                             0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_VERSION_STEP_BMSK                                            0xffff
#define HWIO_CH1_DQ0_DDRPHY_DQ_HW_VERSION_STEP_SHFT                                               0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_ADDR                                               (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000010)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_RMSK                                               0xf7fff777
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_SHFT                                          0x1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_SHFT                                          0x1e
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_BMSK                                    0x20000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_SHFT                                          0x1d
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_BMSK                                    0x10000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_SHFT                                          0x1c
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_BMSK                                    0x4000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_SHFT                                         0x1a
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_ODT_BMSK                                         0x3000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_ODT_SHFT                                              0x18
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_BMSK                                       0xc00000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_SHFT                                           0x16
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_PREDRV_CTL_BMSK                                   0x300000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_PREDRV_CTL_SHFT                                       0x14
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_BMSK                                         0xc0000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_SHFT                                            0x12
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_BMSK                                         0x30000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_SHFT                                            0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_BMSK                                     0xc000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_SHFT                                        0xe
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_BMSK                                    0x3000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_SHFT                                       0xc
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_BMSK                                           0x400
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_SHFT                                             0xa
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_BMSK                                           0x200
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_SHFT                                             0x9
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_BMSK                                           0x100
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_SHFT                                             0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_BMSK                                             0x70
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_SHFT                                              0x4
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_DCC_BMSK                                               0x7
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG0_DQ_DCC_SHFT                                               0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_ADDR                                               (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000014)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_RMSK                                               0xffffdff7
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_BMSK                                   0x80000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_SHFT                                         0x1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_BMSK                                   0x40000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_SHFT                                         0x1e
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_BMSK                                   0x20000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_SHFT                                         0x1d
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_CMFB_ENA_BMSK                                  0x10000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_CMFB_ENA_SHFT                                        0x1c
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_BMSK                                    0x8000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_SHFT                                         0x1b
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_BMSK                                   0x4000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_SHFT                                        0x1a
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_ODT_BMSK                                        0x3000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_ODT_SHFT                                             0x18
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_BMSK                                       0x800000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_SHFT                                           0x17
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_BMSK                                       0x400000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_SHFT                                           0x16
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_PREDRV_CTL_BMSK                                  0x300000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_PREDRV_CTL_SHFT                                      0x14
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_BMSK                                        0xc0000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_SHFT                                           0x12
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_BMSK                                        0x30000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_SHFT                                           0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_BMSK                                        0xc000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_SHFT                                           0xe
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_CURR_MODE_BMSK                                     0x1000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_CURR_MODE_SHFT                                        0xc
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_RCODE_BMSK                                     0xc00
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_RCODE_SHFT                                       0xa
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_CSCODE_BMSK                                    0x300
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_CSCODE_SHFT                                      0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_BMSK                                           0x80
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_SHFT                                            0x7
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_BMSK                                            0x70
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_SHFT                                             0x4
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_DCC_BMSK                                              0x7
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG1_DQS_DCC_SHFT                                              0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_ADDR                                               (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000018)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_RMSK                                               0x3f3f3f3f
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_BMSK                                  0x20000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_SHFT                                        0x1d
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_BMSK                             0x10000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_SHFT                                   0x1c
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_BMSK                                    0xf000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_SHFT                                         0x18
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_BMSK                                      0x3c0000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_SHFT                                          0x12
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_BMSK                                  0x20000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_SHFT                                     0x11
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_BMSK                                    0x10000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_SHFT                                       0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_BMSK                            0x3f00
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_SHFT                               0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_BMSK                                      0x3f
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_SHFT                                       0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_ADDR                                               (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000020)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_RMSK                                               0xc730ff13
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_SHFT                                          0x1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_SHFT                                          0x1e
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_BMSK                                       0x4000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_SHFT                                            0x1a
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DM_MP_EN_BMSK                                       0x2000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DM_MP_EN_SHFT                                            0x19
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DM_LP_EN_BMSK                                       0x1000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DM_LP_EN_SHFT                                            0x18
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_BMSK                              0x200000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_SHFT                                  0x15
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_BMSK                              0x100000
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_SHFT                                  0x14
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DQ_IE_OE_BMSK                                          0xff00
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DQ_IE_OE_SHFT                                             0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DQS_IE_OE_BMSK                                           0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DQS_IE_OE_SHFT                                            0x4
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DM_IE_BMSK                                                0x2
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DM_IE_SHFT                                                0x1
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DM_OE_BMSK                                                0x1
#define HWIO_CH1_DQ0_DDRPHY_DQ_PAD_CFG3_DM_OE_SHFT                                                0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_ADDR                                          (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000028)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_RMSK                                                 0x1
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_BMSK                                      0x1
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_SHFT                                      0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_DELAY_ADDR                                            (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000002c)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_DELAY_RMSK                                                 0x77f
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_DELAY_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_DELAY_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_DELAY_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_DELAY_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_DELAY_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_DELAY_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_DELAY_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_DELAY_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_DELAY_WRDELAY_FLAG_BMSK                                    0x700
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_DELAY_WRDELAY_FLAG_SHFT                                      0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_DELAY_WRLVL_DELAY_BMSK                                      0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_DELAY_WRLVL_DELAY_SHFT                                       0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_STATUS_ADDR                                           (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000030)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_STATUS_RMSK                                                 0xff
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_STATUS_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_STATUS_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_STATUS_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_STATUS_WRLVL_STATUS_BMSK                                    0xff
#define HWIO_CH1_DQ0_DDRPHY_DQ_WRLVL_STATUS_WRLVL_STATUS_SHFT                                     0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_ADDR                                          (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000034)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_RMSK                                                0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_ADDR                                          (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000038)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_RMSK                                                0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_ADDR                                          (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000003c)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_RMSK                                                0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_ADDR                                          (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000040)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_RMSK                                                0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_CDC_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_ADDR                                          (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000058)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_RMSK                                                0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_ADDR                                          (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000005c)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_RMSK                                                0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_ADDR                                          (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000060)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_RMSK                                                0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_ADDR                                          (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000064)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_RMSK                                                0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CDC_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_ADDR                                           (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000006c)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_RMSK                                           0x77777777
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ7_DELAY_BMSK                                 0x70000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ7_DELAY_SHFT                                       0x1c
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ6_DELAY_BMSK                                  0x7000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ6_DELAY_SHFT                                       0x18
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ5_DELAY_BMSK                                   0x700000
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ5_DELAY_SHFT                                       0x14
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ4_DELAY_BMSK                                    0x70000
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ4_DELAY_SHFT                                       0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ3_DELAY_BMSK                                     0x7000
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ3_DELAY_SHFT                                        0xc
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ2_DELAY_BMSK                                      0x700
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ2_DELAY_SHFT                                        0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ1_DELAY_BMSK                                       0x70
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ1_DELAY_SHFT                                        0x4
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ0_DELAY_BMSK                                        0x7
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DQ_DQ0_DELAY_SHFT                                        0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DM_ADDR                                           (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000070)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DM_RMSK                                                  0x7
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DM_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DM_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DM_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DM_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DM_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DM_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DM_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DM_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DM_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DM_DM_DELAY_BMSK                                         0x7
#define HWIO_CH1_DQ0_DDRPHY_DQ_WR_DESKEW_DM_DM_DELAY_SHFT                                         0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR                                      (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000074)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_RMSK                                      0x77777777
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ7_DELAY_BMSK                            0x70000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ7_DELAY_SHFT                                  0x1c
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ6_DELAY_BMSK                             0x7000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ6_DELAY_SHFT                                  0x18
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ5_DELAY_BMSK                              0x700000
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ5_DELAY_SHFT                                  0x14
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ4_DELAY_BMSK                               0x70000
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ4_DELAY_SHFT                                  0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ3_DELAY_BMSK                                0x7000
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ3_DELAY_SHFT                                   0xc
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ2_DELAY_BMSK                                 0x700
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ2_DELAY_SHFT                                   0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ1_DELAY_BMSK                                  0x70
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ1_DELAY_SHFT                                   0x4
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ0_DELAY_BMSK                                   0x7
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ0_DELAY_SHFT                                   0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR                                       (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000078)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_RMSK                                       0x77777777
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ7_DELAY_BMSK                             0x70000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ7_DELAY_SHFT                                   0x1c
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ6_DELAY_BMSK                              0x7000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ6_DELAY_SHFT                                   0x18
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ5_DELAY_BMSK                               0x700000
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ5_DELAY_SHFT                                   0x14
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ4_DELAY_BMSK                                0x70000
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ4_DELAY_SHFT                                   0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ3_DELAY_BMSK                                 0x7000
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ3_DELAY_SHFT                                    0xc
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ2_DELAY_BMSK                                  0x700
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ2_DELAY_SHFT                                    0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ1_DELAY_BMSK                                   0x70
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ1_DELAY_SHFT                                    0x4
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ0_DELAY_BMSK                                    0x7
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ0_DELAY_SHFT                                    0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DM_ADDR                                           (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000007c)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DM_RMSK                                                 0x77
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DM_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DM_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DM_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DM_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DM_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DM_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DM_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DM_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DM_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DM_DM_ODD_DELAY_BMSK                                    0x70
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DM_DM_ODD_DELAY_SHFT                                     0x4
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DM_DM_EVEN_DELAY_BMSK                                    0x7
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_DESKEW_DM_DM_EVEN_DELAY_SHFT                                    0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_ADDR                                          (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000080)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_RMSK                                                0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_ADDR                                          (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000084)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_RMSK                                                0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_ADDR                                          (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000088)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_RMSK                                                0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_ADDR                                          (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000008c)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_RMSK                                                0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ0_DDRPHY_DQ_RD_CLK_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_ADDR                                               (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000098)
#define HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_RMSK                                                    0x333
#define HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_RD_CLK_LP_DELAY_BMSK                                    0x300
#define HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_RD_CLK_LP_DELAY_SHFT                                      0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_RD_CDC_LP_DELAY_BMSK                                     0x30
#define HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_RD_CDC_LP_DELAY_SHFT                                      0x4
#define HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_WR_CDC_LP_DELAY_BMSK                                      0x3
#define HWIO_CH1_DQ0_DDRPHY_DQ_LP_DELAY_WR_CDC_LP_DELAY_SHFT                                      0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_ADDR                                              (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000009c)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_RMSK                                                 0x33331
#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_RD_CLK_DELAY_SEL_BMSK                                0x30000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_RD_CLK_DELAY_SEL_SHFT                                   0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_RD_CDC_DELAY_SEL_BMSK                                 0x3000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_RD_CDC_DELAY_SEL_SHFT                                    0xc
#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_WR_CDC_DELAY_SEL_BMSK                                  0x300
#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_WR_CDC_DELAY_SEL_SHFT                                    0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_CDC_HP_ENABLE_BMSK                                      0x20
#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_CDC_HP_ENABLE_SHFT                                       0x5
#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_CDC_LP_ENABLE_BMSK                                      0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_CDC_LP_ENABLE_SHFT                                       0x4
#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_CDC_LP_MODE_BMSK                                         0x1
#define HWIO_CH1_DQ0_DDRPHY_DQ_DELAY_SEL_CDC_LP_MODE_SHFT                                         0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR                                         (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000a0)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK                                         0x9f1f9f9f
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                        0x80000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                              0x1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                             0x1f000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                   0x18
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                               0x1f0000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                   0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                            0x8000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                               0xf
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                              0x1f00
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                 0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                              0x80
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                               0x7
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                                0x1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                 0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR                                      (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000a4)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK                                          0x1f1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_BMSK                                 0x1f00
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_SHFT                                    0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_BMSK                                   0x1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_SHFT                                    0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR                                        (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000b0)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK                                        0x9f1f9f9f
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                       0x80000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                             0x1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                            0x1f000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                  0x18
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                              0x1f0000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                  0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                           0x8000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                              0xf
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                             0x1f00
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                             0x80
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                              0x7
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                               0x1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR                                     (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000b4)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK                                         0x1f1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_BMSK                                0x1f00
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_SHFT                                   0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_BMSK                                  0x1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_SHFT                                   0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_ADDR                                                (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000c0)
#define HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_RMSK                                                      0x31
#define HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_LDO_EN_BMSK                                               0x20
#define HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_LDO_EN_SHFT                                                0x5
#define HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_BYPASS_EN_BMSK                                            0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_BYPASS_EN_SHFT                                             0x4
#define HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_TEST_EN_BMSK                                               0x1
#define HWIO_CH1_DQ0_DDRPHY_DQ_LDO_CFG_TEST_EN_SHFT                                               0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_ADDR                                                (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000c4)
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_RMSK                                                0x873fff3f
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_BMSK                                 0x80000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_SHFT                                       0x1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_BMSK                                     0x7000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_SHFT                                          0x18
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_BMSK                                 0x3f0000
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_SHFT                                     0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_BMSK                                       0xf800
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_SHFT                                          0xb
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_BMSK                                        0x700
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_SHFT                                          0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_BMSK                                          0x3f
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_SHFT                                           0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_TEST_CFG_ADDR                                           (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000c8)
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_TEST_CFG_RMSK                                                  0x1
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_TEST_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_CDC_TEST_CFG_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_CDC_TEST_CFG_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_TEST_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_CDC_TEST_CFG_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_TEST_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_CDC_TEST_CFG_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_TEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_CDC_TEST_CFG_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_CDC_TEST_CFG_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_TEST_CFG_TEST_EN_BMSK                                          0x1
#define HWIO_CH1_DQ0_DDRPHY_DQ_CDC_TEST_CFG_TEST_EN_SHFT                                          0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_ADDR                                               (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000e0)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_STATUS_ADDR                                            (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000e4)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_STATUS_RMSK                                                0x1f11
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_STATUS_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_STATUS_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_STATUS_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC0_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_ADDR                                               (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000f0)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_STATUS_ADDR                                            (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x000000f4)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_STATUS_RMSK                                                0x1f11
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_STATUS_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_STATUS_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_STATUS_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH1_DQ0_DDRPHY_DQ_DCC1_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_ADDR                                               (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000110)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_RMSK                                               0xc000ffff
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_BMSK                           0x80000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_SHFT                                 0x1f
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_BMSK                0x40000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_SHFT                      0x1e
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_BMSK                             0xff00
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_SHFT                                0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_BMSK                              0xff
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_SHFT                               0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG1_ADDR                                               (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000114)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG1_RMSK                                               0x7fff00ff
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG1_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG1_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG1_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG1_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG1_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG1_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG1_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG1_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_BMSK                         0x7fff0000
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_SHFT                               0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_BMSK                          0xff
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_SHFT                           0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG2_ADDR                                               (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000118)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG2_RMSK                                                0x7ff00ff
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG2_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG2_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG2_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG2_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG2_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG2_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG2_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG2_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_BMSK                      0x7ff0000
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_SHFT                           0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_BMSK                            0xff
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_SHFT                             0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG3_ADDR                                               (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000011c)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG3_RMSK                                                 0xff00ff
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG3_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG3_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG3_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG3_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG3_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG3_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG3_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG3_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_BMSK               0xff0000
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_SHFT                   0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_BMSK                    0xff
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_SHFT                     0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_ADDR                                               (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000120)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_RMSK                                               0xff1fffff
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_SETTLING_TIME_VAL_BMSK                    0xff000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_SETTLING_TIME_VAL_SHFT                          0x18
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_SETTLING_TIME_VAL_BMSK                      0x1f0000
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_SETTLING_TIME_VAL_SHFT                          0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_THRESHOLD_PERIOD_BMSK                         0xff00
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_THRESHOLD_PERIOD_SHFT                            0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_THRESHOLD_PERIOD_BMSK                           0xff
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_THRESHOLD_PERIOD_SHFT                            0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG5_ADDR                                               (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000124)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG5_RMSK                                                    0x7ff
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG5_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG5_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG5_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG5_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG5_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG5_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG5_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG5_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG5_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_BMSK                       0x7ff
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_SHFT                         0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_ADDR                                             (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000130)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_RMSK                                             0x3fffffff
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_BMSK                              0x20000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_SHFT                                    0x1d
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_BMSK                              0x10000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_SHFT                                    0x1c
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_BMSK                              0x8000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_SHFT                                   0x1b
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_BMSK                              0x4000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_SHFT                                   0x1a
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_BMSK                              0x2000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_SHFT                                   0x19
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_BMSK                     0x1f00000
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_SHFT                          0x14
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_BMSK                              0x80000
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_SHFT                                 0x13
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_BMSK                              0x40000
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_SHFT                                 0x12
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_BMSK                        0x20000
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_SHFT                           0x11
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_BMSK                             0x1f000
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_SHFT                                 0xc
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_BMSK                                0x800
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_SHFT                                  0xb
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_BMSK                    0x780
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_SHFT                      0x7
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_LDO_ENABLE_BMSK                                    0x40
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_LDO_ENABLE_SHFT                                     0x6
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_BMSK                            0x38
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_SHFT                             0x3
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_BMSK                             0x4
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_SHFT                             0x2
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_BMSK                 0x3
#define HWIO_CH1_DQ0_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_SHFT                 0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_ADDR                                          (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000014c)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_RMSK                                          0x1fffffff
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_TXCLK_CURR_OVRD_BMSK                          0x10000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_TXCLK_CURR_OVRD_SHFT                                0x1c
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_OVRD_BMSK                              0x8000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_OVRD_SHFT                                   0x1b
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_BMSK                                 0x4000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_SHFT                                      0x1a
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_BMSK                   0x2000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_SHFT                        0x19
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_BMSK                 0x1000000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_SHFT                      0x18
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_BMSK                          0x800000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_SHFT                              0x17
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_BMSK                               0x400000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_SHFT                                   0x16
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_BMSK                                    0x200000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_SHFT                                        0x15
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_BMSK                                 0x100000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_SHFT                                     0x14
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_BMSK                        0x80000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_SHFT                           0x13
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_BMSK                       0x40000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_SHFT                          0x12
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_BMSK                                     0x20000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_SHFT                                        0x11
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_BMSK                               0x10000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_SHFT                                  0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_BMSK                                0x8000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_SHFT                                   0xf
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_BMSK                                  0x4000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_SHFT                                     0xe
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_BMSK                                  0x2000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_SHFT                                     0xd
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_BMSK                                  0x1000
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_SHFT                                     0xc
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_BMSK                                      0x800
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_SHFT                                        0xb
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_BMSK                                     0x400
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_SHFT                                       0xa
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_BMSK                                     0x200
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_SHFT                                       0x9
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_BMSK                               0x100
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_SHFT                                 0x8
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_BMSK                              0x80
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_SHFT                               0x7
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_BMSK                                  0x40
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_SHFT                                   0x6
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_BMSK                                        0x20
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_SHFT                                         0x5
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_BMSK                               0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_SHFT                                0x4
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_BMSK                                       0xe
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_SHFT                                       0x1
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_BMSK                                0x1
#define HWIO_CH1_DQ0_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_SHFT                                0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_RB_STATUS_ADDR                                              (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000160)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RB_STATUS_RMSK                                                    0x30
#define HWIO_CH1_DQ0_DDRPHY_DQ_RB_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RB_STATUS_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_RB_STATUS_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RB_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_RB_STATUS_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_RB_STATUS_DCC1_DCC_IN_PROGRESS_BMSK                               0x20
#define HWIO_CH1_DQ0_DDRPHY_DQ_RB_STATUS_DCC1_DCC_IN_PROGRESS_SHFT                                0x5
#define HWIO_CH1_DQ0_DDRPHY_DQ_RB_STATUS_DCC0_DCC_IN_PROGRESS_BMSK                               0x10
#define HWIO_CH1_DQ0_DDRPHY_DQ_RB_STATUS_DCC0_DCC_IN_PROGRESS_SHFT                                0x4

#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_CFG_ADDR                                               (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000170)
#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_CFG_RMSK                                               0xffffffff
#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_MISR_CFG_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_MISR_CFG_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_MISR_CFG_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ0_DDRPHY_DQ_MISR_CFG_ADDR,v)
#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ0_DDRPHY_DQ_MISR_CFG_ADDR,m,v,HWIO_CH1_DQ0_DDRPHY_DQ_MISR_CFG_IN)
#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_CFG_SEED_VALUE_BMSK                                    0xffffffff
#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_CFG_SEED_VALUE_SHFT                                           0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR                                       (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x00000178)
#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_RMSK                                       0xffffffff
#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_SIGNATURE_BMSK                             0xffffffff
#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_EVEN_STATUS_SIGNATURE_SHFT                                    0x0

#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_ADDR                                        (CH1_DQ0_DDRPHY_DQ_REG_BASE      + 0x0000017c)
#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_RMSK                                        0xffffffff
#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_ADDR, HWIO_CH1_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_RMSK)
#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_ADDR, m)
#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_SIGNATURE_BMSK                              0xffffffff
#define HWIO_CH1_DQ0_DDRPHY_DQ_MISR_ODD_STATUS_SIGNATURE_SHFT                                     0x0

/*----------------------------------------------------------------------------
 * MODULE: CH1_DQ1_DDRPHY_DQ
 *--------------------------------------------------------------------------*/

#define CH1_DQ1_DDRPHY_DQ_REG_BASE                                                         (EBI1_PHY_CFG_BASE      + 0x00006000)

#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_ADDR                                                (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000000)
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_RMSK                                                0xf330f303
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_BMSK                                0x80000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_SHFT                                      0x1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_BMSK                                 0x40000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_SHFT                                       0x1e
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_BMSK                                      0x20000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_SHFT                                            0x1d
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_BMSK                                   0x10000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_SHFT                                         0x1c
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_MISR_EN_BMSK                                         0x2000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_MISR_EN_SHFT                                              0x19
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_BMSK                               0x1000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_SHFT                                    0x18
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_BMSK                                 0x200000
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_SHFT                                     0x15
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_BMSK                                 0x100000
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_SHFT                                     0x14
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_BMSK                                        0x8000
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_SHFT                                           0xf
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_BMSK                                      0x6000
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_SHFT                                         0xd
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_BMSK                                       0x1000
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_SHFT                                          0xc
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_DCC1_BYPASS_BMSK                                         0x200
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_DCC1_BYPASS_SHFT                                           0x9
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_DCC0_BYPASS_BMSK                                         0x100
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_DCC0_BYPASS_SHFT                                           0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_BMSK                                           0x2
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_SHFT                                           0x1
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_CDC_TEST_EN_BMSK                                           0x1
#define HWIO_CH1_DQ1_DDRPHY_DQ_TOP_CFG_CDC_TEST_EN_SHFT                                           0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_INFO_ADDR                                                (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000004)
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_INFO_RMSK                                                   0xfffff
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_INFO_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_HW_INFO_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_HW_INFO_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_HW_INFO_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_INFO_CORE_ID_BMSK                                           0xf0000
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_INFO_CORE_ID_SHFT                                              0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_INFO_MAJOR_REV_BMSK                                          0xf000
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_INFO_MAJOR_REV_SHFT                                             0xc
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_INFO_BRANCH_REV_BMSK                                          0xf00
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_INFO_BRANCH_REV_SHFT                                            0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_INFO_MINOR_REV_BMSK                                            0xff
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_INFO_MINOR_REV_SHFT                                             0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_VERSION_ADDR                                             (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000008)
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_VERSION_RMSK                                             0xffffffff
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_HW_VERSION_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_HW_VERSION_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_HW_VERSION_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_VERSION_MAJOR_BMSK                                       0xf0000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_VERSION_MAJOR_SHFT                                             0x1c
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_VERSION_MINOR_BMSK                                        0xfff0000
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_VERSION_MINOR_SHFT                                             0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_VERSION_STEP_BMSK                                            0xffff
#define HWIO_CH1_DQ1_DDRPHY_DQ_HW_VERSION_STEP_SHFT                                               0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_ADDR                                               (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000010)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_RMSK                                               0xf7fff777
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_SHFT                                          0x1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_SHFT                                          0x1e
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_BMSK                                    0x20000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_SHFT                                          0x1d
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_BMSK                                    0x10000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_SHFT                                          0x1c
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_BMSK                                    0x4000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_SHFT                                         0x1a
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_ODT_BMSK                                         0x3000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_ODT_SHFT                                              0x18
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_BMSK                                       0xc00000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_SHFT                                           0x16
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_PREDRV_CTL_BMSK                                   0x300000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_PREDRV_CTL_SHFT                                       0x14
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_BMSK                                         0xc0000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_SHFT                                            0x12
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_BMSK                                         0x30000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_SHFT                                            0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_BMSK                                     0xc000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_SHFT                                        0xe
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_BMSK                                    0x3000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_SHFT                                       0xc
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_BMSK                                           0x400
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_SHFT                                             0xa
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_BMSK                                           0x200
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_SHFT                                             0x9
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_BMSK                                           0x100
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_SHFT                                             0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_BMSK                                             0x70
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_SHFT                                              0x4
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_DCC_BMSK                                               0x7
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG0_DQ_DCC_SHFT                                               0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_ADDR                                               (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000014)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_RMSK                                               0xffffdff7
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_BMSK                                   0x80000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_SHFT                                         0x1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_BMSK                                   0x40000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_SHFT                                         0x1e
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_BMSK                                   0x20000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_SHFT                                         0x1d
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_CMFB_ENA_BMSK                                  0x10000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_CMFB_ENA_SHFT                                        0x1c
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_BMSK                                    0x8000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_SHFT                                         0x1b
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_BMSK                                   0x4000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_SHFT                                        0x1a
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_ODT_BMSK                                        0x3000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_ODT_SHFT                                             0x18
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_BMSK                                       0x800000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_SHFT                                           0x17
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_BMSK                                       0x400000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_SHFT                                           0x16
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_PREDRV_CTL_BMSK                                  0x300000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_PREDRV_CTL_SHFT                                      0x14
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_BMSK                                        0xc0000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_SHFT                                           0x12
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_BMSK                                        0x30000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_SHFT                                           0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_BMSK                                        0xc000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_SHFT                                           0xe
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_CURR_MODE_BMSK                                     0x1000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_CURR_MODE_SHFT                                        0xc
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_RCODE_BMSK                                     0xc00
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_RCODE_SHFT                                       0xa
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_CSCODE_BMSK                                    0x300
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_CSCODE_SHFT                                      0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_BMSK                                           0x80
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_SHFT                                            0x7
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_BMSK                                            0x70
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_SHFT                                             0x4
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_DCC_BMSK                                              0x7
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG1_DQS_DCC_SHFT                                              0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_ADDR                                               (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000018)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_RMSK                                               0x3f3f3f3f
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_BMSK                                  0x20000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_SHFT                                        0x1d
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_BMSK                             0x10000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_SHFT                                   0x1c
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_BMSK                                    0xf000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_SHFT                                         0x18
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_BMSK                                      0x3c0000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_SHFT                                          0x12
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_BMSK                                  0x20000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_SHFT                                     0x11
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_BMSK                                    0x10000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_SHFT                                       0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_BMSK                            0x3f00
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_SHFT                               0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_BMSK                                      0x3f
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_SHFT                                       0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_ADDR                                               (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000020)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_RMSK                                               0xc730ff13
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_SHFT                                          0x1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_SHFT                                          0x1e
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_BMSK                                       0x4000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_SHFT                                            0x1a
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DM_MP_EN_BMSK                                       0x2000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DM_MP_EN_SHFT                                            0x19
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DM_LP_EN_BMSK                                       0x1000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DM_LP_EN_SHFT                                            0x18
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_BMSK                              0x200000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_SHFT                                  0x15
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_BMSK                              0x100000
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_SHFT                                  0x14
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DQ_IE_OE_BMSK                                          0xff00
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DQ_IE_OE_SHFT                                             0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DQS_IE_OE_BMSK                                           0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DQS_IE_OE_SHFT                                            0x4
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DM_IE_BMSK                                                0x2
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DM_IE_SHFT                                                0x1
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DM_OE_BMSK                                                0x1
#define HWIO_CH1_DQ1_DDRPHY_DQ_PAD_CFG3_DM_OE_SHFT                                                0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_ADDR                                          (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000028)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_RMSK                                                 0x1
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_BMSK                                      0x1
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_SHFT                                      0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_DELAY_ADDR                                            (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000002c)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_DELAY_RMSK                                                 0x77f
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_DELAY_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_DELAY_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_DELAY_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_DELAY_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_DELAY_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_DELAY_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_DELAY_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_DELAY_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_DELAY_WRDELAY_FLAG_BMSK                                    0x700
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_DELAY_WRDELAY_FLAG_SHFT                                      0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_DELAY_WRLVL_DELAY_BMSK                                      0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_DELAY_WRLVL_DELAY_SHFT                                       0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_STATUS_ADDR                                           (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000030)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_STATUS_RMSK                                                 0xff
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_STATUS_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_STATUS_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_STATUS_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_STATUS_WRLVL_STATUS_BMSK                                    0xff
#define HWIO_CH1_DQ1_DDRPHY_DQ_WRLVL_STATUS_WRLVL_STATUS_SHFT                                     0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_ADDR                                          (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000034)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_RMSK                                                0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_ADDR                                          (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000038)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_RMSK                                                0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_ADDR                                          (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000003c)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_RMSK                                                0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_ADDR                                          (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000040)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_RMSK                                                0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_CDC_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_ADDR                                          (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000058)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_RMSK                                                0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_ADDR                                          (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000005c)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_RMSK                                                0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_ADDR                                          (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000060)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_RMSK                                                0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_ADDR                                          (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000064)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_RMSK                                                0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CDC_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_ADDR                                           (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000006c)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_RMSK                                           0x77777777
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ7_DELAY_BMSK                                 0x70000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ7_DELAY_SHFT                                       0x1c
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ6_DELAY_BMSK                                  0x7000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ6_DELAY_SHFT                                       0x18
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ5_DELAY_BMSK                                   0x700000
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ5_DELAY_SHFT                                       0x14
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ4_DELAY_BMSK                                    0x70000
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ4_DELAY_SHFT                                       0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ3_DELAY_BMSK                                     0x7000
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ3_DELAY_SHFT                                        0xc
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ2_DELAY_BMSK                                      0x700
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ2_DELAY_SHFT                                        0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ1_DELAY_BMSK                                       0x70
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ1_DELAY_SHFT                                        0x4
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ0_DELAY_BMSK                                        0x7
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DQ_DQ0_DELAY_SHFT                                        0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DM_ADDR                                           (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000070)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DM_RMSK                                                  0x7
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DM_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DM_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DM_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DM_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DM_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DM_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DM_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DM_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DM_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DM_DM_DELAY_BMSK                                         0x7
#define HWIO_CH1_DQ1_DDRPHY_DQ_WR_DESKEW_DM_DM_DELAY_SHFT                                         0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR                                      (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000074)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_RMSK                                      0x77777777
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ7_DELAY_BMSK                            0x70000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ7_DELAY_SHFT                                  0x1c
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ6_DELAY_BMSK                             0x7000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ6_DELAY_SHFT                                  0x18
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ5_DELAY_BMSK                              0x700000
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ5_DELAY_SHFT                                  0x14
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ4_DELAY_BMSK                               0x70000
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ4_DELAY_SHFT                                  0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ3_DELAY_BMSK                                0x7000
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ3_DELAY_SHFT                                   0xc
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ2_DELAY_BMSK                                 0x700
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ2_DELAY_SHFT                                   0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ1_DELAY_BMSK                                  0x70
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ1_DELAY_SHFT                                   0x4
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ0_DELAY_BMSK                                   0x7
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ0_DELAY_SHFT                                   0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR                                       (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000078)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_RMSK                                       0x77777777
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ7_DELAY_BMSK                             0x70000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ7_DELAY_SHFT                                   0x1c
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ6_DELAY_BMSK                              0x7000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ6_DELAY_SHFT                                   0x18
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ5_DELAY_BMSK                               0x700000
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ5_DELAY_SHFT                                   0x14
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ4_DELAY_BMSK                                0x70000
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ4_DELAY_SHFT                                   0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ3_DELAY_BMSK                                 0x7000
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ3_DELAY_SHFT                                    0xc
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ2_DELAY_BMSK                                  0x700
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ2_DELAY_SHFT                                    0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ1_DELAY_BMSK                                   0x70
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ1_DELAY_SHFT                                    0x4
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ0_DELAY_BMSK                                    0x7
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ0_DELAY_SHFT                                    0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DM_ADDR                                           (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000007c)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DM_RMSK                                                 0x77
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DM_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DM_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DM_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DM_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DM_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DM_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DM_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DM_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DM_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DM_DM_ODD_DELAY_BMSK                                    0x70
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DM_DM_ODD_DELAY_SHFT                                     0x4
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DM_DM_EVEN_DELAY_BMSK                                    0x7
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_DESKEW_DM_DM_EVEN_DELAY_SHFT                                    0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_ADDR                                          (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000080)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_RMSK                                                0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_ADDR                                          (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000084)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_RMSK                                                0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_ADDR                                          (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000088)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_RMSK                                                0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_ADDR                                          (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000008c)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_RMSK                                                0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ1_DDRPHY_DQ_RD_CLK_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_ADDR                                               (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000098)
#define HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_RMSK                                                    0x333
#define HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_RD_CLK_LP_DELAY_BMSK                                    0x300
#define HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_RD_CLK_LP_DELAY_SHFT                                      0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_RD_CDC_LP_DELAY_BMSK                                     0x30
#define HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_RD_CDC_LP_DELAY_SHFT                                      0x4
#define HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_WR_CDC_LP_DELAY_BMSK                                      0x3
#define HWIO_CH1_DQ1_DDRPHY_DQ_LP_DELAY_WR_CDC_LP_DELAY_SHFT                                      0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_ADDR                                              (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000009c)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_RMSK                                                 0x33331
#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_RD_CLK_DELAY_SEL_BMSK                                0x30000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_RD_CLK_DELAY_SEL_SHFT                                   0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_RD_CDC_DELAY_SEL_BMSK                                 0x3000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_RD_CDC_DELAY_SEL_SHFT                                    0xc
#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_WR_CDC_DELAY_SEL_BMSK                                  0x300
#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_WR_CDC_DELAY_SEL_SHFT                                    0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_CDC_HP_ENABLE_BMSK                                      0x20
#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_CDC_HP_ENABLE_SHFT                                       0x5
#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_CDC_LP_ENABLE_BMSK                                      0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_CDC_LP_ENABLE_SHFT                                       0x4
#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_CDC_LP_MODE_BMSK                                         0x1
#define HWIO_CH1_DQ1_DDRPHY_DQ_DELAY_SEL_CDC_LP_MODE_SHFT                                         0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR                                         (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000a0)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK                                         0x9f1f9f9f
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                        0x80000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                              0x1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                             0x1f000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                   0x18
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                               0x1f0000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                   0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                            0x8000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                               0xf
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                              0x1f00
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                 0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                              0x80
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                               0x7
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                                0x1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                 0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR                                      (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000a4)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK                                          0x1f1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_BMSK                                 0x1f00
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_SHFT                                    0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_BMSK                                   0x1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_SHFT                                    0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR                                        (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000b0)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK                                        0x9f1f9f9f
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                       0x80000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                             0x1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                            0x1f000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                  0x18
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                              0x1f0000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                  0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                           0x8000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                              0xf
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                             0x1f00
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                             0x80
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                              0x7
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                               0x1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR                                     (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000b4)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK                                         0x1f1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_BMSK                                0x1f00
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_SHFT                                   0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_BMSK                                  0x1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_SHFT                                   0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_ADDR                                                (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000c0)
#define HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_RMSK                                                      0x31
#define HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_LDO_EN_BMSK                                               0x20
#define HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_LDO_EN_SHFT                                                0x5
#define HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_BYPASS_EN_BMSK                                            0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_BYPASS_EN_SHFT                                             0x4
#define HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_TEST_EN_BMSK                                               0x1
#define HWIO_CH1_DQ1_DDRPHY_DQ_LDO_CFG_TEST_EN_SHFT                                               0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_ADDR                                                (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000c4)
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_RMSK                                                0x873fff3f
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_BMSK                                 0x80000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_SHFT                                       0x1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_BMSK                                     0x7000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_SHFT                                          0x18
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_BMSK                                 0x3f0000
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_SHFT                                     0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_BMSK                                       0xf800
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_SHFT                                          0xb
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_BMSK                                        0x700
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_SHFT                                          0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_BMSK                                          0x3f
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_SHFT                                           0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_TEST_CFG_ADDR                                           (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000c8)
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_TEST_CFG_RMSK                                                  0x1
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_TEST_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_CDC_TEST_CFG_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_CDC_TEST_CFG_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_TEST_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_CDC_TEST_CFG_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_TEST_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_CDC_TEST_CFG_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_TEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_CDC_TEST_CFG_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_CDC_TEST_CFG_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_TEST_CFG_TEST_EN_BMSK                                          0x1
#define HWIO_CH1_DQ1_DDRPHY_DQ_CDC_TEST_CFG_TEST_EN_SHFT                                          0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_ADDR                                               (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000e0)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_STATUS_ADDR                                            (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000e4)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_STATUS_RMSK                                                0x1f11
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_STATUS_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_STATUS_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_STATUS_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC0_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_ADDR                                               (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000f0)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_STATUS_ADDR                                            (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x000000f4)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_STATUS_RMSK                                                0x1f11
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_STATUS_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_STATUS_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_STATUS_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH1_DQ1_DDRPHY_DQ_DCC1_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_ADDR                                               (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000110)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_RMSK                                               0xc000ffff
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_BMSK                           0x80000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_SHFT                                 0x1f
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_BMSK                0x40000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_SHFT                      0x1e
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_BMSK                             0xff00
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_SHFT                                0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_BMSK                              0xff
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_SHFT                               0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG1_ADDR                                               (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000114)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG1_RMSK                                               0x7fff00ff
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG1_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG1_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG1_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG1_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG1_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG1_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG1_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG1_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_BMSK                         0x7fff0000
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_SHFT                               0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_BMSK                          0xff
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_SHFT                           0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG2_ADDR                                               (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000118)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG2_RMSK                                                0x7ff00ff
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG2_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG2_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG2_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG2_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG2_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG2_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG2_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG2_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_BMSK                      0x7ff0000
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_SHFT                           0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_BMSK                            0xff
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_SHFT                             0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG3_ADDR                                               (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000011c)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG3_RMSK                                                 0xff00ff
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG3_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG3_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG3_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG3_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG3_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG3_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG3_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG3_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_BMSK               0xff0000
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_SHFT                   0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_BMSK                    0xff
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_SHFT                     0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_ADDR                                               (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000120)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_RMSK                                               0xff1fffff
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_SETTLING_TIME_VAL_BMSK                    0xff000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_SETTLING_TIME_VAL_SHFT                          0x18
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_SETTLING_TIME_VAL_BMSK                      0x1f0000
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_SETTLING_TIME_VAL_SHFT                          0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_THRESHOLD_PERIOD_BMSK                         0xff00
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_THRESHOLD_PERIOD_SHFT                            0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_THRESHOLD_PERIOD_BMSK                           0xff
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_THRESHOLD_PERIOD_SHFT                            0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG5_ADDR                                               (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000124)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG5_RMSK                                                    0x7ff
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG5_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG5_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG5_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG5_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG5_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG5_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG5_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG5_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG5_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_BMSK                       0x7ff
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_SHFT                         0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_ADDR                                             (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000130)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_RMSK                                             0x3fffffff
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_BMSK                              0x20000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_SHFT                                    0x1d
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_BMSK                              0x10000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_SHFT                                    0x1c
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_BMSK                              0x8000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_SHFT                                   0x1b
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_BMSK                              0x4000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_SHFT                                   0x1a
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_BMSK                              0x2000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_SHFT                                   0x19
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_BMSK                     0x1f00000
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_SHFT                          0x14
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_BMSK                              0x80000
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_SHFT                                 0x13
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_BMSK                              0x40000
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_SHFT                                 0x12
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_BMSK                        0x20000
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_SHFT                           0x11
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_BMSK                             0x1f000
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_SHFT                                 0xc
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_BMSK                                0x800
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_SHFT                                  0xb
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_BMSK                    0x780
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_SHFT                      0x7
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_LDO_ENABLE_BMSK                                    0x40
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_LDO_ENABLE_SHFT                                     0x6
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_BMSK                            0x38
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_SHFT                             0x3
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_BMSK                             0x4
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_SHFT                             0x2
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_BMSK                 0x3
#define HWIO_CH1_DQ1_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_SHFT                 0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_ADDR                                          (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000014c)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_RMSK                                          0x1fffffff
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_TXCLK_CURR_OVRD_BMSK                          0x10000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_TXCLK_CURR_OVRD_SHFT                                0x1c
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_OVRD_BMSK                              0x8000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_OVRD_SHFT                                   0x1b
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_BMSK                                 0x4000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_SHFT                                      0x1a
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_BMSK                   0x2000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_SHFT                        0x19
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_BMSK                 0x1000000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_SHFT                      0x18
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_BMSK                          0x800000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_SHFT                              0x17
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_BMSK                               0x400000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_SHFT                                   0x16
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_BMSK                                    0x200000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_SHFT                                        0x15
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_BMSK                                 0x100000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_SHFT                                     0x14
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_BMSK                        0x80000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_SHFT                           0x13
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_BMSK                       0x40000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_SHFT                          0x12
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_BMSK                                     0x20000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_SHFT                                        0x11
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_BMSK                               0x10000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_SHFT                                  0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_BMSK                                0x8000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_SHFT                                   0xf
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_BMSK                                  0x4000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_SHFT                                     0xe
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_BMSK                                  0x2000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_SHFT                                     0xd
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_BMSK                                  0x1000
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_SHFT                                     0xc
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_BMSK                                      0x800
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_SHFT                                        0xb
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_BMSK                                     0x400
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_SHFT                                       0xa
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_BMSK                                     0x200
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_SHFT                                       0x9
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_BMSK                               0x100
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_SHFT                                 0x8
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_BMSK                              0x80
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_SHFT                               0x7
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_BMSK                                  0x40
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_SHFT                                   0x6
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_BMSK                                        0x20
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_SHFT                                         0x5
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_BMSK                               0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_SHFT                                0x4
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_BMSK                                       0xe
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_SHFT                                       0x1
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_BMSK                                0x1
#define HWIO_CH1_DQ1_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_SHFT                                0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_RB_STATUS_ADDR                                              (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000160)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RB_STATUS_RMSK                                                    0x30
#define HWIO_CH1_DQ1_DDRPHY_DQ_RB_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RB_STATUS_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_RB_STATUS_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RB_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_RB_STATUS_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_RB_STATUS_DCC1_DCC_IN_PROGRESS_BMSK                               0x20
#define HWIO_CH1_DQ1_DDRPHY_DQ_RB_STATUS_DCC1_DCC_IN_PROGRESS_SHFT                                0x5
#define HWIO_CH1_DQ1_DDRPHY_DQ_RB_STATUS_DCC0_DCC_IN_PROGRESS_BMSK                               0x10
#define HWIO_CH1_DQ1_DDRPHY_DQ_RB_STATUS_DCC0_DCC_IN_PROGRESS_SHFT                                0x4

#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_CFG_ADDR                                               (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000170)
#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_CFG_RMSK                                               0xffffffff
#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_MISR_CFG_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_MISR_CFG_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_MISR_CFG_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ1_DDRPHY_DQ_MISR_CFG_ADDR,v)
#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ1_DDRPHY_DQ_MISR_CFG_ADDR,m,v,HWIO_CH1_DQ1_DDRPHY_DQ_MISR_CFG_IN)
#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_CFG_SEED_VALUE_BMSK                                    0xffffffff
#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_CFG_SEED_VALUE_SHFT                                           0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR                                       (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x00000178)
#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_RMSK                                       0xffffffff
#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_SIGNATURE_BMSK                             0xffffffff
#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_EVEN_STATUS_SIGNATURE_SHFT                                    0x0

#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_ADDR                                        (CH1_DQ1_DDRPHY_DQ_REG_BASE      + 0x0000017c)
#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_RMSK                                        0xffffffff
#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_ADDR, HWIO_CH1_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_RMSK)
#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_ADDR, m)
#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_SIGNATURE_BMSK                              0xffffffff
#define HWIO_CH1_DQ1_DDRPHY_DQ_MISR_ODD_STATUS_SIGNATURE_SHFT                                     0x0

/*----------------------------------------------------------------------------
 * MODULE: CH1_DQ2_DDRPHY_DQ
 *--------------------------------------------------------------------------*/

#define CH1_DQ2_DDRPHY_DQ_REG_BASE                                                         (EBI1_PHY_CFG_BASE      + 0x00006800)

#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_ADDR                                                (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000000)
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_RMSK                                                0xf330f303
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_BMSK                                0x80000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_SHFT                                      0x1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_BMSK                                 0x40000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_SHFT                                       0x1e
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_BMSK                                      0x20000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_SHFT                                            0x1d
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_BMSK                                   0x10000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_SHFT                                         0x1c
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_MISR_EN_BMSK                                         0x2000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_MISR_EN_SHFT                                              0x19
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_BMSK                               0x1000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_SHFT                                    0x18
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_BMSK                                 0x200000
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_SHFT                                     0x15
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_BMSK                                 0x100000
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_SHFT                                     0x14
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_BMSK                                        0x8000
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_SHFT                                           0xf
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_BMSK                                      0x6000
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_SHFT                                         0xd
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_BMSK                                       0x1000
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_SHFT                                          0xc
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_DCC1_BYPASS_BMSK                                         0x200
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_DCC1_BYPASS_SHFT                                           0x9
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_DCC0_BYPASS_BMSK                                         0x100
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_DCC0_BYPASS_SHFT                                           0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_BMSK                                           0x2
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_SHFT                                           0x1
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_CDC_TEST_EN_BMSK                                           0x1
#define HWIO_CH1_DQ2_DDRPHY_DQ_TOP_CFG_CDC_TEST_EN_SHFT                                           0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_INFO_ADDR                                                (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000004)
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_INFO_RMSK                                                   0xfffff
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_INFO_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_HW_INFO_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_HW_INFO_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_HW_INFO_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_INFO_CORE_ID_BMSK                                           0xf0000
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_INFO_CORE_ID_SHFT                                              0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_INFO_MAJOR_REV_BMSK                                          0xf000
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_INFO_MAJOR_REV_SHFT                                             0xc
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_INFO_BRANCH_REV_BMSK                                          0xf00
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_INFO_BRANCH_REV_SHFT                                            0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_INFO_MINOR_REV_BMSK                                            0xff
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_INFO_MINOR_REV_SHFT                                             0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_VERSION_ADDR                                             (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000008)
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_VERSION_RMSK                                             0xffffffff
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_HW_VERSION_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_HW_VERSION_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_HW_VERSION_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_VERSION_MAJOR_BMSK                                       0xf0000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_VERSION_MAJOR_SHFT                                             0x1c
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_VERSION_MINOR_BMSK                                        0xfff0000
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_VERSION_MINOR_SHFT                                             0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_VERSION_STEP_BMSK                                            0xffff
#define HWIO_CH1_DQ2_DDRPHY_DQ_HW_VERSION_STEP_SHFT                                               0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_ADDR                                               (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000010)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_RMSK                                               0xf7fff777
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_SHFT                                          0x1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_SHFT                                          0x1e
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_BMSK                                    0x20000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_SHFT                                          0x1d
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_BMSK                                    0x10000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_SHFT                                          0x1c
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_BMSK                                    0x4000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_SHFT                                         0x1a
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_ODT_BMSK                                         0x3000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_ODT_SHFT                                              0x18
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_BMSK                                       0xc00000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_SHFT                                           0x16
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_PREDRV_CTL_BMSK                                   0x300000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_PREDRV_CTL_SHFT                                       0x14
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_BMSK                                         0xc0000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_SHFT                                            0x12
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_BMSK                                         0x30000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_SHFT                                            0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_BMSK                                     0xc000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_SHFT                                        0xe
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_BMSK                                    0x3000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_SHFT                                       0xc
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_BMSK                                           0x400
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_SHFT                                             0xa
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_BMSK                                           0x200
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_SHFT                                             0x9
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_BMSK                                           0x100
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_SHFT                                             0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_BMSK                                             0x70
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_SHFT                                              0x4
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_DCC_BMSK                                               0x7
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG0_DQ_DCC_SHFT                                               0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_ADDR                                               (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000014)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_RMSK                                               0xffffdff7
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_BMSK                                   0x80000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_SHFT                                         0x1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_BMSK                                   0x40000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_SHFT                                         0x1e
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_BMSK                                   0x20000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_SHFT                                         0x1d
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_CMFB_ENA_BMSK                                  0x10000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_CMFB_ENA_SHFT                                        0x1c
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_BMSK                                    0x8000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_SHFT                                         0x1b
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_BMSK                                   0x4000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_SHFT                                        0x1a
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_ODT_BMSK                                        0x3000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_ODT_SHFT                                             0x18
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_BMSK                                       0x800000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_SHFT                                           0x17
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_BMSK                                       0x400000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_SHFT                                           0x16
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_PREDRV_CTL_BMSK                                  0x300000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_PREDRV_CTL_SHFT                                      0x14
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_BMSK                                        0xc0000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_SHFT                                           0x12
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_BMSK                                        0x30000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_SHFT                                           0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_BMSK                                        0xc000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_SHFT                                           0xe
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_CURR_MODE_BMSK                                     0x1000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_CURR_MODE_SHFT                                        0xc
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_RCODE_BMSK                                     0xc00
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_RCODE_SHFT                                       0xa
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_CSCODE_BMSK                                    0x300
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_CSCODE_SHFT                                      0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_BMSK                                           0x80
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_SHFT                                            0x7
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_BMSK                                            0x70
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_SHFT                                             0x4
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_DCC_BMSK                                              0x7
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG1_DQS_DCC_SHFT                                              0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_ADDR                                               (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000018)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_RMSK                                               0x3f3f3f3f
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_BMSK                                  0x20000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_SHFT                                        0x1d
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_BMSK                             0x10000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_SHFT                                   0x1c
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_BMSK                                    0xf000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_SHFT                                         0x18
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_BMSK                                      0x3c0000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_SHFT                                          0x12
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_BMSK                                  0x20000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_SHFT                                     0x11
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_BMSK                                    0x10000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_SHFT                                       0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_BMSK                            0x3f00
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_SHFT                               0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_BMSK                                      0x3f
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_SHFT                                       0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_ADDR                                               (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000020)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_RMSK                                               0xc730ff13
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_SHFT                                          0x1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_SHFT                                          0x1e
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_BMSK                                       0x4000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_SHFT                                            0x1a
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DM_MP_EN_BMSK                                       0x2000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DM_MP_EN_SHFT                                            0x19
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DM_LP_EN_BMSK                                       0x1000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DM_LP_EN_SHFT                                            0x18
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_BMSK                              0x200000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_SHFT                                  0x15
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_BMSK                              0x100000
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_SHFT                                  0x14
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DQ_IE_OE_BMSK                                          0xff00
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DQ_IE_OE_SHFT                                             0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DQS_IE_OE_BMSK                                           0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DQS_IE_OE_SHFT                                            0x4
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DM_IE_BMSK                                                0x2
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DM_IE_SHFT                                                0x1
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DM_OE_BMSK                                                0x1
#define HWIO_CH1_DQ2_DDRPHY_DQ_PAD_CFG3_DM_OE_SHFT                                                0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_ADDR                                          (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000028)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_RMSK                                                 0x1
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_BMSK                                      0x1
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_SHFT                                      0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_DELAY_ADDR                                            (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000002c)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_DELAY_RMSK                                                 0x77f
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_DELAY_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_DELAY_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_DELAY_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_DELAY_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_DELAY_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_DELAY_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_DELAY_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_DELAY_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_DELAY_WRDELAY_FLAG_BMSK                                    0x700
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_DELAY_WRDELAY_FLAG_SHFT                                      0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_DELAY_WRLVL_DELAY_BMSK                                      0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_DELAY_WRLVL_DELAY_SHFT                                       0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_STATUS_ADDR                                           (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000030)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_STATUS_RMSK                                                 0xff
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_STATUS_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_STATUS_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_STATUS_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_STATUS_WRLVL_STATUS_BMSK                                    0xff
#define HWIO_CH1_DQ2_DDRPHY_DQ_WRLVL_STATUS_WRLVL_STATUS_SHFT                                     0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_ADDR                                          (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000034)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_RMSK                                                0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_ADDR                                          (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000038)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_RMSK                                                0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_ADDR                                          (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000003c)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_RMSK                                                0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_ADDR                                          (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000040)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_RMSK                                                0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_CDC_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_ADDR                                          (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000058)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_RMSK                                                0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_ADDR                                          (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000005c)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_RMSK                                                0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_ADDR                                          (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000060)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_RMSK                                                0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_ADDR                                          (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000064)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_RMSK                                                0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CDC_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_ADDR                                           (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000006c)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_RMSK                                           0x77777777
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ7_DELAY_BMSK                                 0x70000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ7_DELAY_SHFT                                       0x1c
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ6_DELAY_BMSK                                  0x7000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ6_DELAY_SHFT                                       0x18
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ5_DELAY_BMSK                                   0x700000
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ5_DELAY_SHFT                                       0x14
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ4_DELAY_BMSK                                    0x70000
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ4_DELAY_SHFT                                       0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ3_DELAY_BMSK                                     0x7000
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ3_DELAY_SHFT                                        0xc
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ2_DELAY_BMSK                                      0x700
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ2_DELAY_SHFT                                        0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ1_DELAY_BMSK                                       0x70
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ1_DELAY_SHFT                                        0x4
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ0_DELAY_BMSK                                        0x7
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DQ_DQ0_DELAY_SHFT                                        0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DM_ADDR                                           (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000070)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DM_RMSK                                                  0x7
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DM_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DM_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DM_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DM_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DM_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DM_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DM_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DM_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DM_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DM_DM_DELAY_BMSK                                         0x7
#define HWIO_CH1_DQ2_DDRPHY_DQ_WR_DESKEW_DM_DM_DELAY_SHFT                                         0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR                                      (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000074)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_RMSK                                      0x77777777
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ7_DELAY_BMSK                            0x70000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ7_DELAY_SHFT                                  0x1c
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ6_DELAY_BMSK                             0x7000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ6_DELAY_SHFT                                  0x18
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ5_DELAY_BMSK                              0x700000
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ5_DELAY_SHFT                                  0x14
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ4_DELAY_BMSK                               0x70000
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ4_DELAY_SHFT                                  0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ3_DELAY_BMSK                                0x7000
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ3_DELAY_SHFT                                   0xc
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ2_DELAY_BMSK                                 0x700
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ2_DELAY_SHFT                                   0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ1_DELAY_BMSK                                  0x70
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ1_DELAY_SHFT                                   0x4
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ0_DELAY_BMSK                                   0x7
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ0_DELAY_SHFT                                   0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR                                       (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000078)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_RMSK                                       0x77777777
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ7_DELAY_BMSK                             0x70000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ7_DELAY_SHFT                                   0x1c
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ6_DELAY_BMSK                              0x7000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ6_DELAY_SHFT                                   0x18
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ5_DELAY_BMSK                               0x700000
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ5_DELAY_SHFT                                   0x14
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ4_DELAY_BMSK                                0x70000
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ4_DELAY_SHFT                                   0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ3_DELAY_BMSK                                 0x7000
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ3_DELAY_SHFT                                    0xc
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ2_DELAY_BMSK                                  0x700
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ2_DELAY_SHFT                                    0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ1_DELAY_BMSK                                   0x70
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ1_DELAY_SHFT                                    0x4
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ0_DELAY_BMSK                                    0x7
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ0_DELAY_SHFT                                    0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DM_ADDR                                           (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000007c)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DM_RMSK                                                 0x77
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DM_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DM_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DM_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DM_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DM_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DM_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DM_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DM_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DM_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DM_DM_ODD_DELAY_BMSK                                    0x70
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DM_DM_ODD_DELAY_SHFT                                     0x4
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DM_DM_EVEN_DELAY_BMSK                                    0x7
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_DESKEW_DM_DM_EVEN_DELAY_SHFT                                    0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_ADDR                                          (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000080)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_RMSK                                                0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_ADDR                                          (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000084)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_RMSK                                                0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_ADDR                                          (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000088)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_RMSK                                                0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_ADDR                                          (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000008c)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_RMSK                                                0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ2_DDRPHY_DQ_RD_CLK_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_ADDR                                               (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000098)
#define HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_RMSK                                                    0x333
#define HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_RD_CLK_LP_DELAY_BMSK                                    0x300
#define HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_RD_CLK_LP_DELAY_SHFT                                      0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_RD_CDC_LP_DELAY_BMSK                                     0x30
#define HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_RD_CDC_LP_DELAY_SHFT                                      0x4
#define HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_WR_CDC_LP_DELAY_BMSK                                      0x3
#define HWIO_CH1_DQ2_DDRPHY_DQ_LP_DELAY_WR_CDC_LP_DELAY_SHFT                                      0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_ADDR                                              (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000009c)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_RMSK                                                 0x33331
#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_RD_CLK_DELAY_SEL_BMSK                                0x30000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_RD_CLK_DELAY_SEL_SHFT                                   0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_RD_CDC_DELAY_SEL_BMSK                                 0x3000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_RD_CDC_DELAY_SEL_SHFT                                    0xc
#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_WR_CDC_DELAY_SEL_BMSK                                  0x300
#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_WR_CDC_DELAY_SEL_SHFT                                    0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_CDC_HP_ENABLE_BMSK                                      0x20
#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_CDC_HP_ENABLE_SHFT                                       0x5
#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_CDC_LP_ENABLE_BMSK                                      0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_CDC_LP_ENABLE_SHFT                                       0x4
#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_CDC_LP_MODE_BMSK                                         0x1
#define HWIO_CH1_DQ2_DDRPHY_DQ_DELAY_SEL_CDC_LP_MODE_SHFT                                         0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR                                         (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000a0)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK                                         0x9f1f9f9f
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                        0x80000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                              0x1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                             0x1f000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                   0x18
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                               0x1f0000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                   0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                            0x8000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                               0xf
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                              0x1f00
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                 0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                              0x80
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                               0x7
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                                0x1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                 0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR                                      (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000a4)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK                                          0x1f1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_BMSK                                 0x1f00
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_SHFT                                    0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_BMSK                                   0x1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_SHFT                                    0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR                                        (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000b0)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK                                        0x9f1f9f9f
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                       0x80000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                             0x1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                            0x1f000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                  0x18
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                              0x1f0000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                  0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                           0x8000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                              0xf
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                             0x1f00
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                             0x80
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                              0x7
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                               0x1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR                                     (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000b4)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK                                         0x1f1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_BMSK                                0x1f00
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_SHFT                                   0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_BMSK                                  0x1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_SHFT                                   0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_ADDR                                                (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000c0)
#define HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_RMSK                                                      0x31
#define HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_LDO_EN_BMSK                                               0x20
#define HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_LDO_EN_SHFT                                                0x5
#define HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_BYPASS_EN_BMSK                                            0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_BYPASS_EN_SHFT                                             0x4
#define HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_TEST_EN_BMSK                                               0x1
#define HWIO_CH1_DQ2_DDRPHY_DQ_LDO_CFG_TEST_EN_SHFT                                               0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_ADDR                                                (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000c4)
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_RMSK                                                0x873fff3f
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_BMSK                                 0x80000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_SHFT                                       0x1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_BMSK                                     0x7000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_SHFT                                          0x18
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_BMSK                                 0x3f0000
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_SHFT                                     0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_BMSK                                       0xf800
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_SHFT                                          0xb
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_BMSK                                        0x700
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_SHFT                                          0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_BMSK                                          0x3f
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_SHFT                                           0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_TEST_CFG_ADDR                                           (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000c8)
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_TEST_CFG_RMSK                                                  0x1
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_TEST_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_CDC_TEST_CFG_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_CDC_TEST_CFG_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_TEST_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_CDC_TEST_CFG_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_TEST_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_CDC_TEST_CFG_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_TEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_CDC_TEST_CFG_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_CDC_TEST_CFG_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_TEST_CFG_TEST_EN_BMSK                                          0x1
#define HWIO_CH1_DQ2_DDRPHY_DQ_CDC_TEST_CFG_TEST_EN_SHFT                                          0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_ADDR                                               (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000e0)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_STATUS_ADDR                                            (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000e4)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_STATUS_RMSK                                                0x1f11
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_STATUS_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_STATUS_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_STATUS_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC0_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_ADDR                                               (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000f0)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_STATUS_ADDR                                            (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x000000f4)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_STATUS_RMSK                                                0x1f11
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_STATUS_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_STATUS_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_STATUS_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH1_DQ2_DDRPHY_DQ_DCC1_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_ADDR                                               (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000110)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_RMSK                                               0xc000ffff
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_BMSK                           0x80000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_SHFT                                 0x1f
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_BMSK                0x40000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_SHFT                      0x1e
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_BMSK                             0xff00
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_SHFT                                0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_BMSK                              0xff
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_SHFT                               0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG1_ADDR                                               (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000114)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG1_RMSK                                               0x7fff00ff
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG1_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG1_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG1_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG1_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG1_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG1_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG1_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG1_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_BMSK                         0x7fff0000
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_SHFT                               0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_BMSK                          0xff
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_SHFT                           0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG2_ADDR                                               (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000118)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG2_RMSK                                                0x7ff00ff
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG2_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG2_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG2_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG2_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG2_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG2_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG2_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG2_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_BMSK                      0x7ff0000
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_SHFT                           0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_BMSK                            0xff
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_SHFT                             0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG3_ADDR                                               (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000011c)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG3_RMSK                                                 0xff00ff
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG3_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG3_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG3_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG3_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG3_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG3_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG3_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG3_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_BMSK               0xff0000
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_SHFT                   0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_BMSK                    0xff
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_SHFT                     0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_ADDR                                               (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000120)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_RMSK                                               0xff1fffff
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_SETTLING_TIME_VAL_BMSK                    0xff000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_SETTLING_TIME_VAL_SHFT                          0x18
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_SETTLING_TIME_VAL_BMSK                      0x1f0000
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_SETTLING_TIME_VAL_SHFT                          0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_THRESHOLD_PERIOD_BMSK                         0xff00
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_THRESHOLD_PERIOD_SHFT                            0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_THRESHOLD_PERIOD_BMSK                           0xff
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_THRESHOLD_PERIOD_SHFT                            0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG5_ADDR                                               (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000124)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG5_RMSK                                                    0x7ff
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG5_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG5_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG5_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG5_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG5_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG5_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG5_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG5_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG5_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_BMSK                       0x7ff
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_SHFT                         0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_ADDR                                             (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000130)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_RMSK                                             0x3fffffff
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_BMSK                              0x20000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_SHFT                                    0x1d
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_BMSK                              0x10000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_SHFT                                    0x1c
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_BMSK                              0x8000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_SHFT                                   0x1b
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_BMSK                              0x4000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_SHFT                                   0x1a
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_BMSK                              0x2000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_SHFT                                   0x19
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_BMSK                     0x1f00000
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_SHFT                          0x14
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_BMSK                              0x80000
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_SHFT                                 0x13
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_BMSK                              0x40000
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_SHFT                                 0x12
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_BMSK                        0x20000
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_SHFT                           0x11
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_BMSK                             0x1f000
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_SHFT                                 0xc
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_BMSK                                0x800
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_SHFT                                  0xb
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_BMSK                    0x780
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_SHFT                      0x7
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_LDO_ENABLE_BMSK                                    0x40
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_LDO_ENABLE_SHFT                                     0x6
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_BMSK                            0x38
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_SHFT                             0x3
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_BMSK                             0x4
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_SHFT                             0x2
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_BMSK                 0x3
#define HWIO_CH1_DQ2_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_SHFT                 0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_ADDR                                          (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000014c)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_RMSK                                          0x1fffffff
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_TXCLK_CURR_OVRD_BMSK                          0x10000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_TXCLK_CURR_OVRD_SHFT                                0x1c
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_OVRD_BMSK                              0x8000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_OVRD_SHFT                                   0x1b
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_BMSK                                 0x4000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_SHFT                                      0x1a
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_BMSK                   0x2000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_SHFT                        0x19
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_BMSK                 0x1000000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_SHFT                      0x18
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_BMSK                          0x800000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_SHFT                              0x17
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_BMSK                               0x400000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_SHFT                                   0x16
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_BMSK                                    0x200000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_SHFT                                        0x15
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_BMSK                                 0x100000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_SHFT                                     0x14
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_BMSK                        0x80000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_SHFT                           0x13
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_BMSK                       0x40000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_SHFT                          0x12
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_BMSK                                     0x20000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_SHFT                                        0x11
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_BMSK                               0x10000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_SHFT                                  0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_BMSK                                0x8000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_SHFT                                   0xf
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_BMSK                                  0x4000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_SHFT                                     0xe
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_BMSK                                  0x2000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_SHFT                                     0xd
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_BMSK                                  0x1000
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_SHFT                                     0xc
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_BMSK                                      0x800
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_SHFT                                        0xb
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_BMSK                                     0x400
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_SHFT                                       0xa
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_BMSK                                     0x200
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_SHFT                                       0x9
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_BMSK                               0x100
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_SHFT                                 0x8
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_BMSK                              0x80
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_SHFT                               0x7
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_BMSK                                  0x40
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_SHFT                                   0x6
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_BMSK                                        0x20
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_SHFT                                         0x5
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_BMSK                               0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_SHFT                                0x4
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_BMSK                                       0xe
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_SHFT                                       0x1
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_BMSK                                0x1
#define HWIO_CH1_DQ2_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_SHFT                                0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_RB_STATUS_ADDR                                              (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000160)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RB_STATUS_RMSK                                                    0x30
#define HWIO_CH1_DQ2_DDRPHY_DQ_RB_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RB_STATUS_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_RB_STATUS_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RB_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_RB_STATUS_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_RB_STATUS_DCC1_DCC_IN_PROGRESS_BMSK                               0x20
#define HWIO_CH1_DQ2_DDRPHY_DQ_RB_STATUS_DCC1_DCC_IN_PROGRESS_SHFT                                0x5
#define HWIO_CH1_DQ2_DDRPHY_DQ_RB_STATUS_DCC0_DCC_IN_PROGRESS_BMSK                               0x10
#define HWIO_CH1_DQ2_DDRPHY_DQ_RB_STATUS_DCC0_DCC_IN_PROGRESS_SHFT                                0x4

#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_CFG_ADDR                                               (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000170)
#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_CFG_RMSK                                               0xffffffff
#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_MISR_CFG_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_MISR_CFG_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_MISR_CFG_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ2_DDRPHY_DQ_MISR_CFG_ADDR,v)
#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ2_DDRPHY_DQ_MISR_CFG_ADDR,m,v,HWIO_CH1_DQ2_DDRPHY_DQ_MISR_CFG_IN)
#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_CFG_SEED_VALUE_BMSK                                    0xffffffff
#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_CFG_SEED_VALUE_SHFT                                           0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR                                       (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x00000178)
#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_RMSK                                       0xffffffff
#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_SIGNATURE_BMSK                             0xffffffff
#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_EVEN_STATUS_SIGNATURE_SHFT                                    0x0

#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_ADDR                                        (CH1_DQ2_DDRPHY_DQ_REG_BASE      + 0x0000017c)
#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_RMSK                                        0xffffffff
#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_ADDR, HWIO_CH1_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_RMSK)
#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_ADDR, m)
#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_SIGNATURE_BMSK                              0xffffffff
#define HWIO_CH1_DQ2_DDRPHY_DQ_MISR_ODD_STATUS_SIGNATURE_SHFT                                     0x0

/*----------------------------------------------------------------------------
 * MODULE: CH1_DQ3_DDRPHY_DQ
 *--------------------------------------------------------------------------*/

#define CH1_DQ3_DDRPHY_DQ_REG_BASE                                                         (EBI1_PHY_CFG_BASE      + 0x00007000)

#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_ADDR                                                (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000000)
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_RMSK                                                0xf330f303
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_BMSK                                0x80000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_CDC_SHFT                                      0x1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_BMSK                                 0x40000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_FPM_CTRL_EN_IO_SHFT                                       0x1e
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_BMSK                                      0x20000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_DFI_LP_EN_SHFT                                            0x1d
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_BMSK                                   0x10000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_CDC_SW_RESET_SHFT                                         0x1c
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_MISR_EN_BMSK                                         0x2000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_MISR_EN_SHFT                                              0x19
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_BMSK                               0x1000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_MISR_DATA_CLK_SEL_SHFT                                    0x18
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_BMSK                                 0x200000
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_CA_TRAINING_MODE_SHFT                                     0x15
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_BMSK                                 0x100000
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_WR_LEVELING_MODE_SHFT                                     0x14
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_BMSK                                        0x8000
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_PERF_MON_EN_SHFT                                           0xf
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_BMSK                                      0x6000
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_SEL_SHFT                                         0xd
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_BMSK                                       0x1000
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_DEBUG_BUS_EN_SHFT                                          0xc
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_DCC1_BYPASS_BMSK                                         0x200
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_DCC1_BYPASS_SHFT                                           0x9
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_DCC0_BYPASS_BMSK                                         0x100
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_DCC0_BYPASS_SHFT                                           0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_BMSK                                           0x2
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_CLK_TEST_EN_SHFT                                           0x1
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_CDC_TEST_EN_BMSK                                           0x1
#define HWIO_CH1_DQ3_DDRPHY_DQ_TOP_CFG_CDC_TEST_EN_SHFT                                           0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_INFO_ADDR                                                (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000004)
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_INFO_RMSK                                                   0xfffff
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_INFO_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_HW_INFO_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_HW_INFO_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_HW_INFO_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_INFO_CORE_ID_BMSK                                           0xf0000
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_INFO_CORE_ID_SHFT                                              0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_INFO_MAJOR_REV_BMSK                                          0xf000
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_INFO_MAJOR_REV_SHFT                                             0xc
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_INFO_BRANCH_REV_BMSK                                          0xf00
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_INFO_BRANCH_REV_SHFT                                            0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_INFO_MINOR_REV_BMSK                                            0xff
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_INFO_MINOR_REV_SHFT                                             0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_VERSION_ADDR                                             (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000008)
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_VERSION_RMSK                                             0xffffffff
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_HW_VERSION_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_HW_VERSION_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_HW_VERSION_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_VERSION_MAJOR_BMSK                                       0xf0000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_VERSION_MAJOR_SHFT                                             0x1c
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_VERSION_MINOR_BMSK                                        0xfff0000
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_VERSION_MINOR_SHFT                                             0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_VERSION_STEP_BMSK                                            0xffff
#define HWIO_CH1_DQ3_DDRPHY_DQ_HW_VERSION_STEP_SHFT                                               0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_ADDR                                               (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000010)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_RMSK                                               0xf7fff777
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_HP_MODE_SHFT                                          0x1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_MP_MODE_SHFT                                          0x1e
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_BMSK                                    0x20000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_LV_MODE_SHFT                                          0x1d
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_BMSK                                    0x10000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_ODT_ENA_SHFT                                          0x1c
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_BMSK                                    0x4000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_ODT_MODE_SHFT                                         0x1a
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_ODT_BMSK                                         0x3000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_ODT_SHFT                                              0x18
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_BMSK                                       0xc00000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_PULL_B_SHFT                                           0x16
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_PREDRV_CTL_BMSK                                   0x300000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_PREDRV_CTL_SHFT                                       0x14
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_BMSK                                         0xc0000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_NSLEW_SHFT                                            0x12
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_BMSK                                         0x30000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_PSLEW_SHFT                                            0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_BMSK                                     0xc000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_RCODE_SHFT                                        0xe
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_BMSK                                    0x3000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_RCVR_CSCODE_SHFT                                       0xc
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_BMSK                                           0x400
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_HP_EN_SHFT                                             0xa
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_BMSK                                           0x200
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_MP_EN_SHFT                                             0x9
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_BMSK                                           0x100
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_LP_EN_SHFT                                             0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_BMSK                                             0x70
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_ROUT_SHFT                                              0x4
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_DCC_BMSK                                               0x7
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG0_DQ_DCC_SHFT                                               0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_ADDR                                               (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000014)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_RMSK                                               0xffffdff7
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_BMSK                                   0x80000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_HP_MODE_SHFT                                         0x1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_BMSK                                   0x40000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_MP_MODE_SHFT                                         0x1e
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_BMSK                                   0x20000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_LV_MODE_SHFT                                         0x1d
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_CMFB_ENA_BMSK                                  0x10000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_CMFB_ENA_SHFT                                        0x1c
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_BMSK                                    0x8000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_ODT_ENA_SHFT                                         0x1b
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_BMSK                                   0x4000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_ODT_MODE_SHFT                                        0x1a
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_ODT_BMSK                                        0x3000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_ODT_SHFT                                             0x18
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_BMSK                                       0x800000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_HP_EN_SHFT                                           0x17
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_BMSK                                       0x400000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_MP_EN_SHFT                                           0x16
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_PREDRV_CTL_BMSK                                  0x300000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_PREDRV_CTL_SHFT                                      0x14
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_BMSK                                        0xc0000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_NSLEW_SHFT                                           0x12
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_BMSK                                        0x30000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_PSLEW_SHFT                                           0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_BMSK                                        0xc000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_PULL_B_SHFT                                           0xe
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_CURR_MODE_BMSK                                     0x1000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_CURR_MODE_SHFT                                        0xc
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_RCODE_BMSK                                     0xc00
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_RCODE_SHFT                                       0xa
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_CSCODE_BMSK                                    0x300
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_RCVR_CSCODE_SHFT                                      0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_BMSK                                           0x80
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_LP_EN_SHFT                                            0x7
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_BMSK                                            0x70
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_ROUT_SHFT                                             0x4
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_DCC_BMSK                                              0x7
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG1_DQS_DCC_SHFT                                              0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_ADDR                                               (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000018)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_RMSK                                               0x3f3f3f3f
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_BMSK                                  0x20000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_LDO_ENA_SHFT                                        0x1d
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_BMSK                             0x10000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_PASSGATE_ENA_SHFT                                   0x1c
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_BMSK                                    0xf000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_SP_OUT_SHFT                                         0x18
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_BMSK                                      0x3c0000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_SP_IN_SHFT                                          0x12
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_BMSK                                  0x20000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_BYPASS_ENA_SHFT                                     0x11
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_BMSK                                    0x10000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_RDIV_ENA_SHFT                                       0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_BMSK                            0x3f00
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_PULLDN_SPEED_CNTL_SHFT                               0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_BMSK                                      0x3f
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG2_VREF_LEVEL_CNT_SHFT                                       0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_ADDR                                               (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000020)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_RMSK                                               0xc730ff13
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_BMSK                                    0x80000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DM_HP_MODE_SHFT                                          0x1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_BMSK                                    0x40000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DM_MP_MODE_SHFT                                          0x1e
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_BMSK                                       0x4000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DM_HP_EN_SHFT                                            0x1a
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DM_MP_EN_BMSK                                       0x2000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DM_MP_EN_SHFT                                            0x19
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DM_LP_EN_BMSK                                       0x1000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DM_LP_EN_SHFT                                            0x18
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_BMSK                              0x200000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_HP_MODE_BANDGAP_EN_SHFT                                  0x15
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_BMSK                              0x100000
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_VREFGEN_BANDGAP_EN_SHFT                                  0x14
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DQ_IE_OE_BMSK                                          0xff00
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DQ_IE_OE_SHFT                                             0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DQS_IE_OE_BMSK                                           0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DQS_IE_OE_SHFT                                            0x4
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DM_IE_BMSK                                                0x2
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DM_IE_SHFT                                                0x1
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DM_OE_BMSK                                                0x1
#define HWIO_CH1_DQ3_DDRPHY_DQ_PAD_CFG3_DM_OE_SHFT                                                0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_ADDR                                          (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000028)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_RMSK                                                 0x1
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_BMSK                                      0x1
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_TRIGGER_SEND_PULSE_SHFT                                      0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_DELAY_ADDR                                            (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000002c)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_DELAY_RMSK                                                 0x77f
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_DELAY_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_DELAY_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_DELAY_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_DELAY_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_DELAY_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_DELAY_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_DELAY_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_DELAY_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_DELAY_WRDELAY_FLAG_BMSK                                    0x700
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_DELAY_WRDELAY_FLAG_SHFT                                      0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_DELAY_WRLVL_DELAY_BMSK                                      0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_DELAY_WRLVL_DELAY_SHFT                                       0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_STATUS_ADDR                                           (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000030)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_STATUS_RMSK                                                 0xff
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_STATUS_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_STATUS_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_STATUS_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_STATUS_WRLVL_STATUS_BMSK                                    0xff
#define HWIO_CH1_DQ3_DDRPHY_DQ_WRLVL_STATUS_WRLVL_STATUS_SHFT                                     0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_ADDR                                          (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000034)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_RMSK                                                0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_ADDR                                          (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000038)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_RMSK                                                0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_ADDR                                          (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000003c)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_RMSK                                                0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_ADDR                                          (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000040)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_RMSK                                                0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_CDC_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_ADDR                                          (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000058)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_RMSK                                                0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_ADDR                                          (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000005c)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_RMSK                                                0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_ADDR                                          (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000060)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_RMSK                                                0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_ADDR                                          (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000064)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_RMSK                                                0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CDC_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_ADDR                                           (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000006c)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_RMSK                                           0x77777777
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ7_DELAY_BMSK                                 0x70000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ7_DELAY_SHFT                                       0x1c
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ6_DELAY_BMSK                                  0x7000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ6_DELAY_SHFT                                       0x18
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ5_DELAY_BMSK                                   0x700000
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ5_DELAY_SHFT                                       0x14
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ4_DELAY_BMSK                                    0x70000
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ4_DELAY_SHFT                                       0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ3_DELAY_BMSK                                     0x7000
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ3_DELAY_SHFT                                        0xc
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ2_DELAY_BMSK                                      0x700
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ2_DELAY_SHFT                                        0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ1_DELAY_BMSK                                       0x70
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ1_DELAY_SHFT                                        0x4
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ0_DELAY_BMSK                                        0x7
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DQ_DQ0_DELAY_SHFT                                        0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DM_ADDR                                           (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000070)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DM_RMSK                                                  0x7
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DM_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DM_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DM_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DM_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DM_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DM_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DM_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DM_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DM_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DM_DM_DELAY_BMSK                                         0x7
#define HWIO_CH1_DQ3_DDRPHY_DQ_WR_DESKEW_DM_DM_DELAY_SHFT                                         0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR                                      (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000074)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_RMSK                                      0x77777777
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ7_DELAY_BMSK                            0x70000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ7_DELAY_SHFT                                  0x1c
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ6_DELAY_BMSK                             0x7000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ6_DELAY_SHFT                                  0x18
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ5_DELAY_BMSK                              0x700000
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ5_DELAY_SHFT                                  0x14
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ4_DELAY_BMSK                               0x70000
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ4_DELAY_SHFT                                  0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ3_DELAY_BMSK                                0x7000
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ3_DELAY_SHFT                                   0xc
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ2_DELAY_BMSK                                 0x700
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ2_DELAY_SHFT                                   0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ1_DELAY_BMSK                                  0x70
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ1_DELAY_SHFT                                   0x4
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ0_DELAY_BMSK                                   0x7
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_EVEN_DQ0_DELAY_SHFT                                   0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR                                       (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000078)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_RMSK                                       0x77777777
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ7_DELAY_BMSK                             0x70000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ7_DELAY_SHFT                                   0x1c
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ6_DELAY_BMSK                              0x7000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ6_DELAY_SHFT                                   0x18
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ5_DELAY_BMSK                               0x700000
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ5_DELAY_SHFT                                   0x14
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ4_DELAY_BMSK                                0x70000
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ4_DELAY_SHFT                                   0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ3_DELAY_BMSK                                 0x7000
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ3_DELAY_SHFT                                    0xc
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ2_DELAY_BMSK                                  0x700
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ2_DELAY_SHFT                                    0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ1_DELAY_BMSK                                   0x70
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ1_DELAY_SHFT                                    0x4
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ0_DELAY_BMSK                                    0x7
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DQ_ODD_DQ0_DELAY_SHFT                                    0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DM_ADDR                                           (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000007c)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DM_RMSK                                                 0x77
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DM_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DM_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DM_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DM_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DM_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DM_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DM_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DM_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DM_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DM_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DM_DM_ODD_DELAY_BMSK                                    0x70
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DM_DM_ODD_DELAY_SHFT                                     0x4
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DM_DM_EVEN_DELAY_BMSK                                    0x7
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_DESKEW_DM_DM_EVEN_DELAY_SHFT                                    0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_ADDR                                          (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000080)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_RMSK                                                0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY0_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_ADDR                                          (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000084)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_RMSK                                                0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY1_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_ADDR                                          (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000088)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_RMSK                                                0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY2_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_ADDR                                          (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000008c)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_RMSK                                                0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_DELAY_VALUE_BMSK                                    0x7f
#define HWIO_CH1_DQ3_DDRPHY_DQ_RD_CLK_DELAY3_DELAY_VALUE_SHFT                                     0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_ADDR                                               (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000098)
#define HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_RMSK                                                    0x333
#define HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_RD_CLK_LP_DELAY_BMSK                                    0x300
#define HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_RD_CLK_LP_DELAY_SHFT                                      0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_RD_CDC_LP_DELAY_BMSK                                     0x30
#define HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_RD_CDC_LP_DELAY_SHFT                                      0x4
#define HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_WR_CDC_LP_DELAY_BMSK                                      0x3
#define HWIO_CH1_DQ3_DDRPHY_DQ_LP_DELAY_WR_CDC_LP_DELAY_SHFT                                      0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_ADDR                                              (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000009c)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_RMSK                                                 0x33331
#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_RD_CLK_DELAY_SEL_BMSK                                0x30000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_RD_CLK_DELAY_SEL_SHFT                                   0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_RD_CDC_DELAY_SEL_BMSK                                 0x3000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_RD_CDC_DELAY_SEL_SHFT                                    0xc
#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_WR_CDC_DELAY_SEL_BMSK                                  0x300
#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_WR_CDC_DELAY_SEL_SHFT                                    0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_CDC_HP_ENABLE_BMSK                                      0x20
#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_CDC_HP_ENABLE_SHFT                                       0x5
#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_CDC_LP_ENABLE_BMSK                                      0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_CDC_LP_ENABLE_SHFT                                       0x4
#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_CDC_LP_MODE_BMSK                                         0x1
#define HWIO_CH1_DQ3_DDRPHY_DQ_DELAY_SEL_CDC_LP_MODE_SHFT                                         0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR                                         (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000a0)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK                                         0x9f1f9f9f
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                        0x80000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                              0x1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                             0x1f000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                   0x18
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                               0x1f0000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                   0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                            0x8000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                               0xf
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                              0x1f00
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                 0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                              0x80
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                               0x7
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                                0x1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                 0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR                                      (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000a4)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK                                          0x1f1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_BMSK                                 0x1f00
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_NCNT_SHFT                                    0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_BMSK                                   0x1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQ_IOC_SLV_STATUS_PAD_PCNT_SHFT                                    0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR                                        (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000b0)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK                                        0x9f1f9f9f
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_BMSK                       0x80000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_PNCNT_HW_LOAD_EN_SHFT                             0x1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_BMSK                            0x1f000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_VAL_SHFT                                  0x18
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_BMSK                              0x1f0000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_VAL_SHFT                                  0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_BMSK                           0x8000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_OFFSET_SIGN_SHFT                              0xf
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_BMSK                             0x1f00
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_NCNT_SW_OFFSET_SHFT                                0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_BMSK                             0x80
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_OFFSET_SIGN_SHFT                              0x7
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_BMSK                               0x1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_CFG_PCNT_SW_OFFSET_SHFT                                0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR                                     (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000b4)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK                                         0x1f1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_BMSK                                0x1f00
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_NCNT_SHFT                                   0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_BMSK                                  0x1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_DQS_IOC_SLV_STATUS_PAD_PCNT_SHFT                                   0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_ADDR                                                (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000c0)
#define HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_RMSK                                                      0x31
#define HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_LDO_EN_BMSK                                               0x20
#define HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_LDO_EN_SHFT                                                0x5
#define HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_BYPASS_EN_BMSK                                            0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_BYPASS_EN_SHFT                                             0x4
#define HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_TEST_EN_BMSK                                               0x1
#define HWIO_CH1_DQ3_DDRPHY_DQ_LDO_CFG_TEST_EN_SHFT                                               0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_ADDR                                                (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000c4)
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_RMSK                                                0x873fff3f
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_BMSK                                 0x80000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_CDC_BANDGAP_EN_SHFT                                       0x1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_BMSK                                     0x7000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_CDC_CP_IDAC_SHFT                                          0x18
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_BMSK                                 0x3f0000
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_CDC_VCO_V2I_CTRL_SHFT                                     0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_BMSK                                       0xf800
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_CDC_LF_C_SEL_SHFT                                          0xb
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_BMSK                                        0x700
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_CDC_LF_R_SEL_SHFT                                          0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_BMSK                                          0x3f
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_CFG_CDC_PLL_DIV_SHFT                                           0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_TEST_CFG_ADDR                                           (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000c8)
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_TEST_CFG_RMSK                                                  0x1
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_TEST_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_CDC_TEST_CFG_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_CDC_TEST_CFG_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_TEST_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_CDC_TEST_CFG_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_TEST_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_CDC_TEST_CFG_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_TEST_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_CDC_TEST_CFG_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_CDC_TEST_CFG_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_TEST_CFG_TEST_EN_BMSK                                          0x1
#define HWIO_CH1_DQ3_DDRPHY_DQ_CDC_TEST_CFG_TEST_EN_SHFT                                          0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_ADDR                                               (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000e0)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_STATUS_ADDR                                            (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000e4)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_STATUS_RMSK                                                0x1f11
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_STATUS_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_STATUS_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_STATUS_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC0_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_ADDR                                               (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000f0)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_RMSK                                               0x93ff9f1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_CONTROL_START_BMSK                             0x80000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_CONTROL_START_SHFT                                   0x1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_MODE_BMSK                                      0x10000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_MODE_SHFT                                            0x1c
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_WAIT_TIME_BMSK                                  0x3000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_WAIT_TIME_SHFT                                       0x18
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_DIV_REF_BMSK                                     0xff0000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_DIV_REF_SHFT                                         0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_OVRD_BMSK                                   0x8000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_OVRD_SHFT                                      0xf
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_VAL_BMSK                                    0x1f00
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_ADJ_SW_VAL_SHFT                                       0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_MAN_ADJ_BMSK                                         0x1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_CFG_DCC_MAN_ADJ_SHFT                                          0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_STATUS_ADDR                                            (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x000000f4)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_STATUS_RMSK                                                0x1f11
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_STATUS_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_STATUS_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_STATUS_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_STATUS_DCC_OFFSET_BMSK                                     0x1f00
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_STATUS_DCC_OFFSET_SHFT                                        0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_STATUS_DCC_EN_BMSK                                           0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_STATUS_DCC_EN_SHFT                                            0x4
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_STATUS_DCC_DONE_BMSK                                          0x1
#define HWIO_CH1_DQ3_DDRPHY_DQ_DCC1_STATUS_DCC_DONE_SHFT                                          0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_ADDR                                               (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000110)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_RMSK                                               0xc000ffff
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_BMSK                           0x80000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_CDC_LDO_FPM_CTRL_EN_SHFT                                 0x1f
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_BMSK                0x40000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_IO_TXCLK_CURR_MODE_FPM_CTRL_EN_SHFT                      0x1e
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_BMSK                             0xff00
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_IO_TRAFFIC_STALL_TIME_SHFT                                0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_BMSK                              0xff
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG0_CDC_TRAFFIC_STALL_TIME_SHFT                               0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG1_ADDR                                               (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000114)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG1_RMSK                                               0x7fff00ff
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG1_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG1_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG1_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG1_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG1_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG1_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG1_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG1_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG1_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_BMSK                         0x7fff0000
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG1_CDC_PLL_LOCK_TIME_VAL_SHFT                               0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_BMSK                          0xff
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG1_CDC_LP_HP_THRESHOLD_PERIOD_SHFT                           0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG2_ADDR                                               (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000118)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG2_RMSK                                                0x7ff00ff
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG2_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG2_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG2_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG2_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG2_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG2_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG2_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG2_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG2_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_BMSK                      0x7ff0000
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG2_CDC_LDO_SETTLING_TIME_VAL_SHFT                           0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_BMSK                            0xff
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG2_CDC_LDO_THRESHOLD_PERIOD_SHFT                             0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG3_ADDR                                               (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000011c)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG3_RMSK                                                 0xff00ff
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG3_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG3_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG3_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG3_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG3_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG3_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG3_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG3_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG3_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_BMSK               0xff0000
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_SETTLING_TIME_VAL_SHFT                   0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_BMSK                    0xff
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG3_TXCLK_CURR_MODE_THRESHOLD_PERIOD_SHFT                     0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_ADDR                                               (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000120)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_RMSK                                               0xff1fffff
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_SETTLING_TIME_VAL_BMSK                    0xff000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_SETTLING_TIME_VAL_SHFT                          0x18
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_SETTLING_TIME_VAL_BMSK                      0x1f0000
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_SETTLING_TIME_VAL_SHFT                          0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_THRESHOLD_PERIOD_BMSK                         0xff00
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_IO_RX_HP_THRESHOLD_PERIOD_SHFT                            0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_THRESHOLD_PERIOD_BMSK                           0xff
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG4_IO_RX_MP_THRESHOLD_PERIOD_SHFT                            0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG5_ADDR                                               (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000124)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG5_RMSK                                                    0x7ff
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG5_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG5_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG5_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG5_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG5_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG5_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG5_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG5_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG5_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG5_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_BMSK                       0x7ff
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_CFG5_IO_BIASGEN_SETTLING_TIME_VAL_SHFT                         0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_ADDR                                             (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000130)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_RMSK                                             0x3fffffff
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_BMSK                              0x20000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_HP_MODE_SHFT                                    0x1d
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_BMSK                              0x10000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_MP_MODE_SHFT                                    0x1c
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_BMSK                              0x8000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_HP_EN_SHFT                                   0x1b
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_BMSK                              0x4000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_MP_EN_SHFT                                   0x1a
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_BMSK                              0x2000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_LP_EN_SHFT                                   0x19
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_BMSK                     0x1f00000
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_RX_FSM_CURR_STATE_SHFT                          0x14
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_BMSK                              0x80000
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_CDC_HP_ENABLE_SHFT                                 0x13
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_BMSK                              0x40000
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_ENABLE_SHFT                                 0x12
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_BMSK                        0x20000
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_CDC_LP_MODE_MUX_SEL_SHFT                           0x11
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_BMSK                             0x1f000
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_FSM_CURR_STATE_SHFT                                 0xc
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_BMSK                                0x800
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_ON_SHFT                                  0xb
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_BMSK                    0x780
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_BIASGEN_FSM_CURR_STATE_SHFT                      0x7
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_LDO_ENABLE_BMSK                                    0x40
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_LDO_ENABLE_SHFT                                     0x6
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_BMSK                            0x38
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_LDO_FSM_CURR_STATE_SHFT                             0x3
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_BMSK                             0x4
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_ON_SHFT                             0x2
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_BMSK                 0x3
#define HWIO_CH1_DQ3_DDRPHY_DQ_FPM_STATUS_FPM_IO_CLK_CUR_MODE_FSM_CURR_STATE_SHFT                 0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_ADDR                                          (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000014c)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_RMSK                                          0x1fffffff
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_TXCLK_CURR_OVRD_BMSK                          0x10000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_TXCLK_CURR_OVRD_SHFT                                0x1c
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_OVRD_BMSK                              0x8000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_OVRD_SHFT                                   0x1b
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_BMSK                                 0x4000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_FF_CLK_ON_SHFT                                      0x1a
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_BMSK                   0x2000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_CNT_EXPIRE_DEMET_SHFT                        0x19
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_BMSK                 0x1000000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_PWRUP_EXPIRE_DEMET_SHFT                      0x18
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_BMSK                          0x800000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_WAKEUP_LDO_EXPIRE_SHFT                              0x17
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_BMSK                               0x400000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_OVRD_SHFT                                   0x16
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_BMSK                                    0x200000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_BIASGEN_SHFT                                        0x15
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_BMSK                                 0x100000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_OVRD_SHFT                                     0x14
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_BMSK                        0x80000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_IOCAL_AUTOCAL_DIS_SHFT                           0x13
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_BMSK                       0x40000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_TXCLK_CURR_MODE_ON_SHFT                          0x12
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_BMSK                                     0x20000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_LDO_SHFT                                        0x11
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_BMSK                               0x10000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_MODE_SHFT                                  0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_BMSK                                0x8000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_MODE_SHFT                                   0xf
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_BMSK                                  0x4000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_LP_EN_SHFT                                     0xe
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_BMSK                                  0x2000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_MP_EN_SHFT                                     0xd
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_BMSK                                  0x1000
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_IO_RX_HP_EN_SHFT                                     0xc
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_BMSK                                      0x800
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_OVRD_SHFT                                        0xb
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_BMSK                                     0x400
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_LP_EN_SHFT                                       0xa
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_BMSK                                     0x200
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_HP_EN_SHFT                                       0x9
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_BMSK                               0x100
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_LP_MODE_MUX_SEL_SHFT                                 0x8
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_BMSK                              0x80
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_CDC_COMPARE_VALID_SHFT                               0x7
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_BMSK                                  0x40
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_ACCEPT_LP_REQ_SHFT                                   0x6
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_BMSK                                        0x20
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_DFI_ACK_SHFT                                         0x5
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_BMSK                               0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_REQ_DEMET_SHFT                                0x4
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_BMSK                                       0xe
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_FSM_STATE_SHFT                                       0x1
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_BMSK                                0x1
#define HWIO_CH1_DQ3_DDRPHY_DQ_DFI_LP_STATUS_DFI_LP_FSM_START_SHFT                                0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_RB_STATUS_ADDR                                              (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000160)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RB_STATUS_RMSK                                                    0x30
#define HWIO_CH1_DQ3_DDRPHY_DQ_RB_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RB_STATUS_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_RB_STATUS_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RB_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_RB_STATUS_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_RB_STATUS_DCC1_DCC_IN_PROGRESS_BMSK                               0x20
#define HWIO_CH1_DQ3_DDRPHY_DQ_RB_STATUS_DCC1_DCC_IN_PROGRESS_SHFT                                0x5
#define HWIO_CH1_DQ3_DDRPHY_DQ_RB_STATUS_DCC0_DCC_IN_PROGRESS_BMSK                               0x10
#define HWIO_CH1_DQ3_DDRPHY_DQ_RB_STATUS_DCC0_DCC_IN_PROGRESS_SHFT                                0x4

#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_CFG_ADDR                                               (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000170)
#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_CFG_RMSK                                               0xffffffff
#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_CFG_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_MISR_CFG_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_MISR_CFG_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_CFG_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_MISR_CFG_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_CFG_OUT(v)      \
        out_dword(HWIO_CH1_DQ3_DDRPHY_DQ_MISR_CFG_ADDR,v)
#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_DQ3_DDRPHY_DQ_MISR_CFG_ADDR,m,v,HWIO_CH1_DQ3_DDRPHY_DQ_MISR_CFG_IN)
#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_CFG_SEED_VALUE_BMSK                                    0xffffffff
#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_CFG_SEED_VALUE_SHFT                                           0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR                                       (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x00000178)
#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_RMSK                                       0xffffffff
#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_SIGNATURE_BMSK                             0xffffffff
#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_EVEN_STATUS_SIGNATURE_SHFT                                    0x0

#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_ADDR                                        (CH1_DQ3_DDRPHY_DQ_REG_BASE      + 0x0000017c)
#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_RMSK                                        0xffffffff
#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_IN          \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_ADDR, HWIO_CH1_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_RMSK)
#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_ADDR, m)
#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_SIGNATURE_BMSK                              0xffffffff
#define HWIO_CH1_DQ3_DDRPHY_DQ_MISR_ODD_STATUS_SIGNATURE_SHFT                                     0x0

/*----------------------------------------------------------------------------
 * MODULE: CH0_SITE_CA_SITE
 *--------------------------------------------------------------------------*/

#define CH0_SITE_CA_SITE_REG_BASE                                              (EBI1_PHY_CFG_BASE      + 0x00002800)

#define HWIO_CH0_SITE_CA_HW_VERSION_ADDR                                       (CH0_SITE_CA_SITE_REG_BASE      + 0x00000000)
#define HWIO_CH0_SITE_CA_HW_VERSION_RMSK                                       0xffffffff
#define HWIO_CH0_SITE_CA_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_HW_VERSION_ADDR, HWIO_CH0_SITE_CA_HW_VERSION_RMSK)
#define HWIO_CH0_SITE_CA_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_HW_VERSION_ADDR, m)
#define HWIO_CH0_SITE_CA_HW_VERSION_MAJOR_BMSK                                 0xf0000000
#define HWIO_CH0_SITE_CA_HW_VERSION_MAJOR_SHFT                                       0x1c
#define HWIO_CH0_SITE_CA_HW_VERSION_MINOR_BMSK                                  0xfff0000
#define HWIO_CH0_SITE_CA_HW_VERSION_MINOR_SHFT                                       0x10
#define HWIO_CH0_SITE_CA_HW_VERSION_STEP_BMSK                                      0xffff
#define HWIO_CH0_SITE_CA_HW_VERSION_STEP_SHFT                                         0x0

#define HWIO_CH0_SITE_CA_CORE_INFO_ADDR                                        (CH0_SITE_CA_SITE_REG_BASE      + 0x00000004)
#define HWIO_CH0_SITE_CA_CORE_INFO_RMSK                                              0xff
#define HWIO_CH0_SITE_CA_CORE_INFO_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_CORE_INFO_ADDR, HWIO_CH0_SITE_CA_CORE_INFO_RMSK)
#define HWIO_CH0_SITE_CA_CORE_INFO_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_CORE_INFO_ADDR, m)
#define HWIO_CH0_SITE_CA_CORE_INFO_CONFIGURATION_BMSK                                0xff
#define HWIO_CH0_SITE_CA_CORE_INFO_CONFIGURATION_SHFT                                 0x0

#define HWIO_CH0_SITE_CA_HW_INFO_ADDR                                          (CH0_SITE_CA_SITE_REG_BASE      + 0x00000008)
#define HWIO_CH0_SITE_CA_HW_INFO_RMSK                                          0xffffffff
#define HWIO_CH0_SITE_CA_HW_INFO_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_HW_INFO_ADDR, HWIO_CH0_SITE_CA_HW_INFO_RMSK)
#define HWIO_CH0_SITE_CA_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_HW_INFO_ADDR, m)
#define HWIO_CH0_SITE_CA_HW_INFO_MAJOR_BMSK                                    0xff000000
#define HWIO_CH0_SITE_CA_HW_INFO_MAJOR_SHFT                                          0x18
#define HWIO_CH0_SITE_CA_HW_INFO_BRANCH_BMSK                                     0xff0000
#define HWIO_CH0_SITE_CA_HW_INFO_BRANCH_SHFT                                         0x10
#define HWIO_CH0_SITE_CA_HW_INFO_MINOR_BMSK                                        0xff00
#define HWIO_CH0_SITE_CA_HW_INFO_MINOR_SHFT                                           0x8
#define HWIO_CH0_SITE_CA_HW_INFO_ECO_BMSK                                            0xff
#define HWIO_CH0_SITE_CA_HW_INFO_ECO_SHFT                                             0x0

#define HWIO_CH0_SITE_CA_DDR_CLK_CTRL_ADDR                                     (CH0_SITE_CA_SITE_REG_BASE      + 0x00000020)
#define HWIO_CH0_SITE_CA_DDR_CLK_CTRL_RMSK                                            0xf
#define HWIO_CH0_SITE_CA_DDR_CLK_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_DDR_CLK_CTRL_ADDR, HWIO_CH0_SITE_CA_DDR_CLK_CTRL_RMSK)
#define HWIO_CH0_SITE_CA_DDR_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_DDR_CLK_CTRL_ADDR, m)
#define HWIO_CH0_SITE_CA_DDR_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_DDR_CLK_CTRL_ADDR,v)
#define HWIO_CH0_SITE_CA_DDR_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_DDR_CLK_CTRL_ADDR,m,v,HWIO_CH0_SITE_CA_DDR_CLK_CTRL_IN)
#define HWIO_CH0_SITE_CA_DDR_CLK_CTRL_RFU_3_1_BMSK                                    0xe
#define HWIO_CH0_SITE_CA_DDR_CLK_CTRL_RFU_3_1_SHFT                                    0x1
#define HWIO_CH0_SITE_CA_DDR_CLK_CTRL_MODE_2X_EN_BMSK                                 0x1
#define HWIO_CH0_SITE_CA_DDR_CLK_CTRL_MODE_2X_EN_SHFT                                 0x0

#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_ADDR                              (CH0_SITE_CA_SITE_REG_BASE      + 0x00000024)
#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_RMSK                                     0xf
#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_ADDR, HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_RMSK)
#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_ADDR, m)
#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_ADDR,v)
#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_ADDR,m,v,HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_IN)
#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_RFU_3_2_BMSK                             0xc
#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_RFU_3_2_SHFT                             0x2
#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_BMSK                       0x2
#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_SHFT                       0x1
#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_BMSK                        0x1
#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_SHFT                        0x0

#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_STATUS_ADDR                            (CH0_SITE_CA_SITE_REG_BASE      + 0x00000028)
#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_STATUS_RMSK                                   0x1
#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_STATUS_ADDR, HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_STATUS_RMSK)
#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_STATUS_ADDR, m)
#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_BMSK                 0x1
#define HWIO_CH0_SITE_CA_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_SHFT                 0x0

#define HWIO_CH0_SITE_CA_JCPLL_CTRL_ADDR                                       (CH0_SITE_CA_SITE_REG_BASE      + 0x0000002c)
#define HWIO_CH0_SITE_CA_JCPLL_CTRL_RMSK                                           0x3fff
#define HWIO_CH0_SITE_CA_JCPLL_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL_CTRL_ADDR, HWIO_CH0_SITE_CA_JCPLL_CTRL_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL_CTRL_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_JCPLL_CTRL_ADDR,v)
#define HWIO_CH0_SITE_CA_JCPLL_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_JCPLL_CTRL_ADDR,m,v,HWIO_CH0_SITE_CA_JCPLL_CTRL_IN)
#define HWIO_CH0_SITE_CA_JCPLL_CTRL_SW_CTRL_EN_BMSK                                0x2000
#define HWIO_CH0_SITE_CA_JCPLL_CTRL_SW_CTRL_EN_SHFT                                   0xd
#define HWIO_CH0_SITE_CA_JCPLL_CTRL_SELECT_BMSK                                    0x1000
#define HWIO_CH0_SITE_CA_JCPLL_CTRL_SELECT_SHFT                                       0xc
#define HWIO_CH0_SITE_CA_JCPLL_CTRL_BIAS_COUNT_BMSK                                 0xfc0
#define HWIO_CH0_SITE_CA_JCPLL_CTRL_BIAS_COUNT_SHFT                                   0x6
#define HWIO_CH0_SITE_CA_JCPLL_CTRL_LOCK_COUNT_BMSK                                  0x3f
#define HWIO_CH0_SITE_CA_JCPLL_CTRL_LOCK_COUNT_SHFT                                   0x0

#define HWIO_CH0_SITE_CA_JCPLL_STATUS_ADDR                                     (CH0_SITE_CA_SITE_REG_BASE      + 0x00000030)
#define HWIO_CH0_SITE_CA_JCPLL_STATUS_RMSK                                           0x31
#define HWIO_CH0_SITE_CA_JCPLL_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL_STATUS_ADDR, HWIO_CH0_SITE_CA_JCPLL_STATUS_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL_STATUS_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL_STATUS_BIAS_COUNT_EXPIRE_BMSK                         0x20
#define HWIO_CH0_SITE_CA_JCPLL_STATUS_BIAS_COUNT_EXPIRE_SHFT                          0x5
#define HWIO_CH0_SITE_CA_JCPLL_STATUS_LOCK_COUNT_EXPIRE_BMSK                         0x10
#define HWIO_CH0_SITE_CA_JCPLL_STATUS_LOCK_COUNT_EXPIRE_SHFT                          0x4
#define HWIO_CH0_SITE_CA_JCPLL_STATUS_ACTIVE_JCPLL_BMSK                               0x1
#define HWIO_CH0_SITE_CA_JCPLL_STATUS_ACTIVE_JCPLL_SHFT                               0x0

#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q4_ADDR                                    (CH0_SITE_CA_SITE_REG_BASE      + 0x00000040)
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q4_RMSK                                        0xffff
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q4_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_CALIB_CNTR_Q4_ADDR, HWIO_CH0_SITE_CA_CALIB_CNTR_Q4_RMSK)
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q4_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_CALIB_CNTR_Q4_ADDR, m)
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q4_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q4_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q3_ADDR                                    (CH0_SITE_CA_SITE_REG_BASE      + 0x00000044)
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q3_RMSK                                        0xffff
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q3_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_CALIB_CNTR_Q3_ADDR, HWIO_CH0_SITE_CA_CALIB_CNTR_Q3_RMSK)
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q3_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_CALIB_CNTR_Q3_ADDR, m)
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q3_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q3_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q2_ADDR                                    (CH0_SITE_CA_SITE_REG_BASE      + 0x00000048)
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q2_RMSK                                        0xffff
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q2_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_CALIB_CNTR_Q2_ADDR, HWIO_CH0_SITE_CA_CALIB_CNTR_Q2_RMSK)
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q2_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_CALIB_CNTR_Q2_ADDR, m)
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q2_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q2_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q1_ADDR                                    (CH0_SITE_CA_SITE_REG_BASE      + 0x0000004c)
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q1_RMSK                                        0xffff
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q1_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_CALIB_CNTR_Q1_ADDR, HWIO_CH0_SITE_CA_CALIB_CNTR_Q1_RMSK)
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q1_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_CALIB_CNTR_Q1_ADDR, m)
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q1_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_CA_CALIB_CNTR_Q1_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_CA_CALIB_CTRL_ADDR                                       (CH0_SITE_CA_SITE_REG_BASE      + 0x00000050)
#define HWIO_CH0_SITE_CA_CALIB_CTRL_RMSK                                             0x1f
#define HWIO_CH0_SITE_CA_CALIB_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_CALIB_CTRL_ADDR, HWIO_CH0_SITE_CA_CALIB_CTRL_RMSK)
#define HWIO_CH0_SITE_CA_CALIB_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_CALIB_CTRL_ADDR, m)
#define HWIO_CH0_SITE_CA_CALIB_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_CALIB_CTRL_ADDR,v)
#define HWIO_CH0_SITE_CA_CALIB_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_CALIB_CTRL_ADDR,m,v,HWIO_CH0_SITE_CA_CALIB_CTRL_IN)
#define HWIO_CH0_SITE_CA_CALIB_CTRL_COUNT_RESET_BMSK                                 0x10
#define HWIO_CH0_SITE_CA_CALIB_CTRL_COUNT_RESET_SHFT                                  0x4
#define HWIO_CH0_SITE_CA_CALIB_CTRL_RFU_3_1_BMSK                                      0xe
#define HWIO_CH0_SITE_CA_CALIB_CTRL_RFU_3_1_SHFT                                      0x1
#define HWIO_CH0_SITE_CA_CALIB_CTRL_COUNT_ENABLE_BMSK                                 0x1
#define HWIO_CH0_SITE_CA_CALIB_CTRL_COUNT_ENABLE_SHFT                                 0x0

#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_ADDR                                     (CH0_SITE_CA_SITE_REG_BASE      + 0x00000060)
#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_RMSK                                         0x311f
#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_ALIGN_CONFIG_ADDR, HWIO_CH0_SITE_CA_ALIGN_CONFIG_RMSK)
#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_ALIGN_CONFIG_ADDR, m)
#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_ALIGN_CONFIG_ADDR,v)
#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_ALIGN_CONFIG_ADDR,m,v,HWIO_CH0_SITE_CA_ALIGN_CONFIG_IN)
#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_SW_OVERRIDE_BMSK                             0x2000
#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_SW_OVERRIDE_SHFT                                0xd
#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_QUADRANT_OVERRIDE_BMSK                       0x1000
#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_QUADRANT_OVERRIDE_SHFT                          0xc
#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_PUSH_BMSK                                     0x100
#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_PUSH_SHFT                                       0x8
#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_PULL_BMSK                                      0x10
#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_PULL_SHFT                                       0x4
#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_RFU_3_2_BMSK                                    0xc
#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_RFU_3_2_SHFT                                    0x2
#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_QUADRANT_BMSK                                   0x3
#define HWIO_CH0_SITE_CA_ALIGN_CONFIG_QUADRANT_SHFT                                   0x0

#define HWIO_CH0_SITE_CA_DEBUG_SELECT_ADDR                                     (CH0_SITE_CA_SITE_REG_BASE      + 0x00000080)
#define HWIO_CH0_SITE_CA_DEBUG_SELECT_RMSK                                           0xff
#define HWIO_CH0_SITE_CA_DEBUG_SELECT_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_DEBUG_SELECT_ADDR, HWIO_CH0_SITE_CA_DEBUG_SELECT_RMSK)
#define HWIO_CH0_SITE_CA_DEBUG_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_DEBUG_SELECT_ADDR, m)
#define HWIO_CH0_SITE_CA_DEBUG_SELECT_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_DEBUG_SELECT_ADDR,v)
#define HWIO_CH0_SITE_CA_DEBUG_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_DEBUG_SELECT_ADDR,m,v,HWIO_CH0_SITE_CA_DEBUG_SELECT_IN)
#define HWIO_CH0_SITE_CA_DEBUG_SELECT_SELECT_BMSK                                    0xff
#define HWIO_CH0_SITE_CA_DEBUG_SELECT_SELECT_SHFT                                     0x0

#define HWIO_CH0_SITE_CA_TEST_CLOCK_SELECT_ADDR                                (CH0_SITE_CA_SITE_REG_BASE      + 0x00000084)
#define HWIO_CH0_SITE_CA_TEST_CLOCK_SELECT_RMSK                                       0x3
#define HWIO_CH0_SITE_CA_TEST_CLOCK_SELECT_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_TEST_CLOCK_SELECT_ADDR, HWIO_CH0_SITE_CA_TEST_CLOCK_SELECT_RMSK)
#define HWIO_CH0_SITE_CA_TEST_CLOCK_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_TEST_CLOCK_SELECT_ADDR, m)
#define HWIO_CH0_SITE_CA_TEST_CLOCK_SELECT_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_TEST_CLOCK_SELECT_ADDR,v)
#define HWIO_CH0_SITE_CA_TEST_CLOCK_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_TEST_CLOCK_SELECT_ADDR,m,v,HWIO_CH0_SITE_CA_TEST_CLOCK_SELECT_IN)
#define HWIO_CH0_SITE_CA_TEST_CLOCK_SELECT_SELECT_BMSK                                0x3
#define HWIO_CH0_SITE_CA_TEST_CLOCK_SELECT_SELECT_SHFT                                0x0

#define HWIO_CH0_SITE_CA_CGC_CTRL_ADDR                                         (CH0_SITE_CA_SITE_REG_BASE      + 0x00000088)
#define HWIO_CH0_SITE_CA_CGC_CTRL_RMSK                                                0x7
#define HWIO_CH0_SITE_CA_CGC_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_CGC_CTRL_ADDR, HWIO_CH0_SITE_CA_CGC_CTRL_RMSK)
#define HWIO_CH0_SITE_CA_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_CGC_CTRL_ADDR, m)
#define HWIO_CH0_SITE_CA_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_CGC_CTRL_ADDR,v)
#define HWIO_CH0_SITE_CA_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_CGC_CTRL_ADDR,m,v,HWIO_CH0_SITE_CA_CGC_CTRL_IN)
#define HWIO_CH0_SITE_CA_CGC_CTRL_DP_CLK_EN_BMSK                                      0x4
#define HWIO_CH0_SITE_CA_CGC_CTRL_DP_CLK_EN_SHFT                                      0x2
#define HWIO_CH0_SITE_CA_CGC_CTRL_DDR_CLK_EN_BMSK                                     0x2
#define HWIO_CH0_SITE_CA_CGC_CTRL_DDR_CLK_EN_SHFT                                     0x1
#define HWIO_CH0_SITE_CA_CGC_CTRL_CFG_CLK_EN_BMSK                                     0x1
#define HWIO_CH0_SITE_CA_CGC_CTRL_CFG_CLK_EN_SHFT                                     0x0

#define HWIO_CH0_SITE_CA_JCPLL0_MODE_ADDR                                      (CH0_SITE_CA_SITE_REG_BASE      + 0x00000100)
#define HWIO_CH0_SITE_CA_JCPLL0_MODE_RMSK                                             0xf
#define HWIO_CH0_SITE_CA_JCPLL0_MODE_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL0_MODE_ADDR, HWIO_CH0_SITE_CA_JCPLL0_MODE_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL0_MODE_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL0_MODE_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_JCPLL0_MODE_ADDR,v)
#define HWIO_CH0_SITE_CA_JCPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_JCPLL0_MODE_ADDR,m,v,HWIO_CH0_SITE_CA_JCPLL0_MODE_IN)
#define HWIO_CH0_SITE_CA_JCPLL0_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH0_SITE_CA_JCPLL0_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH0_SITE_CA_JCPLL0_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH0_SITE_CA_JCPLL0_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH0_SITE_CA_JCPLL0_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH0_SITE_CA_JCPLL0_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH0_SITE_CA_JCPLL0_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH0_SITE_CA_JCPLL0_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH0_SITE_CA_JCPLL0_L_VAL_ADDR                                     (CH0_SITE_CA_SITE_REG_BASE      + 0x00000104)
#define HWIO_CH0_SITE_CA_JCPLL0_L_VAL_RMSK                                           0xff
#define HWIO_CH0_SITE_CA_JCPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL0_L_VAL_ADDR, HWIO_CH0_SITE_CA_JCPLL0_L_VAL_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL0_L_VAL_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_JCPLL0_L_VAL_ADDR,v)
#define HWIO_CH0_SITE_CA_JCPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_JCPLL0_L_VAL_ADDR,m,v,HWIO_CH0_SITE_CA_JCPLL0_L_VAL_IN)
#define HWIO_CH0_SITE_CA_JCPLL0_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH0_SITE_CA_JCPLL0_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH0_SITE_CA_JCPLL0_M_VAL_ADDR                                     (CH0_SITE_CA_SITE_REG_BASE      + 0x00000108)
#define HWIO_CH0_SITE_CA_JCPLL0_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_CA_JCPLL0_M_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL0_M_VAL_ADDR, HWIO_CH0_SITE_CA_JCPLL0_M_VAL_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL0_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL0_M_VAL_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL0_M_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_JCPLL0_M_VAL_ADDR,v)
#define HWIO_CH0_SITE_CA_JCPLL0_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_JCPLL0_M_VAL_ADDR,m,v,HWIO_CH0_SITE_CA_JCPLL0_M_VAL_IN)
#define HWIO_CH0_SITE_CA_JCPLL0_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_CA_JCPLL0_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH0_SITE_CA_JCPLL0_N_VAL_ADDR                                     (CH0_SITE_CA_SITE_REG_BASE      + 0x0000010c)
#define HWIO_CH0_SITE_CA_JCPLL0_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_CA_JCPLL0_N_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL0_N_VAL_ADDR, HWIO_CH0_SITE_CA_JCPLL0_N_VAL_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL0_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL0_N_VAL_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL0_N_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_JCPLL0_N_VAL_ADDR,v)
#define HWIO_CH0_SITE_CA_JCPLL0_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_JCPLL0_N_VAL_ADDR,m,v,HWIO_CH0_SITE_CA_JCPLL0_N_VAL_IN)
#define HWIO_CH0_SITE_CA_JCPLL0_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_CA_JCPLL0_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_ADDR                                 (CH0_SITE_CA_SITE_REG_BASE      + 0x00000110)
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_ADDR, HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_IN)
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH0_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_ADDR                               (CH0_SITE_CA_SITE_REG_BASE      + 0x00000114)
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH0_SITE_CA_JCPLL0_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_ADDR                                 (CH0_SITE_CA_SITE_REG_BASE      + 0x00000118)
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_ADDR, HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_IN)
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH0_SITE_CA_JCPLL0_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH0_SITE_CA_JCPLL0_STATUS_ADDR                                    (CH0_SITE_CA_SITE_REG_BASE      + 0x0000011c)
#define HWIO_CH0_SITE_CA_JCPLL0_STATUS_RMSK                                       0x1ffff
#define HWIO_CH0_SITE_CA_JCPLL0_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL0_STATUS_ADDR, HWIO_CH0_SITE_CA_JCPLL0_STATUS_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL0_STATUS_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL0_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH0_SITE_CA_JCPLL0_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH0_SITE_CA_JCPLL0_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH0_SITE_CA_JCPLL0_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH0_SITE_CA_JCPLL1_MODE_ADDR                                      (CH0_SITE_CA_SITE_REG_BASE      + 0x00000140)
#define HWIO_CH0_SITE_CA_JCPLL1_MODE_RMSK                                             0xf
#define HWIO_CH0_SITE_CA_JCPLL1_MODE_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL1_MODE_ADDR, HWIO_CH0_SITE_CA_JCPLL1_MODE_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL1_MODE_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL1_MODE_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_JCPLL1_MODE_ADDR,v)
#define HWIO_CH0_SITE_CA_JCPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_JCPLL1_MODE_ADDR,m,v,HWIO_CH0_SITE_CA_JCPLL1_MODE_IN)
#define HWIO_CH0_SITE_CA_JCPLL1_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH0_SITE_CA_JCPLL1_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH0_SITE_CA_JCPLL1_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH0_SITE_CA_JCPLL1_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH0_SITE_CA_JCPLL1_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH0_SITE_CA_JCPLL1_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH0_SITE_CA_JCPLL1_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH0_SITE_CA_JCPLL1_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH0_SITE_CA_JCPLL1_L_VAL_ADDR                                     (CH0_SITE_CA_SITE_REG_BASE      + 0x00000144)
#define HWIO_CH0_SITE_CA_JCPLL1_L_VAL_RMSK                                           0xff
#define HWIO_CH0_SITE_CA_JCPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL1_L_VAL_ADDR, HWIO_CH0_SITE_CA_JCPLL1_L_VAL_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL1_L_VAL_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_JCPLL1_L_VAL_ADDR,v)
#define HWIO_CH0_SITE_CA_JCPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_JCPLL1_L_VAL_ADDR,m,v,HWIO_CH0_SITE_CA_JCPLL1_L_VAL_IN)
#define HWIO_CH0_SITE_CA_JCPLL1_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH0_SITE_CA_JCPLL1_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH0_SITE_CA_JCPLL1_M_VAL_ADDR                                     (CH0_SITE_CA_SITE_REG_BASE      + 0x00000148)
#define HWIO_CH0_SITE_CA_JCPLL1_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_CA_JCPLL1_M_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL1_M_VAL_ADDR, HWIO_CH0_SITE_CA_JCPLL1_M_VAL_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL1_M_VAL_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_JCPLL1_M_VAL_ADDR,v)
#define HWIO_CH0_SITE_CA_JCPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_JCPLL1_M_VAL_ADDR,m,v,HWIO_CH0_SITE_CA_JCPLL1_M_VAL_IN)
#define HWIO_CH0_SITE_CA_JCPLL1_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_CA_JCPLL1_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH0_SITE_CA_JCPLL1_N_VAL_ADDR                                     (CH0_SITE_CA_SITE_REG_BASE      + 0x0000014c)
#define HWIO_CH0_SITE_CA_JCPLL1_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_CA_JCPLL1_N_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL1_N_VAL_ADDR, HWIO_CH0_SITE_CA_JCPLL1_N_VAL_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL1_N_VAL_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_JCPLL1_N_VAL_ADDR,v)
#define HWIO_CH0_SITE_CA_JCPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_JCPLL1_N_VAL_ADDR,m,v,HWIO_CH0_SITE_CA_JCPLL1_N_VAL_IN)
#define HWIO_CH0_SITE_CA_JCPLL1_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_CA_JCPLL1_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_ADDR                                 (CH0_SITE_CA_SITE_REG_BASE      + 0x00000150)
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_ADDR, HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_IN)
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH0_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_ADDR                               (CH0_SITE_CA_SITE_REG_BASE      + 0x00000154)
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH0_SITE_CA_JCPLL1_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_ADDR                                 (CH0_SITE_CA_SITE_REG_BASE      + 0x00000158)
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_ADDR, HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_IN)
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH0_SITE_CA_JCPLL1_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH0_SITE_CA_JCPLL1_STATUS_ADDR                                    (CH0_SITE_CA_SITE_REG_BASE      + 0x0000015c)
#define HWIO_CH0_SITE_CA_JCPLL1_STATUS_RMSK                                       0x1ffff
#define HWIO_CH0_SITE_CA_JCPLL1_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL1_STATUS_ADDR, HWIO_CH0_SITE_CA_JCPLL1_STATUS_RMSK)
#define HWIO_CH0_SITE_CA_JCPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_JCPLL1_STATUS_ADDR, m)
#define HWIO_CH0_SITE_CA_JCPLL1_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH0_SITE_CA_JCPLL1_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH0_SITE_CA_JCPLL1_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH0_SITE_CA_JCPLL1_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_ADDR                               (CH0_SITE_CA_SITE_REG_BASE      + 0x00000180)
#define HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH0_SITE_CA_CK_RX0_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_ADDR                                 (CH0_SITE_CA_SITE_REG_BASE      + 0x00000184)
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_ADDR, HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_IN)
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH0_SITE_CA_CK_RX0_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH0_SITE_CA_CK_RX0_TEST_CTRL_ADDR                                 (CH0_SITE_CA_SITE_REG_BASE      + 0x00000188)
#define HWIO_CH0_SITE_CA_CK_RX0_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH0_SITE_CA_CK_RX0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_CK_RX0_TEST_CTRL_ADDR, HWIO_CH0_SITE_CA_CK_RX0_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_CA_CK_RX0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_CK_RX0_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_CA_CK_RX0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_CK_RX0_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_CA_CK_RX0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_CK_RX0_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_CA_CK_RX0_TEST_CTRL_IN)
#define HWIO_CH0_SITE_CA_CK_RX0_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH0_SITE_CA_CK_RX0_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH0_SITE_CA_CK_RX0_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH0_SITE_CA_CK_RX0_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH0_SITE_CA_CK_RX0_STATUS_ADDR                                    (CH0_SITE_CA_SITE_REG_BASE      + 0x0000018c)
#define HWIO_CH0_SITE_CA_CK_RX0_STATUS_RMSK                                          0xff
#define HWIO_CH0_SITE_CA_CK_RX0_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_CK_RX0_STATUS_ADDR, HWIO_CH0_SITE_CA_CK_RX0_STATUS_RMSK)
#define HWIO_CH0_SITE_CA_CK_RX0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_CK_RX0_STATUS_ADDR, m)
#define HWIO_CH0_SITE_CA_CK_RX0_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH0_SITE_CA_CK_RX0_STATUS_STATUS_SHFT                                    0x0

#define HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_ADDR                               (CH0_SITE_CA_SITE_REG_BASE      + 0x000001c0)
#define HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH0_SITE_CA_CK_RX1_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_ADDR                                 (CH0_SITE_CA_SITE_REG_BASE      + 0x000001c4)
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_ADDR, HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_IN)
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH0_SITE_CA_CK_RX1_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH0_SITE_CA_CK_RX1_TEST_CTRL_ADDR                                 (CH0_SITE_CA_SITE_REG_BASE      + 0x000001c8)
#define HWIO_CH0_SITE_CA_CK_RX1_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH0_SITE_CA_CK_RX1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_CK_RX1_TEST_CTRL_ADDR, HWIO_CH0_SITE_CA_CK_RX1_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_CA_CK_RX1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_CK_RX1_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_CA_CK_RX1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_CA_CK_RX1_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_CA_CK_RX1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_CA_CK_RX1_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_CA_CK_RX1_TEST_CTRL_IN)
#define HWIO_CH0_SITE_CA_CK_RX1_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH0_SITE_CA_CK_RX1_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH0_SITE_CA_CK_RX1_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH0_SITE_CA_CK_RX1_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH0_SITE_CA_CK_RX1_STATUS_ADDR                                    (CH0_SITE_CA_SITE_REG_BASE      + 0x000001cc)
#define HWIO_CH0_SITE_CA_CK_RX1_STATUS_RMSK                                          0xff
#define HWIO_CH0_SITE_CA_CK_RX1_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_CA_CK_RX1_STATUS_ADDR, HWIO_CH0_SITE_CA_CK_RX1_STATUS_RMSK)
#define HWIO_CH0_SITE_CA_CK_RX1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_CA_CK_RX1_STATUS_ADDR, m)
#define HWIO_CH0_SITE_CA_CK_RX1_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH0_SITE_CA_CK_RX1_STATUS_STATUS_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: CH0_SITE_DQ0_SITE
 *--------------------------------------------------------------------------*/

#define CH0_SITE_DQ0_SITE_REG_BASE                                              (EBI1_PHY_CFG_BASE      + 0x00003000)

#define HWIO_CH0_SITE_DQ0_HW_VERSION_ADDR                                       (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000000)
#define HWIO_CH0_SITE_DQ0_HW_VERSION_RMSK                                       0xffffffff
#define HWIO_CH0_SITE_DQ0_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_HW_VERSION_ADDR, HWIO_CH0_SITE_DQ0_HW_VERSION_RMSK)
#define HWIO_CH0_SITE_DQ0_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_HW_VERSION_ADDR, m)
#define HWIO_CH0_SITE_DQ0_HW_VERSION_MAJOR_BMSK                                 0xf0000000
#define HWIO_CH0_SITE_DQ0_HW_VERSION_MAJOR_SHFT                                       0x1c
#define HWIO_CH0_SITE_DQ0_HW_VERSION_MINOR_BMSK                                  0xfff0000
#define HWIO_CH0_SITE_DQ0_HW_VERSION_MINOR_SHFT                                       0x10
#define HWIO_CH0_SITE_DQ0_HW_VERSION_STEP_BMSK                                      0xffff
#define HWIO_CH0_SITE_DQ0_HW_VERSION_STEP_SHFT                                         0x0

#define HWIO_CH0_SITE_DQ0_CORE_INFO_ADDR                                        (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000004)
#define HWIO_CH0_SITE_DQ0_CORE_INFO_RMSK                                              0xff
#define HWIO_CH0_SITE_DQ0_CORE_INFO_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CORE_INFO_ADDR, HWIO_CH0_SITE_DQ0_CORE_INFO_RMSK)
#define HWIO_CH0_SITE_DQ0_CORE_INFO_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CORE_INFO_ADDR, m)
#define HWIO_CH0_SITE_DQ0_CORE_INFO_CONFIGURATION_BMSK                                0xff
#define HWIO_CH0_SITE_DQ0_CORE_INFO_CONFIGURATION_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ0_HW_INFO_ADDR                                          (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000008)
#define HWIO_CH0_SITE_DQ0_HW_INFO_RMSK                                          0xffffffff
#define HWIO_CH0_SITE_DQ0_HW_INFO_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_HW_INFO_ADDR, HWIO_CH0_SITE_DQ0_HW_INFO_RMSK)
#define HWIO_CH0_SITE_DQ0_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_HW_INFO_ADDR, m)
#define HWIO_CH0_SITE_DQ0_HW_INFO_MAJOR_BMSK                                    0xff000000
#define HWIO_CH0_SITE_DQ0_HW_INFO_MAJOR_SHFT                                          0x18
#define HWIO_CH0_SITE_DQ0_HW_INFO_BRANCH_BMSK                                     0xff0000
#define HWIO_CH0_SITE_DQ0_HW_INFO_BRANCH_SHFT                                         0x10
#define HWIO_CH0_SITE_DQ0_HW_INFO_MINOR_BMSK                                        0xff00
#define HWIO_CH0_SITE_DQ0_HW_INFO_MINOR_SHFT                                           0x8
#define HWIO_CH0_SITE_DQ0_HW_INFO_ECO_BMSK                                            0xff
#define HWIO_CH0_SITE_DQ0_HW_INFO_ECO_SHFT                                             0x0

#define HWIO_CH0_SITE_DQ0_DDR_CLK_CTRL_ADDR                                     (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000020)
#define HWIO_CH0_SITE_DQ0_DDR_CLK_CTRL_RMSK                                            0xf
#define HWIO_CH0_SITE_DQ0_DDR_CLK_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_DDR_CLK_CTRL_ADDR, HWIO_CH0_SITE_DQ0_DDR_CLK_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ0_DDR_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_DDR_CLK_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_DDR_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_DDR_CLK_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_DDR_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_DDR_CLK_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ0_DDR_CLK_CTRL_IN)
#define HWIO_CH0_SITE_DQ0_DDR_CLK_CTRL_RFU_3_1_BMSK                                    0xe
#define HWIO_CH0_SITE_DQ0_DDR_CLK_CTRL_RFU_3_1_SHFT                                    0x1
#define HWIO_CH0_SITE_DQ0_DDR_CLK_CTRL_MODE_2X_EN_BMSK                                 0x1
#define HWIO_CH0_SITE_DQ0_DDR_CLK_CTRL_MODE_2X_EN_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_ADDR                              (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000024)
#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_RMSK                                     0xf
#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_ADDR, HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_IN)
#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_RFU_3_2_BMSK                             0xc
#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_RFU_3_2_SHFT                             0x2
#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_BMSK                       0x2
#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_SHFT                       0x1
#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_BMSK                        0x1
#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_SHFT                        0x0

#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_STATUS_ADDR                            (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000028)
#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_STATUS_RMSK                                   0x1
#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_STATUS_ADDR, HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_BMSK                 0x1
#define HWIO_CH0_SITE_DQ0_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_SHFT                 0x0

#define HWIO_CH0_SITE_DQ0_JCPLL_CTRL_ADDR                                       (CH0_SITE_DQ0_SITE_REG_BASE      + 0x0000002c)
#define HWIO_CH0_SITE_DQ0_JCPLL_CTRL_RMSK                                           0x3fff
#define HWIO_CH0_SITE_DQ0_JCPLL_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL_CTRL_ADDR, HWIO_CH0_SITE_DQ0_JCPLL_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_JCPLL_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_JCPLL_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_JCPLL_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ0_JCPLL_CTRL_IN)
#define HWIO_CH0_SITE_DQ0_JCPLL_CTRL_SW_CTRL_EN_BMSK                                0x2000
#define HWIO_CH0_SITE_DQ0_JCPLL_CTRL_SW_CTRL_EN_SHFT                                   0xd
#define HWIO_CH0_SITE_DQ0_JCPLL_CTRL_SELECT_BMSK                                    0x1000
#define HWIO_CH0_SITE_DQ0_JCPLL_CTRL_SELECT_SHFT                                       0xc
#define HWIO_CH0_SITE_DQ0_JCPLL_CTRL_BIAS_COUNT_BMSK                                 0xfc0
#define HWIO_CH0_SITE_DQ0_JCPLL_CTRL_BIAS_COUNT_SHFT                                   0x6
#define HWIO_CH0_SITE_DQ0_JCPLL_CTRL_LOCK_COUNT_BMSK                                  0x3f
#define HWIO_CH0_SITE_DQ0_JCPLL_CTRL_LOCK_COUNT_SHFT                                   0x0

#define HWIO_CH0_SITE_DQ0_JCPLL_STATUS_ADDR                                     (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000030)
#define HWIO_CH0_SITE_DQ0_JCPLL_STATUS_RMSK                                           0x31
#define HWIO_CH0_SITE_DQ0_JCPLL_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL_STATUS_ADDR, HWIO_CH0_SITE_DQ0_JCPLL_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL_STATUS_BIAS_COUNT_EXPIRE_BMSK                         0x20
#define HWIO_CH0_SITE_DQ0_JCPLL_STATUS_BIAS_COUNT_EXPIRE_SHFT                          0x5
#define HWIO_CH0_SITE_DQ0_JCPLL_STATUS_LOCK_COUNT_EXPIRE_BMSK                         0x10
#define HWIO_CH0_SITE_DQ0_JCPLL_STATUS_LOCK_COUNT_EXPIRE_SHFT                          0x4
#define HWIO_CH0_SITE_DQ0_JCPLL_STATUS_ACTIVE_JCPLL_BMSK                               0x1
#define HWIO_CH0_SITE_DQ0_JCPLL_STATUS_ACTIVE_JCPLL_SHFT                               0x0

#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q4_ADDR                                    (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000040)
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q4_RMSK                                        0xffff
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q4_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q4_ADDR, HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q4_RMSK)
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q4_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q4_ADDR, m)
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q4_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q4_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q3_ADDR                                    (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000044)
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q3_RMSK                                        0xffff
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q3_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q3_ADDR, HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q3_RMSK)
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q3_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q3_ADDR, m)
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q3_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q3_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q2_ADDR                                    (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000048)
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q2_RMSK                                        0xffff
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q2_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q2_ADDR, HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q2_RMSK)
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q2_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q2_ADDR, m)
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q2_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q2_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q1_ADDR                                    (CH0_SITE_DQ0_SITE_REG_BASE      + 0x0000004c)
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q1_RMSK                                        0xffff
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q1_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q1_ADDR, HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q1_RMSK)
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q1_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q1_ADDR, m)
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q1_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ0_CALIB_CNTR_Q1_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ0_CALIB_CTRL_ADDR                                       (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000050)
#define HWIO_CH0_SITE_DQ0_CALIB_CTRL_RMSK                                             0x1f
#define HWIO_CH0_SITE_DQ0_CALIB_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CALIB_CTRL_ADDR, HWIO_CH0_SITE_DQ0_CALIB_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ0_CALIB_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CALIB_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_CALIB_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_CALIB_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_CALIB_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_CALIB_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ0_CALIB_CTRL_IN)
#define HWIO_CH0_SITE_DQ0_CALIB_CTRL_COUNT_RESET_BMSK                                 0x10
#define HWIO_CH0_SITE_DQ0_CALIB_CTRL_COUNT_RESET_SHFT                                  0x4
#define HWIO_CH0_SITE_DQ0_CALIB_CTRL_RFU_3_1_BMSK                                      0xe
#define HWIO_CH0_SITE_DQ0_CALIB_CTRL_RFU_3_1_SHFT                                      0x1
#define HWIO_CH0_SITE_DQ0_CALIB_CTRL_COUNT_ENABLE_BMSK                                 0x1
#define HWIO_CH0_SITE_DQ0_CALIB_CTRL_COUNT_ENABLE_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_ADDR                                     (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000060)
#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_RMSK                                         0x311f
#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_ADDR, HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_RMSK)
#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_ADDR, m)
#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_ADDR,v)
#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_ADDR,m,v,HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_IN)
#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_SW_OVERRIDE_BMSK                             0x2000
#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_SW_OVERRIDE_SHFT                                0xd
#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_QUADRANT_OVERRIDE_BMSK                       0x1000
#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_QUADRANT_OVERRIDE_SHFT                          0xc
#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_PUSH_BMSK                                     0x100
#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_PUSH_SHFT                                       0x8
#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_PULL_BMSK                                      0x10
#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_PULL_SHFT                                       0x4
#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_RFU_3_2_BMSK                                    0xc
#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_RFU_3_2_SHFT                                    0x2
#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_QUADRANT_BMSK                                   0x3
#define HWIO_CH0_SITE_DQ0_ALIGN_CONFIG_QUADRANT_SHFT                                   0x0

#define HWIO_CH0_SITE_DQ0_DEBUG_SELECT_ADDR                                     (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000080)
#define HWIO_CH0_SITE_DQ0_DEBUG_SELECT_RMSK                                           0xff
#define HWIO_CH0_SITE_DQ0_DEBUG_SELECT_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_DEBUG_SELECT_ADDR, HWIO_CH0_SITE_DQ0_DEBUG_SELECT_RMSK)
#define HWIO_CH0_SITE_DQ0_DEBUG_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_DEBUG_SELECT_ADDR, m)
#define HWIO_CH0_SITE_DQ0_DEBUG_SELECT_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_DEBUG_SELECT_ADDR,v)
#define HWIO_CH0_SITE_DQ0_DEBUG_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_DEBUG_SELECT_ADDR,m,v,HWIO_CH0_SITE_DQ0_DEBUG_SELECT_IN)
#define HWIO_CH0_SITE_DQ0_DEBUG_SELECT_SELECT_BMSK                                    0xff
#define HWIO_CH0_SITE_DQ0_DEBUG_SELECT_SELECT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ0_TEST_CLOCK_SELECT_ADDR                                (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000084)
#define HWIO_CH0_SITE_DQ0_TEST_CLOCK_SELECT_RMSK                                       0x3
#define HWIO_CH0_SITE_DQ0_TEST_CLOCK_SELECT_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_TEST_CLOCK_SELECT_ADDR, HWIO_CH0_SITE_DQ0_TEST_CLOCK_SELECT_RMSK)
#define HWIO_CH0_SITE_DQ0_TEST_CLOCK_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_TEST_CLOCK_SELECT_ADDR, m)
#define HWIO_CH0_SITE_DQ0_TEST_CLOCK_SELECT_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_TEST_CLOCK_SELECT_ADDR,v)
#define HWIO_CH0_SITE_DQ0_TEST_CLOCK_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_TEST_CLOCK_SELECT_ADDR,m,v,HWIO_CH0_SITE_DQ0_TEST_CLOCK_SELECT_IN)
#define HWIO_CH0_SITE_DQ0_TEST_CLOCK_SELECT_SELECT_BMSK                                0x3
#define HWIO_CH0_SITE_DQ0_TEST_CLOCK_SELECT_SELECT_SHFT                                0x0

#define HWIO_CH0_SITE_DQ0_CGC_CTRL_ADDR                                         (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000088)
#define HWIO_CH0_SITE_DQ0_CGC_CTRL_RMSK                                                0x7
#define HWIO_CH0_SITE_DQ0_CGC_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CGC_CTRL_ADDR, HWIO_CH0_SITE_DQ0_CGC_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ0_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CGC_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_CGC_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_CGC_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ0_CGC_CTRL_IN)
#define HWIO_CH0_SITE_DQ0_CGC_CTRL_DP_CLK_EN_BMSK                                      0x4
#define HWIO_CH0_SITE_DQ0_CGC_CTRL_DP_CLK_EN_SHFT                                      0x2
#define HWIO_CH0_SITE_DQ0_CGC_CTRL_DDR_CLK_EN_BMSK                                     0x2
#define HWIO_CH0_SITE_DQ0_CGC_CTRL_DDR_CLK_EN_SHFT                                     0x1
#define HWIO_CH0_SITE_DQ0_CGC_CTRL_CFG_CLK_EN_BMSK                                     0x1
#define HWIO_CH0_SITE_DQ0_CGC_CTRL_CFG_CLK_EN_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ0_JCPLL0_MODE_ADDR                                      (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000100)
#define HWIO_CH0_SITE_DQ0_JCPLL0_MODE_RMSK                                             0xf
#define HWIO_CH0_SITE_DQ0_JCPLL0_MODE_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL0_MODE_ADDR, HWIO_CH0_SITE_DQ0_JCPLL0_MODE_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL0_MODE_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL0_MODE_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_JCPLL0_MODE_ADDR,v)
#define HWIO_CH0_SITE_DQ0_JCPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_JCPLL0_MODE_ADDR,m,v,HWIO_CH0_SITE_DQ0_JCPLL0_MODE_IN)
#define HWIO_CH0_SITE_DQ0_JCPLL0_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH0_SITE_DQ0_JCPLL0_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH0_SITE_DQ0_JCPLL0_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH0_SITE_DQ0_JCPLL0_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH0_SITE_DQ0_JCPLL0_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH0_SITE_DQ0_JCPLL0_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH0_SITE_DQ0_JCPLL0_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH0_SITE_DQ0_JCPLL0_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ0_JCPLL0_L_VAL_ADDR                                     (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000104)
#define HWIO_CH0_SITE_DQ0_JCPLL0_L_VAL_RMSK                                           0xff
#define HWIO_CH0_SITE_DQ0_JCPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL0_L_VAL_ADDR, HWIO_CH0_SITE_DQ0_JCPLL0_L_VAL_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL0_L_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_JCPLL0_L_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_JCPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_JCPLL0_L_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ0_JCPLL0_L_VAL_IN)
#define HWIO_CH0_SITE_DQ0_JCPLL0_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH0_SITE_DQ0_JCPLL0_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ0_JCPLL0_M_VAL_ADDR                                     (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000108)
#define HWIO_CH0_SITE_DQ0_JCPLL0_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_DQ0_JCPLL0_M_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL0_M_VAL_ADDR, HWIO_CH0_SITE_DQ0_JCPLL0_M_VAL_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL0_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL0_M_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL0_M_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_JCPLL0_M_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_JCPLL0_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_JCPLL0_M_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ0_JCPLL0_M_VAL_IN)
#define HWIO_CH0_SITE_DQ0_JCPLL0_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_DQ0_JCPLL0_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ0_JCPLL0_N_VAL_ADDR                                     (CH0_SITE_DQ0_SITE_REG_BASE      + 0x0000010c)
#define HWIO_CH0_SITE_DQ0_JCPLL0_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_DQ0_JCPLL0_N_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL0_N_VAL_ADDR, HWIO_CH0_SITE_DQ0_JCPLL0_N_VAL_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL0_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL0_N_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL0_N_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_JCPLL0_N_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_JCPLL0_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_JCPLL0_N_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ0_JCPLL0_N_VAL_IN)
#define HWIO_CH0_SITE_DQ0_JCPLL0_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_DQ0_JCPLL0_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_ADDR                                 (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000110)
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_ADDR, HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_IN)
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH0_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_ADDR                               (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000114)
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH0_SITE_DQ0_JCPLL0_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_ADDR                                 (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000118)
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_ADDR, HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_IN)
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH0_SITE_DQ0_JCPLL0_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH0_SITE_DQ0_JCPLL0_STATUS_ADDR                                    (CH0_SITE_DQ0_SITE_REG_BASE      + 0x0000011c)
#define HWIO_CH0_SITE_DQ0_JCPLL0_STATUS_RMSK                                       0x1ffff
#define HWIO_CH0_SITE_DQ0_JCPLL0_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL0_STATUS_ADDR, HWIO_CH0_SITE_DQ0_JCPLL0_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL0_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL0_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH0_SITE_DQ0_JCPLL0_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH0_SITE_DQ0_JCPLL0_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ0_JCPLL0_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ0_JCPLL1_MODE_ADDR                                      (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000140)
#define HWIO_CH0_SITE_DQ0_JCPLL1_MODE_RMSK                                             0xf
#define HWIO_CH0_SITE_DQ0_JCPLL1_MODE_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL1_MODE_ADDR, HWIO_CH0_SITE_DQ0_JCPLL1_MODE_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL1_MODE_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL1_MODE_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_JCPLL1_MODE_ADDR,v)
#define HWIO_CH0_SITE_DQ0_JCPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_JCPLL1_MODE_ADDR,m,v,HWIO_CH0_SITE_DQ0_JCPLL1_MODE_IN)
#define HWIO_CH0_SITE_DQ0_JCPLL1_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH0_SITE_DQ0_JCPLL1_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH0_SITE_DQ0_JCPLL1_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH0_SITE_DQ0_JCPLL1_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH0_SITE_DQ0_JCPLL1_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH0_SITE_DQ0_JCPLL1_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH0_SITE_DQ0_JCPLL1_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH0_SITE_DQ0_JCPLL1_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ0_JCPLL1_L_VAL_ADDR                                     (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000144)
#define HWIO_CH0_SITE_DQ0_JCPLL1_L_VAL_RMSK                                           0xff
#define HWIO_CH0_SITE_DQ0_JCPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL1_L_VAL_ADDR, HWIO_CH0_SITE_DQ0_JCPLL1_L_VAL_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL1_L_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_JCPLL1_L_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_JCPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_JCPLL1_L_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ0_JCPLL1_L_VAL_IN)
#define HWIO_CH0_SITE_DQ0_JCPLL1_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH0_SITE_DQ0_JCPLL1_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ0_JCPLL1_M_VAL_ADDR                                     (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000148)
#define HWIO_CH0_SITE_DQ0_JCPLL1_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_DQ0_JCPLL1_M_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL1_M_VAL_ADDR, HWIO_CH0_SITE_DQ0_JCPLL1_M_VAL_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL1_M_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_JCPLL1_M_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_JCPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_JCPLL1_M_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ0_JCPLL1_M_VAL_IN)
#define HWIO_CH0_SITE_DQ0_JCPLL1_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_DQ0_JCPLL1_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ0_JCPLL1_N_VAL_ADDR                                     (CH0_SITE_DQ0_SITE_REG_BASE      + 0x0000014c)
#define HWIO_CH0_SITE_DQ0_JCPLL1_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_DQ0_JCPLL1_N_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL1_N_VAL_ADDR, HWIO_CH0_SITE_DQ0_JCPLL1_N_VAL_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL1_N_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_JCPLL1_N_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_JCPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_JCPLL1_N_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ0_JCPLL1_N_VAL_IN)
#define HWIO_CH0_SITE_DQ0_JCPLL1_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_DQ0_JCPLL1_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_ADDR                                 (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000150)
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_ADDR, HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_IN)
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH0_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_ADDR                               (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000154)
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH0_SITE_DQ0_JCPLL1_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_ADDR                                 (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000158)
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_ADDR, HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_IN)
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH0_SITE_DQ0_JCPLL1_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH0_SITE_DQ0_JCPLL1_STATUS_ADDR                                    (CH0_SITE_DQ0_SITE_REG_BASE      + 0x0000015c)
#define HWIO_CH0_SITE_DQ0_JCPLL1_STATUS_RMSK                                       0x1ffff
#define HWIO_CH0_SITE_DQ0_JCPLL1_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL1_STATUS_ADDR, HWIO_CH0_SITE_DQ0_JCPLL1_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ0_JCPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_JCPLL1_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ0_JCPLL1_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH0_SITE_DQ0_JCPLL1_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH0_SITE_DQ0_JCPLL1_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ0_JCPLL1_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_ADDR                               (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000180)
#define HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH0_SITE_DQ0_CK_RX0_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_ADDR                                 (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000184)
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_ADDR, HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_IN)
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH0_SITE_DQ0_CK_RX0_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH0_SITE_DQ0_CK_RX0_TEST_CTRL_ADDR                                 (CH0_SITE_DQ0_SITE_REG_BASE      + 0x00000188)
#define HWIO_CH0_SITE_DQ0_CK_RX0_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH0_SITE_DQ0_CK_RX0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CK_RX0_TEST_CTRL_ADDR, HWIO_CH0_SITE_DQ0_CK_RX0_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ0_CK_RX0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CK_RX0_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_CK_RX0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_CK_RX0_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_CK_RX0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_CK_RX0_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ0_CK_RX0_TEST_CTRL_IN)
#define HWIO_CH0_SITE_DQ0_CK_RX0_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH0_SITE_DQ0_CK_RX0_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH0_SITE_DQ0_CK_RX0_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH0_SITE_DQ0_CK_RX0_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH0_SITE_DQ0_CK_RX0_STATUS_ADDR                                    (CH0_SITE_DQ0_SITE_REG_BASE      + 0x0000018c)
#define HWIO_CH0_SITE_DQ0_CK_RX0_STATUS_RMSK                                          0xff
#define HWIO_CH0_SITE_DQ0_CK_RX0_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CK_RX0_STATUS_ADDR, HWIO_CH0_SITE_DQ0_CK_RX0_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ0_CK_RX0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CK_RX0_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ0_CK_RX0_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH0_SITE_DQ0_CK_RX0_STATUS_STATUS_SHFT                                    0x0

#define HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_ADDR                               (CH0_SITE_DQ0_SITE_REG_BASE      + 0x000001c0)
#define HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH0_SITE_DQ0_CK_RX1_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_ADDR                                 (CH0_SITE_DQ0_SITE_REG_BASE      + 0x000001c4)
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_ADDR, HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_IN)
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH0_SITE_DQ0_CK_RX1_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH0_SITE_DQ0_CK_RX1_TEST_CTRL_ADDR                                 (CH0_SITE_DQ0_SITE_REG_BASE      + 0x000001c8)
#define HWIO_CH0_SITE_DQ0_CK_RX1_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH0_SITE_DQ0_CK_RX1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CK_RX1_TEST_CTRL_ADDR, HWIO_CH0_SITE_DQ0_CK_RX1_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ0_CK_RX1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CK_RX1_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ0_CK_RX1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ0_CK_RX1_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ0_CK_RX1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ0_CK_RX1_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ0_CK_RX1_TEST_CTRL_IN)
#define HWIO_CH0_SITE_DQ0_CK_RX1_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH0_SITE_DQ0_CK_RX1_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH0_SITE_DQ0_CK_RX1_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH0_SITE_DQ0_CK_RX1_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH0_SITE_DQ0_CK_RX1_STATUS_ADDR                                    (CH0_SITE_DQ0_SITE_REG_BASE      + 0x000001cc)
#define HWIO_CH0_SITE_DQ0_CK_RX1_STATUS_RMSK                                          0xff
#define HWIO_CH0_SITE_DQ0_CK_RX1_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CK_RX1_STATUS_ADDR, HWIO_CH0_SITE_DQ0_CK_RX1_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ0_CK_RX1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ0_CK_RX1_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ0_CK_RX1_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH0_SITE_DQ0_CK_RX1_STATUS_STATUS_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: CH0_SITE_DQ1_SITE
 *--------------------------------------------------------------------------*/

#define CH0_SITE_DQ1_SITE_REG_BASE                                              (EBI1_PHY_CFG_BASE      + 0x00003800)

#define HWIO_CH0_SITE_DQ1_HW_VERSION_ADDR                                       (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000000)
#define HWIO_CH0_SITE_DQ1_HW_VERSION_RMSK                                       0xffffffff
#define HWIO_CH0_SITE_DQ1_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_HW_VERSION_ADDR, HWIO_CH0_SITE_DQ1_HW_VERSION_RMSK)
#define HWIO_CH0_SITE_DQ1_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_HW_VERSION_ADDR, m)
#define HWIO_CH0_SITE_DQ1_HW_VERSION_MAJOR_BMSK                                 0xf0000000
#define HWIO_CH0_SITE_DQ1_HW_VERSION_MAJOR_SHFT                                       0x1c
#define HWIO_CH0_SITE_DQ1_HW_VERSION_MINOR_BMSK                                  0xfff0000
#define HWIO_CH0_SITE_DQ1_HW_VERSION_MINOR_SHFT                                       0x10
#define HWIO_CH0_SITE_DQ1_HW_VERSION_STEP_BMSK                                      0xffff
#define HWIO_CH0_SITE_DQ1_HW_VERSION_STEP_SHFT                                         0x0

#define HWIO_CH0_SITE_DQ1_CORE_INFO_ADDR                                        (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000004)
#define HWIO_CH0_SITE_DQ1_CORE_INFO_RMSK                                              0xff
#define HWIO_CH0_SITE_DQ1_CORE_INFO_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CORE_INFO_ADDR, HWIO_CH0_SITE_DQ1_CORE_INFO_RMSK)
#define HWIO_CH0_SITE_DQ1_CORE_INFO_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CORE_INFO_ADDR, m)
#define HWIO_CH0_SITE_DQ1_CORE_INFO_CONFIGURATION_BMSK                                0xff
#define HWIO_CH0_SITE_DQ1_CORE_INFO_CONFIGURATION_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ1_HW_INFO_ADDR                                          (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000008)
#define HWIO_CH0_SITE_DQ1_HW_INFO_RMSK                                          0xffffffff
#define HWIO_CH0_SITE_DQ1_HW_INFO_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_HW_INFO_ADDR, HWIO_CH0_SITE_DQ1_HW_INFO_RMSK)
#define HWIO_CH0_SITE_DQ1_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_HW_INFO_ADDR, m)
#define HWIO_CH0_SITE_DQ1_HW_INFO_MAJOR_BMSK                                    0xff000000
#define HWIO_CH0_SITE_DQ1_HW_INFO_MAJOR_SHFT                                          0x18
#define HWIO_CH0_SITE_DQ1_HW_INFO_BRANCH_BMSK                                     0xff0000
#define HWIO_CH0_SITE_DQ1_HW_INFO_BRANCH_SHFT                                         0x10
#define HWIO_CH0_SITE_DQ1_HW_INFO_MINOR_BMSK                                        0xff00
#define HWIO_CH0_SITE_DQ1_HW_INFO_MINOR_SHFT                                           0x8
#define HWIO_CH0_SITE_DQ1_HW_INFO_ECO_BMSK                                            0xff
#define HWIO_CH0_SITE_DQ1_HW_INFO_ECO_SHFT                                             0x0

#define HWIO_CH0_SITE_DQ1_DDR_CLK_CTRL_ADDR                                     (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000020)
#define HWIO_CH0_SITE_DQ1_DDR_CLK_CTRL_RMSK                                            0xf
#define HWIO_CH0_SITE_DQ1_DDR_CLK_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_DDR_CLK_CTRL_ADDR, HWIO_CH0_SITE_DQ1_DDR_CLK_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ1_DDR_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_DDR_CLK_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_DDR_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_DDR_CLK_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_DDR_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_DDR_CLK_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ1_DDR_CLK_CTRL_IN)
#define HWIO_CH0_SITE_DQ1_DDR_CLK_CTRL_RFU_3_1_BMSK                                    0xe
#define HWIO_CH0_SITE_DQ1_DDR_CLK_CTRL_RFU_3_1_SHFT                                    0x1
#define HWIO_CH0_SITE_DQ1_DDR_CLK_CTRL_MODE_2X_EN_BMSK                                 0x1
#define HWIO_CH0_SITE_DQ1_DDR_CLK_CTRL_MODE_2X_EN_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_ADDR                              (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000024)
#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_RMSK                                     0xf
#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_ADDR, HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_IN)
#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_RFU_3_2_BMSK                             0xc
#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_RFU_3_2_SHFT                             0x2
#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_BMSK                       0x2
#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_SHFT                       0x1
#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_BMSK                        0x1
#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_SHFT                        0x0

#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_STATUS_ADDR                            (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000028)
#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_STATUS_RMSK                                   0x1
#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_STATUS_ADDR, HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_BMSK                 0x1
#define HWIO_CH0_SITE_DQ1_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_SHFT                 0x0

#define HWIO_CH0_SITE_DQ1_JCPLL_CTRL_ADDR                                       (CH0_SITE_DQ1_SITE_REG_BASE      + 0x0000002c)
#define HWIO_CH0_SITE_DQ1_JCPLL_CTRL_RMSK                                           0x3fff
#define HWIO_CH0_SITE_DQ1_JCPLL_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL_CTRL_ADDR, HWIO_CH0_SITE_DQ1_JCPLL_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_JCPLL_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_JCPLL_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_JCPLL_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ1_JCPLL_CTRL_IN)
#define HWIO_CH0_SITE_DQ1_JCPLL_CTRL_SW_CTRL_EN_BMSK                                0x2000
#define HWIO_CH0_SITE_DQ1_JCPLL_CTRL_SW_CTRL_EN_SHFT                                   0xd
#define HWIO_CH0_SITE_DQ1_JCPLL_CTRL_SELECT_BMSK                                    0x1000
#define HWIO_CH0_SITE_DQ1_JCPLL_CTRL_SELECT_SHFT                                       0xc
#define HWIO_CH0_SITE_DQ1_JCPLL_CTRL_BIAS_COUNT_BMSK                                 0xfc0
#define HWIO_CH0_SITE_DQ1_JCPLL_CTRL_BIAS_COUNT_SHFT                                   0x6
#define HWIO_CH0_SITE_DQ1_JCPLL_CTRL_LOCK_COUNT_BMSK                                  0x3f
#define HWIO_CH0_SITE_DQ1_JCPLL_CTRL_LOCK_COUNT_SHFT                                   0x0

#define HWIO_CH0_SITE_DQ1_JCPLL_STATUS_ADDR                                     (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000030)
#define HWIO_CH0_SITE_DQ1_JCPLL_STATUS_RMSK                                           0x31
#define HWIO_CH0_SITE_DQ1_JCPLL_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL_STATUS_ADDR, HWIO_CH0_SITE_DQ1_JCPLL_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL_STATUS_BIAS_COUNT_EXPIRE_BMSK                         0x20
#define HWIO_CH0_SITE_DQ1_JCPLL_STATUS_BIAS_COUNT_EXPIRE_SHFT                          0x5
#define HWIO_CH0_SITE_DQ1_JCPLL_STATUS_LOCK_COUNT_EXPIRE_BMSK                         0x10
#define HWIO_CH0_SITE_DQ1_JCPLL_STATUS_LOCK_COUNT_EXPIRE_SHFT                          0x4
#define HWIO_CH0_SITE_DQ1_JCPLL_STATUS_ACTIVE_JCPLL_BMSK                               0x1
#define HWIO_CH0_SITE_DQ1_JCPLL_STATUS_ACTIVE_JCPLL_SHFT                               0x0

#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q4_ADDR                                    (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000040)
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q4_RMSK                                        0xffff
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q4_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q4_ADDR, HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q4_RMSK)
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q4_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q4_ADDR, m)
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q4_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q4_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q3_ADDR                                    (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000044)
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q3_RMSK                                        0xffff
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q3_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q3_ADDR, HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q3_RMSK)
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q3_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q3_ADDR, m)
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q3_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q3_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q2_ADDR                                    (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000048)
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q2_RMSK                                        0xffff
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q2_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q2_ADDR, HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q2_RMSK)
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q2_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q2_ADDR, m)
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q2_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q2_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q1_ADDR                                    (CH0_SITE_DQ1_SITE_REG_BASE      + 0x0000004c)
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q1_RMSK                                        0xffff
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q1_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q1_ADDR, HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q1_RMSK)
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q1_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q1_ADDR, m)
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q1_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ1_CALIB_CNTR_Q1_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ1_CALIB_CTRL_ADDR                                       (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000050)
#define HWIO_CH0_SITE_DQ1_CALIB_CTRL_RMSK                                             0x1f
#define HWIO_CH0_SITE_DQ1_CALIB_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CALIB_CTRL_ADDR, HWIO_CH0_SITE_DQ1_CALIB_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ1_CALIB_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CALIB_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_CALIB_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_CALIB_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_CALIB_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_CALIB_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ1_CALIB_CTRL_IN)
#define HWIO_CH0_SITE_DQ1_CALIB_CTRL_COUNT_RESET_BMSK                                 0x10
#define HWIO_CH0_SITE_DQ1_CALIB_CTRL_COUNT_RESET_SHFT                                  0x4
#define HWIO_CH0_SITE_DQ1_CALIB_CTRL_RFU_3_1_BMSK                                      0xe
#define HWIO_CH0_SITE_DQ1_CALIB_CTRL_RFU_3_1_SHFT                                      0x1
#define HWIO_CH0_SITE_DQ1_CALIB_CTRL_COUNT_ENABLE_BMSK                                 0x1
#define HWIO_CH0_SITE_DQ1_CALIB_CTRL_COUNT_ENABLE_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_ADDR                                     (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000060)
#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_RMSK                                         0x311f
#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_ADDR, HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_RMSK)
#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_ADDR, m)
#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_ADDR,v)
#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_ADDR,m,v,HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_IN)
#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_SW_OVERRIDE_BMSK                             0x2000
#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_SW_OVERRIDE_SHFT                                0xd
#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_QUADRANT_OVERRIDE_BMSK                       0x1000
#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_QUADRANT_OVERRIDE_SHFT                          0xc
#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_PUSH_BMSK                                     0x100
#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_PUSH_SHFT                                       0x8
#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_PULL_BMSK                                      0x10
#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_PULL_SHFT                                       0x4
#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_RFU_3_2_BMSK                                    0xc
#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_RFU_3_2_SHFT                                    0x2
#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_QUADRANT_BMSK                                   0x3
#define HWIO_CH0_SITE_DQ1_ALIGN_CONFIG_QUADRANT_SHFT                                   0x0

#define HWIO_CH0_SITE_DQ1_DEBUG_SELECT_ADDR                                     (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000080)
#define HWIO_CH0_SITE_DQ1_DEBUG_SELECT_RMSK                                           0xff
#define HWIO_CH0_SITE_DQ1_DEBUG_SELECT_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_DEBUG_SELECT_ADDR, HWIO_CH0_SITE_DQ1_DEBUG_SELECT_RMSK)
#define HWIO_CH0_SITE_DQ1_DEBUG_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_DEBUG_SELECT_ADDR, m)
#define HWIO_CH0_SITE_DQ1_DEBUG_SELECT_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_DEBUG_SELECT_ADDR,v)
#define HWIO_CH0_SITE_DQ1_DEBUG_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_DEBUG_SELECT_ADDR,m,v,HWIO_CH0_SITE_DQ1_DEBUG_SELECT_IN)
#define HWIO_CH0_SITE_DQ1_DEBUG_SELECT_SELECT_BMSK                                    0xff
#define HWIO_CH0_SITE_DQ1_DEBUG_SELECT_SELECT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ1_TEST_CLOCK_SELECT_ADDR                                (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000084)
#define HWIO_CH0_SITE_DQ1_TEST_CLOCK_SELECT_RMSK                                       0x3
#define HWIO_CH0_SITE_DQ1_TEST_CLOCK_SELECT_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_TEST_CLOCK_SELECT_ADDR, HWIO_CH0_SITE_DQ1_TEST_CLOCK_SELECT_RMSK)
#define HWIO_CH0_SITE_DQ1_TEST_CLOCK_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_TEST_CLOCK_SELECT_ADDR, m)
#define HWIO_CH0_SITE_DQ1_TEST_CLOCK_SELECT_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_TEST_CLOCK_SELECT_ADDR,v)
#define HWIO_CH0_SITE_DQ1_TEST_CLOCK_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_TEST_CLOCK_SELECT_ADDR,m,v,HWIO_CH0_SITE_DQ1_TEST_CLOCK_SELECT_IN)
#define HWIO_CH0_SITE_DQ1_TEST_CLOCK_SELECT_SELECT_BMSK                                0x3
#define HWIO_CH0_SITE_DQ1_TEST_CLOCK_SELECT_SELECT_SHFT                                0x0

#define HWIO_CH0_SITE_DQ1_CGC_CTRL_ADDR                                         (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000088)
#define HWIO_CH0_SITE_DQ1_CGC_CTRL_RMSK                                                0x7
#define HWIO_CH0_SITE_DQ1_CGC_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CGC_CTRL_ADDR, HWIO_CH0_SITE_DQ1_CGC_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ1_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CGC_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_CGC_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_CGC_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ1_CGC_CTRL_IN)
#define HWIO_CH0_SITE_DQ1_CGC_CTRL_DP_CLK_EN_BMSK                                      0x4
#define HWIO_CH0_SITE_DQ1_CGC_CTRL_DP_CLK_EN_SHFT                                      0x2
#define HWIO_CH0_SITE_DQ1_CGC_CTRL_DDR_CLK_EN_BMSK                                     0x2
#define HWIO_CH0_SITE_DQ1_CGC_CTRL_DDR_CLK_EN_SHFT                                     0x1
#define HWIO_CH0_SITE_DQ1_CGC_CTRL_CFG_CLK_EN_BMSK                                     0x1
#define HWIO_CH0_SITE_DQ1_CGC_CTRL_CFG_CLK_EN_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ1_JCPLL0_MODE_ADDR                                      (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000100)
#define HWIO_CH0_SITE_DQ1_JCPLL0_MODE_RMSK                                             0xf
#define HWIO_CH0_SITE_DQ1_JCPLL0_MODE_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL0_MODE_ADDR, HWIO_CH0_SITE_DQ1_JCPLL0_MODE_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL0_MODE_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL0_MODE_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_JCPLL0_MODE_ADDR,v)
#define HWIO_CH0_SITE_DQ1_JCPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_JCPLL0_MODE_ADDR,m,v,HWIO_CH0_SITE_DQ1_JCPLL0_MODE_IN)
#define HWIO_CH0_SITE_DQ1_JCPLL0_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH0_SITE_DQ1_JCPLL0_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH0_SITE_DQ1_JCPLL0_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH0_SITE_DQ1_JCPLL0_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH0_SITE_DQ1_JCPLL0_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH0_SITE_DQ1_JCPLL0_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH0_SITE_DQ1_JCPLL0_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH0_SITE_DQ1_JCPLL0_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ1_JCPLL0_L_VAL_ADDR                                     (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000104)
#define HWIO_CH0_SITE_DQ1_JCPLL0_L_VAL_RMSK                                           0xff
#define HWIO_CH0_SITE_DQ1_JCPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL0_L_VAL_ADDR, HWIO_CH0_SITE_DQ1_JCPLL0_L_VAL_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL0_L_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_JCPLL0_L_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_JCPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_JCPLL0_L_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ1_JCPLL0_L_VAL_IN)
#define HWIO_CH0_SITE_DQ1_JCPLL0_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH0_SITE_DQ1_JCPLL0_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ1_JCPLL0_M_VAL_ADDR                                     (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000108)
#define HWIO_CH0_SITE_DQ1_JCPLL0_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_DQ1_JCPLL0_M_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL0_M_VAL_ADDR, HWIO_CH0_SITE_DQ1_JCPLL0_M_VAL_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL0_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL0_M_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL0_M_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_JCPLL0_M_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_JCPLL0_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_JCPLL0_M_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ1_JCPLL0_M_VAL_IN)
#define HWIO_CH0_SITE_DQ1_JCPLL0_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_DQ1_JCPLL0_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ1_JCPLL0_N_VAL_ADDR                                     (CH0_SITE_DQ1_SITE_REG_BASE      + 0x0000010c)
#define HWIO_CH0_SITE_DQ1_JCPLL0_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_DQ1_JCPLL0_N_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL0_N_VAL_ADDR, HWIO_CH0_SITE_DQ1_JCPLL0_N_VAL_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL0_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL0_N_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL0_N_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_JCPLL0_N_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_JCPLL0_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_JCPLL0_N_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ1_JCPLL0_N_VAL_IN)
#define HWIO_CH0_SITE_DQ1_JCPLL0_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_DQ1_JCPLL0_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_ADDR                                 (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000110)
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_ADDR, HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_IN)
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH0_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_ADDR                               (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000114)
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH0_SITE_DQ1_JCPLL0_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_ADDR                                 (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000118)
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_ADDR, HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_IN)
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH0_SITE_DQ1_JCPLL0_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH0_SITE_DQ1_JCPLL0_STATUS_ADDR                                    (CH0_SITE_DQ1_SITE_REG_BASE      + 0x0000011c)
#define HWIO_CH0_SITE_DQ1_JCPLL0_STATUS_RMSK                                       0x1ffff
#define HWIO_CH0_SITE_DQ1_JCPLL0_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL0_STATUS_ADDR, HWIO_CH0_SITE_DQ1_JCPLL0_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL0_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL0_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH0_SITE_DQ1_JCPLL0_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH0_SITE_DQ1_JCPLL0_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ1_JCPLL0_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ1_JCPLL1_MODE_ADDR                                      (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000140)
#define HWIO_CH0_SITE_DQ1_JCPLL1_MODE_RMSK                                             0xf
#define HWIO_CH0_SITE_DQ1_JCPLL1_MODE_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL1_MODE_ADDR, HWIO_CH0_SITE_DQ1_JCPLL1_MODE_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL1_MODE_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL1_MODE_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_JCPLL1_MODE_ADDR,v)
#define HWIO_CH0_SITE_DQ1_JCPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_JCPLL1_MODE_ADDR,m,v,HWIO_CH0_SITE_DQ1_JCPLL1_MODE_IN)
#define HWIO_CH0_SITE_DQ1_JCPLL1_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH0_SITE_DQ1_JCPLL1_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH0_SITE_DQ1_JCPLL1_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH0_SITE_DQ1_JCPLL1_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH0_SITE_DQ1_JCPLL1_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH0_SITE_DQ1_JCPLL1_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH0_SITE_DQ1_JCPLL1_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH0_SITE_DQ1_JCPLL1_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ1_JCPLL1_L_VAL_ADDR                                     (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000144)
#define HWIO_CH0_SITE_DQ1_JCPLL1_L_VAL_RMSK                                           0xff
#define HWIO_CH0_SITE_DQ1_JCPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL1_L_VAL_ADDR, HWIO_CH0_SITE_DQ1_JCPLL1_L_VAL_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL1_L_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_JCPLL1_L_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_JCPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_JCPLL1_L_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ1_JCPLL1_L_VAL_IN)
#define HWIO_CH0_SITE_DQ1_JCPLL1_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH0_SITE_DQ1_JCPLL1_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ1_JCPLL1_M_VAL_ADDR                                     (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000148)
#define HWIO_CH0_SITE_DQ1_JCPLL1_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_DQ1_JCPLL1_M_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL1_M_VAL_ADDR, HWIO_CH0_SITE_DQ1_JCPLL1_M_VAL_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL1_M_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_JCPLL1_M_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_JCPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_JCPLL1_M_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ1_JCPLL1_M_VAL_IN)
#define HWIO_CH0_SITE_DQ1_JCPLL1_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_DQ1_JCPLL1_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ1_JCPLL1_N_VAL_ADDR                                     (CH0_SITE_DQ1_SITE_REG_BASE      + 0x0000014c)
#define HWIO_CH0_SITE_DQ1_JCPLL1_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_DQ1_JCPLL1_N_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL1_N_VAL_ADDR, HWIO_CH0_SITE_DQ1_JCPLL1_N_VAL_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL1_N_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_JCPLL1_N_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_JCPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_JCPLL1_N_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ1_JCPLL1_N_VAL_IN)
#define HWIO_CH0_SITE_DQ1_JCPLL1_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_DQ1_JCPLL1_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_ADDR                                 (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000150)
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_ADDR, HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_IN)
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH0_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_ADDR                               (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000154)
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH0_SITE_DQ1_JCPLL1_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_ADDR                                 (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000158)
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_ADDR, HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_IN)
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH0_SITE_DQ1_JCPLL1_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH0_SITE_DQ1_JCPLL1_STATUS_ADDR                                    (CH0_SITE_DQ1_SITE_REG_BASE      + 0x0000015c)
#define HWIO_CH0_SITE_DQ1_JCPLL1_STATUS_RMSK                                       0x1ffff
#define HWIO_CH0_SITE_DQ1_JCPLL1_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL1_STATUS_ADDR, HWIO_CH0_SITE_DQ1_JCPLL1_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ1_JCPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_JCPLL1_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ1_JCPLL1_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH0_SITE_DQ1_JCPLL1_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH0_SITE_DQ1_JCPLL1_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ1_JCPLL1_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_ADDR                               (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000180)
#define HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH0_SITE_DQ1_CK_RX0_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_ADDR                                 (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000184)
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_ADDR, HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_IN)
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH0_SITE_DQ1_CK_RX0_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH0_SITE_DQ1_CK_RX0_TEST_CTRL_ADDR                                 (CH0_SITE_DQ1_SITE_REG_BASE      + 0x00000188)
#define HWIO_CH0_SITE_DQ1_CK_RX0_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH0_SITE_DQ1_CK_RX0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CK_RX0_TEST_CTRL_ADDR, HWIO_CH0_SITE_DQ1_CK_RX0_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ1_CK_RX0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CK_RX0_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_CK_RX0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_CK_RX0_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_CK_RX0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_CK_RX0_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ1_CK_RX0_TEST_CTRL_IN)
#define HWIO_CH0_SITE_DQ1_CK_RX0_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH0_SITE_DQ1_CK_RX0_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH0_SITE_DQ1_CK_RX0_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH0_SITE_DQ1_CK_RX0_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH0_SITE_DQ1_CK_RX0_STATUS_ADDR                                    (CH0_SITE_DQ1_SITE_REG_BASE      + 0x0000018c)
#define HWIO_CH0_SITE_DQ1_CK_RX0_STATUS_RMSK                                          0xff
#define HWIO_CH0_SITE_DQ1_CK_RX0_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CK_RX0_STATUS_ADDR, HWIO_CH0_SITE_DQ1_CK_RX0_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ1_CK_RX0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CK_RX0_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ1_CK_RX0_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH0_SITE_DQ1_CK_RX0_STATUS_STATUS_SHFT                                    0x0

#define HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_ADDR                               (CH0_SITE_DQ1_SITE_REG_BASE      + 0x000001c0)
#define HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH0_SITE_DQ1_CK_RX1_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_ADDR                                 (CH0_SITE_DQ1_SITE_REG_BASE      + 0x000001c4)
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_ADDR, HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_IN)
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH0_SITE_DQ1_CK_RX1_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH0_SITE_DQ1_CK_RX1_TEST_CTRL_ADDR                                 (CH0_SITE_DQ1_SITE_REG_BASE      + 0x000001c8)
#define HWIO_CH0_SITE_DQ1_CK_RX1_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH0_SITE_DQ1_CK_RX1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CK_RX1_TEST_CTRL_ADDR, HWIO_CH0_SITE_DQ1_CK_RX1_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ1_CK_RX1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CK_RX1_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ1_CK_RX1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ1_CK_RX1_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ1_CK_RX1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ1_CK_RX1_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ1_CK_RX1_TEST_CTRL_IN)
#define HWIO_CH0_SITE_DQ1_CK_RX1_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH0_SITE_DQ1_CK_RX1_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH0_SITE_DQ1_CK_RX1_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH0_SITE_DQ1_CK_RX1_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH0_SITE_DQ1_CK_RX1_STATUS_ADDR                                    (CH0_SITE_DQ1_SITE_REG_BASE      + 0x000001cc)
#define HWIO_CH0_SITE_DQ1_CK_RX1_STATUS_RMSK                                          0xff
#define HWIO_CH0_SITE_DQ1_CK_RX1_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CK_RX1_STATUS_ADDR, HWIO_CH0_SITE_DQ1_CK_RX1_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ1_CK_RX1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ1_CK_RX1_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ1_CK_RX1_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH0_SITE_DQ1_CK_RX1_STATUS_STATUS_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: CH0_SITE_DQ2_SITE
 *--------------------------------------------------------------------------*/

#define CH0_SITE_DQ2_SITE_REG_BASE                                              (EBI1_PHY_CFG_BASE      + 0x00004000)

#define HWIO_CH0_SITE_DQ2_HW_VERSION_ADDR                                       (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000000)
#define HWIO_CH0_SITE_DQ2_HW_VERSION_RMSK                                       0xffffffff
#define HWIO_CH0_SITE_DQ2_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_HW_VERSION_ADDR, HWIO_CH0_SITE_DQ2_HW_VERSION_RMSK)
#define HWIO_CH0_SITE_DQ2_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_HW_VERSION_ADDR, m)
#define HWIO_CH0_SITE_DQ2_HW_VERSION_MAJOR_BMSK                                 0xf0000000
#define HWIO_CH0_SITE_DQ2_HW_VERSION_MAJOR_SHFT                                       0x1c
#define HWIO_CH0_SITE_DQ2_HW_VERSION_MINOR_BMSK                                  0xfff0000
#define HWIO_CH0_SITE_DQ2_HW_VERSION_MINOR_SHFT                                       0x10
#define HWIO_CH0_SITE_DQ2_HW_VERSION_STEP_BMSK                                      0xffff
#define HWIO_CH0_SITE_DQ2_HW_VERSION_STEP_SHFT                                         0x0

#define HWIO_CH0_SITE_DQ2_CORE_INFO_ADDR                                        (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000004)
#define HWIO_CH0_SITE_DQ2_CORE_INFO_RMSK                                              0xff
#define HWIO_CH0_SITE_DQ2_CORE_INFO_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CORE_INFO_ADDR, HWIO_CH0_SITE_DQ2_CORE_INFO_RMSK)
#define HWIO_CH0_SITE_DQ2_CORE_INFO_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CORE_INFO_ADDR, m)
#define HWIO_CH0_SITE_DQ2_CORE_INFO_CONFIGURATION_BMSK                                0xff
#define HWIO_CH0_SITE_DQ2_CORE_INFO_CONFIGURATION_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ2_HW_INFO_ADDR                                          (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000008)
#define HWIO_CH0_SITE_DQ2_HW_INFO_RMSK                                          0xffffffff
#define HWIO_CH0_SITE_DQ2_HW_INFO_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_HW_INFO_ADDR, HWIO_CH0_SITE_DQ2_HW_INFO_RMSK)
#define HWIO_CH0_SITE_DQ2_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_HW_INFO_ADDR, m)
#define HWIO_CH0_SITE_DQ2_HW_INFO_MAJOR_BMSK                                    0xff000000
#define HWIO_CH0_SITE_DQ2_HW_INFO_MAJOR_SHFT                                          0x18
#define HWIO_CH0_SITE_DQ2_HW_INFO_BRANCH_BMSK                                     0xff0000
#define HWIO_CH0_SITE_DQ2_HW_INFO_BRANCH_SHFT                                         0x10
#define HWIO_CH0_SITE_DQ2_HW_INFO_MINOR_BMSK                                        0xff00
#define HWIO_CH0_SITE_DQ2_HW_INFO_MINOR_SHFT                                           0x8
#define HWIO_CH0_SITE_DQ2_HW_INFO_ECO_BMSK                                            0xff
#define HWIO_CH0_SITE_DQ2_HW_INFO_ECO_SHFT                                             0x0

#define HWIO_CH0_SITE_DQ2_DDR_CLK_CTRL_ADDR                                     (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000020)
#define HWIO_CH0_SITE_DQ2_DDR_CLK_CTRL_RMSK                                            0xf
#define HWIO_CH0_SITE_DQ2_DDR_CLK_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_DDR_CLK_CTRL_ADDR, HWIO_CH0_SITE_DQ2_DDR_CLK_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ2_DDR_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_DDR_CLK_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_DDR_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_DDR_CLK_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_DDR_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_DDR_CLK_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ2_DDR_CLK_CTRL_IN)
#define HWIO_CH0_SITE_DQ2_DDR_CLK_CTRL_RFU_3_1_BMSK                                    0xe
#define HWIO_CH0_SITE_DQ2_DDR_CLK_CTRL_RFU_3_1_SHFT                                    0x1
#define HWIO_CH0_SITE_DQ2_DDR_CLK_CTRL_MODE_2X_EN_BMSK                                 0x1
#define HWIO_CH0_SITE_DQ2_DDR_CLK_CTRL_MODE_2X_EN_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_ADDR                              (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000024)
#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_RMSK                                     0xf
#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_ADDR, HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_IN)
#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_RFU_3_2_BMSK                             0xc
#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_RFU_3_2_SHFT                             0x2
#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_BMSK                       0x2
#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_SHFT                       0x1
#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_BMSK                        0x1
#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_SHFT                        0x0

#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_STATUS_ADDR                            (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000028)
#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_STATUS_RMSK                                   0x1
#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_STATUS_ADDR, HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_BMSK                 0x1
#define HWIO_CH0_SITE_DQ2_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_SHFT                 0x0

#define HWIO_CH0_SITE_DQ2_JCPLL_CTRL_ADDR                                       (CH0_SITE_DQ2_SITE_REG_BASE      + 0x0000002c)
#define HWIO_CH0_SITE_DQ2_JCPLL_CTRL_RMSK                                           0x3fff
#define HWIO_CH0_SITE_DQ2_JCPLL_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL_CTRL_ADDR, HWIO_CH0_SITE_DQ2_JCPLL_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_JCPLL_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_JCPLL_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_JCPLL_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ2_JCPLL_CTRL_IN)
#define HWIO_CH0_SITE_DQ2_JCPLL_CTRL_SW_CTRL_EN_BMSK                                0x2000
#define HWIO_CH0_SITE_DQ2_JCPLL_CTRL_SW_CTRL_EN_SHFT                                   0xd
#define HWIO_CH0_SITE_DQ2_JCPLL_CTRL_SELECT_BMSK                                    0x1000
#define HWIO_CH0_SITE_DQ2_JCPLL_CTRL_SELECT_SHFT                                       0xc
#define HWIO_CH0_SITE_DQ2_JCPLL_CTRL_BIAS_COUNT_BMSK                                 0xfc0
#define HWIO_CH0_SITE_DQ2_JCPLL_CTRL_BIAS_COUNT_SHFT                                   0x6
#define HWIO_CH0_SITE_DQ2_JCPLL_CTRL_LOCK_COUNT_BMSK                                  0x3f
#define HWIO_CH0_SITE_DQ2_JCPLL_CTRL_LOCK_COUNT_SHFT                                   0x0

#define HWIO_CH0_SITE_DQ2_JCPLL_STATUS_ADDR                                     (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000030)
#define HWIO_CH0_SITE_DQ2_JCPLL_STATUS_RMSK                                           0x31
#define HWIO_CH0_SITE_DQ2_JCPLL_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL_STATUS_ADDR, HWIO_CH0_SITE_DQ2_JCPLL_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL_STATUS_BIAS_COUNT_EXPIRE_BMSK                         0x20
#define HWIO_CH0_SITE_DQ2_JCPLL_STATUS_BIAS_COUNT_EXPIRE_SHFT                          0x5
#define HWIO_CH0_SITE_DQ2_JCPLL_STATUS_LOCK_COUNT_EXPIRE_BMSK                         0x10
#define HWIO_CH0_SITE_DQ2_JCPLL_STATUS_LOCK_COUNT_EXPIRE_SHFT                          0x4
#define HWIO_CH0_SITE_DQ2_JCPLL_STATUS_ACTIVE_JCPLL_BMSK                               0x1
#define HWIO_CH0_SITE_DQ2_JCPLL_STATUS_ACTIVE_JCPLL_SHFT                               0x0

#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q4_ADDR                                    (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000040)
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q4_RMSK                                        0xffff
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q4_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q4_ADDR, HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q4_RMSK)
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q4_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q4_ADDR, m)
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q4_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q4_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q3_ADDR                                    (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000044)
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q3_RMSK                                        0xffff
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q3_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q3_ADDR, HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q3_RMSK)
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q3_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q3_ADDR, m)
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q3_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q3_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q2_ADDR                                    (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000048)
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q2_RMSK                                        0xffff
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q2_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q2_ADDR, HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q2_RMSK)
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q2_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q2_ADDR, m)
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q2_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q2_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q1_ADDR                                    (CH0_SITE_DQ2_SITE_REG_BASE      + 0x0000004c)
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q1_RMSK                                        0xffff
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q1_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q1_ADDR, HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q1_RMSK)
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q1_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q1_ADDR, m)
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q1_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ2_CALIB_CNTR_Q1_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ2_CALIB_CTRL_ADDR                                       (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000050)
#define HWIO_CH0_SITE_DQ2_CALIB_CTRL_RMSK                                             0x1f
#define HWIO_CH0_SITE_DQ2_CALIB_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CALIB_CTRL_ADDR, HWIO_CH0_SITE_DQ2_CALIB_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ2_CALIB_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CALIB_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_CALIB_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_CALIB_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_CALIB_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_CALIB_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ2_CALIB_CTRL_IN)
#define HWIO_CH0_SITE_DQ2_CALIB_CTRL_COUNT_RESET_BMSK                                 0x10
#define HWIO_CH0_SITE_DQ2_CALIB_CTRL_COUNT_RESET_SHFT                                  0x4
#define HWIO_CH0_SITE_DQ2_CALIB_CTRL_RFU_3_1_BMSK                                      0xe
#define HWIO_CH0_SITE_DQ2_CALIB_CTRL_RFU_3_1_SHFT                                      0x1
#define HWIO_CH0_SITE_DQ2_CALIB_CTRL_COUNT_ENABLE_BMSK                                 0x1
#define HWIO_CH0_SITE_DQ2_CALIB_CTRL_COUNT_ENABLE_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_ADDR                                     (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000060)
#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_RMSK                                         0x311f
#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_ADDR, HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_RMSK)
#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_ADDR, m)
#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_ADDR,v)
#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_ADDR,m,v,HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_IN)
#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_SW_OVERRIDE_BMSK                             0x2000
#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_SW_OVERRIDE_SHFT                                0xd
#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_QUADRANT_OVERRIDE_BMSK                       0x1000
#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_QUADRANT_OVERRIDE_SHFT                          0xc
#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_PUSH_BMSK                                     0x100
#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_PUSH_SHFT                                       0x8
#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_PULL_BMSK                                      0x10
#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_PULL_SHFT                                       0x4
#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_RFU_3_2_BMSK                                    0xc
#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_RFU_3_2_SHFT                                    0x2
#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_QUADRANT_BMSK                                   0x3
#define HWIO_CH0_SITE_DQ2_ALIGN_CONFIG_QUADRANT_SHFT                                   0x0

#define HWIO_CH0_SITE_DQ2_DEBUG_SELECT_ADDR                                     (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000080)
#define HWIO_CH0_SITE_DQ2_DEBUG_SELECT_RMSK                                           0xff
#define HWIO_CH0_SITE_DQ2_DEBUG_SELECT_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_DEBUG_SELECT_ADDR, HWIO_CH0_SITE_DQ2_DEBUG_SELECT_RMSK)
#define HWIO_CH0_SITE_DQ2_DEBUG_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_DEBUG_SELECT_ADDR, m)
#define HWIO_CH0_SITE_DQ2_DEBUG_SELECT_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_DEBUG_SELECT_ADDR,v)
#define HWIO_CH0_SITE_DQ2_DEBUG_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_DEBUG_SELECT_ADDR,m,v,HWIO_CH0_SITE_DQ2_DEBUG_SELECT_IN)
#define HWIO_CH0_SITE_DQ2_DEBUG_SELECT_SELECT_BMSK                                    0xff
#define HWIO_CH0_SITE_DQ2_DEBUG_SELECT_SELECT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ2_TEST_CLOCK_SELECT_ADDR                                (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000084)
#define HWIO_CH0_SITE_DQ2_TEST_CLOCK_SELECT_RMSK                                       0x3
#define HWIO_CH0_SITE_DQ2_TEST_CLOCK_SELECT_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_TEST_CLOCK_SELECT_ADDR, HWIO_CH0_SITE_DQ2_TEST_CLOCK_SELECT_RMSK)
#define HWIO_CH0_SITE_DQ2_TEST_CLOCK_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_TEST_CLOCK_SELECT_ADDR, m)
#define HWIO_CH0_SITE_DQ2_TEST_CLOCK_SELECT_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_TEST_CLOCK_SELECT_ADDR,v)
#define HWIO_CH0_SITE_DQ2_TEST_CLOCK_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_TEST_CLOCK_SELECT_ADDR,m,v,HWIO_CH0_SITE_DQ2_TEST_CLOCK_SELECT_IN)
#define HWIO_CH0_SITE_DQ2_TEST_CLOCK_SELECT_SELECT_BMSK                                0x3
#define HWIO_CH0_SITE_DQ2_TEST_CLOCK_SELECT_SELECT_SHFT                                0x0

#define HWIO_CH0_SITE_DQ2_CGC_CTRL_ADDR                                         (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000088)
#define HWIO_CH0_SITE_DQ2_CGC_CTRL_RMSK                                                0x7
#define HWIO_CH0_SITE_DQ2_CGC_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CGC_CTRL_ADDR, HWIO_CH0_SITE_DQ2_CGC_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ2_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CGC_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_CGC_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_CGC_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ2_CGC_CTRL_IN)
#define HWIO_CH0_SITE_DQ2_CGC_CTRL_DP_CLK_EN_BMSK                                      0x4
#define HWIO_CH0_SITE_DQ2_CGC_CTRL_DP_CLK_EN_SHFT                                      0x2
#define HWIO_CH0_SITE_DQ2_CGC_CTRL_DDR_CLK_EN_BMSK                                     0x2
#define HWIO_CH0_SITE_DQ2_CGC_CTRL_DDR_CLK_EN_SHFT                                     0x1
#define HWIO_CH0_SITE_DQ2_CGC_CTRL_CFG_CLK_EN_BMSK                                     0x1
#define HWIO_CH0_SITE_DQ2_CGC_CTRL_CFG_CLK_EN_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ2_JCPLL0_MODE_ADDR                                      (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000100)
#define HWIO_CH0_SITE_DQ2_JCPLL0_MODE_RMSK                                             0xf
#define HWIO_CH0_SITE_DQ2_JCPLL0_MODE_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL0_MODE_ADDR, HWIO_CH0_SITE_DQ2_JCPLL0_MODE_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL0_MODE_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL0_MODE_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_JCPLL0_MODE_ADDR,v)
#define HWIO_CH0_SITE_DQ2_JCPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_JCPLL0_MODE_ADDR,m,v,HWIO_CH0_SITE_DQ2_JCPLL0_MODE_IN)
#define HWIO_CH0_SITE_DQ2_JCPLL0_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH0_SITE_DQ2_JCPLL0_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH0_SITE_DQ2_JCPLL0_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH0_SITE_DQ2_JCPLL0_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH0_SITE_DQ2_JCPLL0_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH0_SITE_DQ2_JCPLL0_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH0_SITE_DQ2_JCPLL0_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH0_SITE_DQ2_JCPLL0_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ2_JCPLL0_L_VAL_ADDR                                     (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000104)
#define HWIO_CH0_SITE_DQ2_JCPLL0_L_VAL_RMSK                                           0xff
#define HWIO_CH0_SITE_DQ2_JCPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL0_L_VAL_ADDR, HWIO_CH0_SITE_DQ2_JCPLL0_L_VAL_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL0_L_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_JCPLL0_L_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_JCPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_JCPLL0_L_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ2_JCPLL0_L_VAL_IN)
#define HWIO_CH0_SITE_DQ2_JCPLL0_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH0_SITE_DQ2_JCPLL0_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ2_JCPLL0_M_VAL_ADDR                                     (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000108)
#define HWIO_CH0_SITE_DQ2_JCPLL0_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_DQ2_JCPLL0_M_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL0_M_VAL_ADDR, HWIO_CH0_SITE_DQ2_JCPLL0_M_VAL_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL0_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL0_M_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL0_M_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_JCPLL0_M_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_JCPLL0_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_JCPLL0_M_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ2_JCPLL0_M_VAL_IN)
#define HWIO_CH0_SITE_DQ2_JCPLL0_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_DQ2_JCPLL0_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ2_JCPLL0_N_VAL_ADDR                                     (CH0_SITE_DQ2_SITE_REG_BASE      + 0x0000010c)
#define HWIO_CH0_SITE_DQ2_JCPLL0_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_DQ2_JCPLL0_N_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL0_N_VAL_ADDR, HWIO_CH0_SITE_DQ2_JCPLL0_N_VAL_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL0_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL0_N_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL0_N_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_JCPLL0_N_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_JCPLL0_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_JCPLL0_N_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ2_JCPLL0_N_VAL_IN)
#define HWIO_CH0_SITE_DQ2_JCPLL0_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_DQ2_JCPLL0_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_ADDR                                 (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000110)
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_ADDR, HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_IN)
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH0_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_ADDR                               (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000114)
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH0_SITE_DQ2_JCPLL0_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_ADDR                                 (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000118)
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_ADDR, HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_IN)
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH0_SITE_DQ2_JCPLL0_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH0_SITE_DQ2_JCPLL0_STATUS_ADDR                                    (CH0_SITE_DQ2_SITE_REG_BASE      + 0x0000011c)
#define HWIO_CH0_SITE_DQ2_JCPLL0_STATUS_RMSK                                       0x1ffff
#define HWIO_CH0_SITE_DQ2_JCPLL0_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL0_STATUS_ADDR, HWIO_CH0_SITE_DQ2_JCPLL0_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL0_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL0_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH0_SITE_DQ2_JCPLL0_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH0_SITE_DQ2_JCPLL0_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ2_JCPLL0_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ2_JCPLL1_MODE_ADDR                                      (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000140)
#define HWIO_CH0_SITE_DQ2_JCPLL1_MODE_RMSK                                             0xf
#define HWIO_CH0_SITE_DQ2_JCPLL1_MODE_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL1_MODE_ADDR, HWIO_CH0_SITE_DQ2_JCPLL1_MODE_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL1_MODE_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL1_MODE_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_JCPLL1_MODE_ADDR,v)
#define HWIO_CH0_SITE_DQ2_JCPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_JCPLL1_MODE_ADDR,m,v,HWIO_CH0_SITE_DQ2_JCPLL1_MODE_IN)
#define HWIO_CH0_SITE_DQ2_JCPLL1_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH0_SITE_DQ2_JCPLL1_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH0_SITE_DQ2_JCPLL1_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH0_SITE_DQ2_JCPLL1_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH0_SITE_DQ2_JCPLL1_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH0_SITE_DQ2_JCPLL1_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH0_SITE_DQ2_JCPLL1_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH0_SITE_DQ2_JCPLL1_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ2_JCPLL1_L_VAL_ADDR                                     (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000144)
#define HWIO_CH0_SITE_DQ2_JCPLL1_L_VAL_RMSK                                           0xff
#define HWIO_CH0_SITE_DQ2_JCPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL1_L_VAL_ADDR, HWIO_CH0_SITE_DQ2_JCPLL1_L_VAL_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL1_L_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_JCPLL1_L_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_JCPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_JCPLL1_L_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ2_JCPLL1_L_VAL_IN)
#define HWIO_CH0_SITE_DQ2_JCPLL1_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH0_SITE_DQ2_JCPLL1_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ2_JCPLL1_M_VAL_ADDR                                     (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000148)
#define HWIO_CH0_SITE_DQ2_JCPLL1_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_DQ2_JCPLL1_M_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL1_M_VAL_ADDR, HWIO_CH0_SITE_DQ2_JCPLL1_M_VAL_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL1_M_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_JCPLL1_M_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_JCPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_JCPLL1_M_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ2_JCPLL1_M_VAL_IN)
#define HWIO_CH0_SITE_DQ2_JCPLL1_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_DQ2_JCPLL1_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ2_JCPLL1_N_VAL_ADDR                                     (CH0_SITE_DQ2_SITE_REG_BASE      + 0x0000014c)
#define HWIO_CH0_SITE_DQ2_JCPLL1_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_DQ2_JCPLL1_N_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL1_N_VAL_ADDR, HWIO_CH0_SITE_DQ2_JCPLL1_N_VAL_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL1_N_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_JCPLL1_N_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_JCPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_JCPLL1_N_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ2_JCPLL1_N_VAL_IN)
#define HWIO_CH0_SITE_DQ2_JCPLL1_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_DQ2_JCPLL1_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_ADDR                                 (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000150)
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_ADDR, HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_IN)
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH0_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_ADDR                               (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000154)
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH0_SITE_DQ2_JCPLL1_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_ADDR                                 (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000158)
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_ADDR, HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_IN)
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH0_SITE_DQ2_JCPLL1_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH0_SITE_DQ2_JCPLL1_STATUS_ADDR                                    (CH0_SITE_DQ2_SITE_REG_BASE      + 0x0000015c)
#define HWIO_CH0_SITE_DQ2_JCPLL1_STATUS_RMSK                                       0x1ffff
#define HWIO_CH0_SITE_DQ2_JCPLL1_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL1_STATUS_ADDR, HWIO_CH0_SITE_DQ2_JCPLL1_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ2_JCPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_JCPLL1_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ2_JCPLL1_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH0_SITE_DQ2_JCPLL1_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH0_SITE_DQ2_JCPLL1_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ2_JCPLL1_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_ADDR                               (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000180)
#define HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH0_SITE_DQ2_CK_RX0_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_ADDR                                 (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000184)
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_ADDR, HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_IN)
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH0_SITE_DQ2_CK_RX0_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH0_SITE_DQ2_CK_RX0_TEST_CTRL_ADDR                                 (CH0_SITE_DQ2_SITE_REG_BASE      + 0x00000188)
#define HWIO_CH0_SITE_DQ2_CK_RX0_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH0_SITE_DQ2_CK_RX0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CK_RX0_TEST_CTRL_ADDR, HWIO_CH0_SITE_DQ2_CK_RX0_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ2_CK_RX0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CK_RX0_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_CK_RX0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_CK_RX0_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_CK_RX0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_CK_RX0_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ2_CK_RX0_TEST_CTRL_IN)
#define HWIO_CH0_SITE_DQ2_CK_RX0_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH0_SITE_DQ2_CK_RX0_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH0_SITE_DQ2_CK_RX0_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH0_SITE_DQ2_CK_RX0_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH0_SITE_DQ2_CK_RX0_STATUS_ADDR                                    (CH0_SITE_DQ2_SITE_REG_BASE      + 0x0000018c)
#define HWIO_CH0_SITE_DQ2_CK_RX0_STATUS_RMSK                                          0xff
#define HWIO_CH0_SITE_DQ2_CK_RX0_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CK_RX0_STATUS_ADDR, HWIO_CH0_SITE_DQ2_CK_RX0_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ2_CK_RX0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CK_RX0_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ2_CK_RX0_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH0_SITE_DQ2_CK_RX0_STATUS_STATUS_SHFT                                    0x0

#define HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_ADDR                               (CH0_SITE_DQ2_SITE_REG_BASE      + 0x000001c0)
#define HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH0_SITE_DQ2_CK_RX1_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_ADDR                                 (CH0_SITE_DQ2_SITE_REG_BASE      + 0x000001c4)
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_ADDR, HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_IN)
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH0_SITE_DQ2_CK_RX1_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH0_SITE_DQ2_CK_RX1_TEST_CTRL_ADDR                                 (CH0_SITE_DQ2_SITE_REG_BASE      + 0x000001c8)
#define HWIO_CH0_SITE_DQ2_CK_RX1_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH0_SITE_DQ2_CK_RX1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CK_RX1_TEST_CTRL_ADDR, HWIO_CH0_SITE_DQ2_CK_RX1_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ2_CK_RX1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CK_RX1_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ2_CK_RX1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ2_CK_RX1_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ2_CK_RX1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ2_CK_RX1_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ2_CK_RX1_TEST_CTRL_IN)
#define HWIO_CH0_SITE_DQ2_CK_RX1_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH0_SITE_DQ2_CK_RX1_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH0_SITE_DQ2_CK_RX1_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH0_SITE_DQ2_CK_RX1_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH0_SITE_DQ2_CK_RX1_STATUS_ADDR                                    (CH0_SITE_DQ2_SITE_REG_BASE      + 0x000001cc)
#define HWIO_CH0_SITE_DQ2_CK_RX1_STATUS_RMSK                                          0xff
#define HWIO_CH0_SITE_DQ2_CK_RX1_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CK_RX1_STATUS_ADDR, HWIO_CH0_SITE_DQ2_CK_RX1_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ2_CK_RX1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ2_CK_RX1_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ2_CK_RX1_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH0_SITE_DQ2_CK_RX1_STATUS_STATUS_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: CH0_SITE_DQ3_SITE
 *--------------------------------------------------------------------------*/

#define CH0_SITE_DQ3_SITE_REG_BASE                                              (EBI1_PHY_CFG_BASE      + 0x00004800)

#define HWIO_CH0_SITE_DQ3_HW_VERSION_ADDR                                       (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000000)
#define HWIO_CH0_SITE_DQ3_HW_VERSION_RMSK                                       0xffffffff
#define HWIO_CH0_SITE_DQ3_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_HW_VERSION_ADDR, HWIO_CH0_SITE_DQ3_HW_VERSION_RMSK)
#define HWIO_CH0_SITE_DQ3_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_HW_VERSION_ADDR, m)
#define HWIO_CH0_SITE_DQ3_HW_VERSION_MAJOR_BMSK                                 0xf0000000
#define HWIO_CH0_SITE_DQ3_HW_VERSION_MAJOR_SHFT                                       0x1c
#define HWIO_CH0_SITE_DQ3_HW_VERSION_MINOR_BMSK                                  0xfff0000
#define HWIO_CH0_SITE_DQ3_HW_VERSION_MINOR_SHFT                                       0x10
#define HWIO_CH0_SITE_DQ3_HW_VERSION_STEP_BMSK                                      0xffff
#define HWIO_CH0_SITE_DQ3_HW_VERSION_STEP_SHFT                                         0x0

#define HWIO_CH0_SITE_DQ3_CORE_INFO_ADDR                                        (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000004)
#define HWIO_CH0_SITE_DQ3_CORE_INFO_RMSK                                              0xff
#define HWIO_CH0_SITE_DQ3_CORE_INFO_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CORE_INFO_ADDR, HWIO_CH0_SITE_DQ3_CORE_INFO_RMSK)
#define HWIO_CH0_SITE_DQ3_CORE_INFO_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CORE_INFO_ADDR, m)
#define HWIO_CH0_SITE_DQ3_CORE_INFO_CONFIGURATION_BMSK                                0xff
#define HWIO_CH0_SITE_DQ3_CORE_INFO_CONFIGURATION_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ3_HW_INFO_ADDR                                          (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000008)
#define HWIO_CH0_SITE_DQ3_HW_INFO_RMSK                                          0xffffffff
#define HWIO_CH0_SITE_DQ3_HW_INFO_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_HW_INFO_ADDR, HWIO_CH0_SITE_DQ3_HW_INFO_RMSK)
#define HWIO_CH0_SITE_DQ3_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_HW_INFO_ADDR, m)
#define HWIO_CH0_SITE_DQ3_HW_INFO_MAJOR_BMSK                                    0xff000000
#define HWIO_CH0_SITE_DQ3_HW_INFO_MAJOR_SHFT                                          0x18
#define HWIO_CH0_SITE_DQ3_HW_INFO_BRANCH_BMSK                                     0xff0000
#define HWIO_CH0_SITE_DQ3_HW_INFO_BRANCH_SHFT                                         0x10
#define HWIO_CH0_SITE_DQ3_HW_INFO_MINOR_BMSK                                        0xff00
#define HWIO_CH0_SITE_DQ3_HW_INFO_MINOR_SHFT                                           0x8
#define HWIO_CH0_SITE_DQ3_HW_INFO_ECO_BMSK                                            0xff
#define HWIO_CH0_SITE_DQ3_HW_INFO_ECO_SHFT                                             0x0

#define HWIO_CH0_SITE_DQ3_DDR_CLK_CTRL_ADDR                                     (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000020)
#define HWIO_CH0_SITE_DQ3_DDR_CLK_CTRL_RMSK                                            0xf
#define HWIO_CH0_SITE_DQ3_DDR_CLK_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_DDR_CLK_CTRL_ADDR, HWIO_CH0_SITE_DQ3_DDR_CLK_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ3_DDR_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_DDR_CLK_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_DDR_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_DDR_CLK_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_DDR_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_DDR_CLK_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ3_DDR_CLK_CTRL_IN)
#define HWIO_CH0_SITE_DQ3_DDR_CLK_CTRL_RFU_3_1_BMSK                                    0xe
#define HWIO_CH0_SITE_DQ3_DDR_CLK_CTRL_RFU_3_1_SHFT                                    0x1
#define HWIO_CH0_SITE_DQ3_DDR_CLK_CTRL_MODE_2X_EN_BMSK                                 0x1
#define HWIO_CH0_SITE_DQ3_DDR_CLK_CTRL_MODE_2X_EN_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_ADDR                              (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000024)
#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_RMSK                                     0xf
#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_ADDR, HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_IN)
#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_RFU_3_2_BMSK                             0xc
#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_RFU_3_2_SHFT                             0x2
#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_BMSK                       0x2
#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_SHFT                       0x1
#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_BMSK                        0x1
#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_SHFT                        0x0

#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_STATUS_ADDR                            (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000028)
#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_STATUS_RMSK                                   0x1
#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_STATUS_ADDR, HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_BMSK                 0x1
#define HWIO_CH0_SITE_DQ3_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_SHFT                 0x0

#define HWIO_CH0_SITE_DQ3_JCPLL_CTRL_ADDR                                       (CH0_SITE_DQ3_SITE_REG_BASE      + 0x0000002c)
#define HWIO_CH0_SITE_DQ3_JCPLL_CTRL_RMSK                                           0x3fff
#define HWIO_CH0_SITE_DQ3_JCPLL_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL_CTRL_ADDR, HWIO_CH0_SITE_DQ3_JCPLL_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_JCPLL_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_JCPLL_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_JCPLL_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ3_JCPLL_CTRL_IN)
#define HWIO_CH0_SITE_DQ3_JCPLL_CTRL_SW_CTRL_EN_BMSK                                0x2000
#define HWIO_CH0_SITE_DQ3_JCPLL_CTRL_SW_CTRL_EN_SHFT                                   0xd
#define HWIO_CH0_SITE_DQ3_JCPLL_CTRL_SELECT_BMSK                                    0x1000
#define HWIO_CH0_SITE_DQ3_JCPLL_CTRL_SELECT_SHFT                                       0xc
#define HWIO_CH0_SITE_DQ3_JCPLL_CTRL_BIAS_COUNT_BMSK                                 0xfc0
#define HWIO_CH0_SITE_DQ3_JCPLL_CTRL_BIAS_COUNT_SHFT                                   0x6
#define HWIO_CH0_SITE_DQ3_JCPLL_CTRL_LOCK_COUNT_BMSK                                  0x3f
#define HWIO_CH0_SITE_DQ3_JCPLL_CTRL_LOCK_COUNT_SHFT                                   0x0

#define HWIO_CH0_SITE_DQ3_JCPLL_STATUS_ADDR                                     (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000030)
#define HWIO_CH0_SITE_DQ3_JCPLL_STATUS_RMSK                                           0x31
#define HWIO_CH0_SITE_DQ3_JCPLL_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL_STATUS_ADDR, HWIO_CH0_SITE_DQ3_JCPLL_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL_STATUS_BIAS_COUNT_EXPIRE_BMSK                         0x20
#define HWIO_CH0_SITE_DQ3_JCPLL_STATUS_BIAS_COUNT_EXPIRE_SHFT                          0x5
#define HWIO_CH0_SITE_DQ3_JCPLL_STATUS_LOCK_COUNT_EXPIRE_BMSK                         0x10
#define HWIO_CH0_SITE_DQ3_JCPLL_STATUS_LOCK_COUNT_EXPIRE_SHFT                          0x4
#define HWIO_CH0_SITE_DQ3_JCPLL_STATUS_ACTIVE_JCPLL_BMSK                               0x1
#define HWIO_CH0_SITE_DQ3_JCPLL_STATUS_ACTIVE_JCPLL_SHFT                               0x0

#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q4_ADDR                                    (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000040)
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q4_RMSK                                        0xffff
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q4_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q4_ADDR, HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q4_RMSK)
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q4_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q4_ADDR, m)
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q4_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q4_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q3_ADDR                                    (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000044)
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q3_RMSK                                        0xffff
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q3_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q3_ADDR, HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q3_RMSK)
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q3_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q3_ADDR, m)
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q3_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q3_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q2_ADDR                                    (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000048)
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q2_RMSK                                        0xffff
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q2_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q2_ADDR, HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q2_RMSK)
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q2_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q2_ADDR, m)
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q2_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q2_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q1_ADDR                                    (CH0_SITE_DQ3_SITE_REG_BASE      + 0x0000004c)
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q1_RMSK                                        0xffff
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q1_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q1_ADDR, HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q1_RMSK)
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q1_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q1_ADDR, m)
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q1_COUNT_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ3_CALIB_CNTR_Q1_COUNT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ3_CALIB_CTRL_ADDR                                       (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000050)
#define HWIO_CH0_SITE_DQ3_CALIB_CTRL_RMSK                                             0x1f
#define HWIO_CH0_SITE_DQ3_CALIB_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CALIB_CTRL_ADDR, HWIO_CH0_SITE_DQ3_CALIB_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ3_CALIB_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CALIB_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_CALIB_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_CALIB_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_CALIB_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_CALIB_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ3_CALIB_CTRL_IN)
#define HWIO_CH0_SITE_DQ3_CALIB_CTRL_COUNT_RESET_BMSK                                 0x10
#define HWIO_CH0_SITE_DQ3_CALIB_CTRL_COUNT_RESET_SHFT                                  0x4
#define HWIO_CH0_SITE_DQ3_CALIB_CTRL_RFU_3_1_BMSK                                      0xe
#define HWIO_CH0_SITE_DQ3_CALIB_CTRL_RFU_3_1_SHFT                                      0x1
#define HWIO_CH0_SITE_DQ3_CALIB_CTRL_COUNT_ENABLE_BMSK                                 0x1
#define HWIO_CH0_SITE_DQ3_CALIB_CTRL_COUNT_ENABLE_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_ADDR                                     (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000060)
#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_RMSK                                         0x311f
#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_ADDR, HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_RMSK)
#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_ADDR, m)
#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_ADDR,v)
#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_ADDR,m,v,HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_IN)
#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_SW_OVERRIDE_BMSK                             0x2000
#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_SW_OVERRIDE_SHFT                                0xd
#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_QUADRANT_OVERRIDE_BMSK                       0x1000
#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_QUADRANT_OVERRIDE_SHFT                          0xc
#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_PUSH_BMSK                                     0x100
#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_PUSH_SHFT                                       0x8
#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_PULL_BMSK                                      0x10
#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_PULL_SHFT                                       0x4
#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_RFU_3_2_BMSK                                    0xc
#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_RFU_3_2_SHFT                                    0x2
#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_QUADRANT_BMSK                                   0x3
#define HWIO_CH0_SITE_DQ3_ALIGN_CONFIG_QUADRANT_SHFT                                   0x0

#define HWIO_CH0_SITE_DQ3_DEBUG_SELECT_ADDR                                     (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000080)
#define HWIO_CH0_SITE_DQ3_DEBUG_SELECT_RMSK                                           0xff
#define HWIO_CH0_SITE_DQ3_DEBUG_SELECT_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_DEBUG_SELECT_ADDR, HWIO_CH0_SITE_DQ3_DEBUG_SELECT_RMSK)
#define HWIO_CH0_SITE_DQ3_DEBUG_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_DEBUG_SELECT_ADDR, m)
#define HWIO_CH0_SITE_DQ3_DEBUG_SELECT_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_DEBUG_SELECT_ADDR,v)
#define HWIO_CH0_SITE_DQ3_DEBUG_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_DEBUG_SELECT_ADDR,m,v,HWIO_CH0_SITE_DQ3_DEBUG_SELECT_IN)
#define HWIO_CH0_SITE_DQ3_DEBUG_SELECT_SELECT_BMSK                                    0xff
#define HWIO_CH0_SITE_DQ3_DEBUG_SELECT_SELECT_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ3_TEST_CLOCK_SELECT_ADDR                                (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000084)
#define HWIO_CH0_SITE_DQ3_TEST_CLOCK_SELECT_RMSK                                       0x3
#define HWIO_CH0_SITE_DQ3_TEST_CLOCK_SELECT_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_TEST_CLOCK_SELECT_ADDR, HWIO_CH0_SITE_DQ3_TEST_CLOCK_SELECT_RMSK)
#define HWIO_CH0_SITE_DQ3_TEST_CLOCK_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_TEST_CLOCK_SELECT_ADDR, m)
#define HWIO_CH0_SITE_DQ3_TEST_CLOCK_SELECT_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_TEST_CLOCK_SELECT_ADDR,v)
#define HWIO_CH0_SITE_DQ3_TEST_CLOCK_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_TEST_CLOCK_SELECT_ADDR,m,v,HWIO_CH0_SITE_DQ3_TEST_CLOCK_SELECT_IN)
#define HWIO_CH0_SITE_DQ3_TEST_CLOCK_SELECT_SELECT_BMSK                                0x3
#define HWIO_CH0_SITE_DQ3_TEST_CLOCK_SELECT_SELECT_SHFT                                0x0

#define HWIO_CH0_SITE_DQ3_CGC_CTRL_ADDR                                         (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000088)
#define HWIO_CH0_SITE_DQ3_CGC_CTRL_RMSK                                                0x7
#define HWIO_CH0_SITE_DQ3_CGC_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CGC_CTRL_ADDR, HWIO_CH0_SITE_DQ3_CGC_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ3_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CGC_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_CGC_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_CGC_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ3_CGC_CTRL_IN)
#define HWIO_CH0_SITE_DQ3_CGC_CTRL_DP_CLK_EN_BMSK                                      0x4
#define HWIO_CH0_SITE_DQ3_CGC_CTRL_DP_CLK_EN_SHFT                                      0x2
#define HWIO_CH0_SITE_DQ3_CGC_CTRL_DDR_CLK_EN_BMSK                                     0x2
#define HWIO_CH0_SITE_DQ3_CGC_CTRL_DDR_CLK_EN_SHFT                                     0x1
#define HWIO_CH0_SITE_DQ3_CGC_CTRL_CFG_CLK_EN_BMSK                                     0x1
#define HWIO_CH0_SITE_DQ3_CGC_CTRL_CFG_CLK_EN_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ3_JCPLL0_MODE_ADDR                                      (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000100)
#define HWIO_CH0_SITE_DQ3_JCPLL0_MODE_RMSK                                             0xf
#define HWIO_CH0_SITE_DQ3_JCPLL0_MODE_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL0_MODE_ADDR, HWIO_CH0_SITE_DQ3_JCPLL0_MODE_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL0_MODE_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL0_MODE_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_JCPLL0_MODE_ADDR,v)
#define HWIO_CH0_SITE_DQ3_JCPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_JCPLL0_MODE_ADDR,m,v,HWIO_CH0_SITE_DQ3_JCPLL0_MODE_IN)
#define HWIO_CH0_SITE_DQ3_JCPLL0_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH0_SITE_DQ3_JCPLL0_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH0_SITE_DQ3_JCPLL0_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH0_SITE_DQ3_JCPLL0_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH0_SITE_DQ3_JCPLL0_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH0_SITE_DQ3_JCPLL0_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH0_SITE_DQ3_JCPLL0_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH0_SITE_DQ3_JCPLL0_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ3_JCPLL0_L_VAL_ADDR                                     (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000104)
#define HWIO_CH0_SITE_DQ3_JCPLL0_L_VAL_RMSK                                           0xff
#define HWIO_CH0_SITE_DQ3_JCPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL0_L_VAL_ADDR, HWIO_CH0_SITE_DQ3_JCPLL0_L_VAL_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL0_L_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_JCPLL0_L_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_JCPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_JCPLL0_L_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ3_JCPLL0_L_VAL_IN)
#define HWIO_CH0_SITE_DQ3_JCPLL0_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH0_SITE_DQ3_JCPLL0_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ3_JCPLL0_M_VAL_ADDR                                     (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000108)
#define HWIO_CH0_SITE_DQ3_JCPLL0_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_DQ3_JCPLL0_M_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL0_M_VAL_ADDR, HWIO_CH0_SITE_DQ3_JCPLL0_M_VAL_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL0_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL0_M_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL0_M_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_JCPLL0_M_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_JCPLL0_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_JCPLL0_M_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ3_JCPLL0_M_VAL_IN)
#define HWIO_CH0_SITE_DQ3_JCPLL0_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_DQ3_JCPLL0_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ3_JCPLL0_N_VAL_ADDR                                     (CH0_SITE_DQ3_SITE_REG_BASE      + 0x0000010c)
#define HWIO_CH0_SITE_DQ3_JCPLL0_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_DQ3_JCPLL0_N_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL0_N_VAL_ADDR, HWIO_CH0_SITE_DQ3_JCPLL0_N_VAL_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL0_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL0_N_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL0_N_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_JCPLL0_N_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_JCPLL0_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_JCPLL0_N_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ3_JCPLL0_N_VAL_IN)
#define HWIO_CH0_SITE_DQ3_JCPLL0_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_DQ3_JCPLL0_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_ADDR                                 (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000110)
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_ADDR, HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_IN)
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH0_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_ADDR                               (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000114)
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH0_SITE_DQ3_JCPLL0_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_ADDR                                 (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000118)
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_ADDR, HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_IN)
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH0_SITE_DQ3_JCPLL0_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH0_SITE_DQ3_JCPLL0_STATUS_ADDR                                    (CH0_SITE_DQ3_SITE_REG_BASE      + 0x0000011c)
#define HWIO_CH0_SITE_DQ3_JCPLL0_STATUS_RMSK                                       0x1ffff
#define HWIO_CH0_SITE_DQ3_JCPLL0_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL0_STATUS_ADDR, HWIO_CH0_SITE_DQ3_JCPLL0_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL0_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL0_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH0_SITE_DQ3_JCPLL0_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH0_SITE_DQ3_JCPLL0_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ3_JCPLL0_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ3_JCPLL1_MODE_ADDR                                      (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000140)
#define HWIO_CH0_SITE_DQ3_JCPLL1_MODE_RMSK                                             0xf
#define HWIO_CH0_SITE_DQ3_JCPLL1_MODE_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL1_MODE_ADDR, HWIO_CH0_SITE_DQ3_JCPLL1_MODE_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL1_MODE_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL1_MODE_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_JCPLL1_MODE_ADDR,v)
#define HWIO_CH0_SITE_DQ3_JCPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_JCPLL1_MODE_ADDR,m,v,HWIO_CH0_SITE_DQ3_JCPLL1_MODE_IN)
#define HWIO_CH0_SITE_DQ3_JCPLL1_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH0_SITE_DQ3_JCPLL1_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH0_SITE_DQ3_JCPLL1_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH0_SITE_DQ3_JCPLL1_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH0_SITE_DQ3_JCPLL1_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH0_SITE_DQ3_JCPLL1_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH0_SITE_DQ3_JCPLL1_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH0_SITE_DQ3_JCPLL1_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH0_SITE_DQ3_JCPLL1_L_VAL_ADDR                                     (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000144)
#define HWIO_CH0_SITE_DQ3_JCPLL1_L_VAL_RMSK                                           0xff
#define HWIO_CH0_SITE_DQ3_JCPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL1_L_VAL_ADDR, HWIO_CH0_SITE_DQ3_JCPLL1_L_VAL_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL1_L_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_JCPLL1_L_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_JCPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_JCPLL1_L_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ3_JCPLL1_L_VAL_IN)
#define HWIO_CH0_SITE_DQ3_JCPLL1_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH0_SITE_DQ3_JCPLL1_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ3_JCPLL1_M_VAL_ADDR                                     (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000148)
#define HWIO_CH0_SITE_DQ3_JCPLL1_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_DQ3_JCPLL1_M_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL1_M_VAL_ADDR, HWIO_CH0_SITE_DQ3_JCPLL1_M_VAL_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL1_M_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_JCPLL1_M_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_JCPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_JCPLL1_M_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ3_JCPLL1_M_VAL_IN)
#define HWIO_CH0_SITE_DQ3_JCPLL1_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_DQ3_JCPLL1_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ3_JCPLL1_N_VAL_ADDR                                     (CH0_SITE_DQ3_SITE_REG_BASE      + 0x0000014c)
#define HWIO_CH0_SITE_DQ3_JCPLL1_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH0_SITE_DQ3_JCPLL1_N_VAL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL1_N_VAL_ADDR, HWIO_CH0_SITE_DQ3_JCPLL1_N_VAL_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL1_N_VAL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_JCPLL1_N_VAL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_JCPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_JCPLL1_N_VAL_ADDR,m,v,HWIO_CH0_SITE_DQ3_JCPLL1_N_VAL_IN)
#define HWIO_CH0_SITE_DQ3_JCPLL1_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH0_SITE_DQ3_JCPLL1_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_ADDR                                 (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000150)
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_ADDR, HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_IN)
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH0_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_ADDR                               (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000154)
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH0_SITE_DQ3_JCPLL1_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_ADDR                                 (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000158)
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_ADDR, HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_IN)
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH0_SITE_DQ3_JCPLL1_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH0_SITE_DQ3_JCPLL1_STATUS_ADDR                                    (CH0_SITE_DQ3_SITE_REG_BASE      + 0x0000015c)
#define HWIO_CH0_SITE_DQ3_JCPLL1_STATUS_RMSK                                       0x1ffff
#define HWIO_CH0_SITE_DQ3_JCPLL1_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL1_STATUS_ADDR, HWIO_CH0_SITE_DQ3_JCPLL1_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ3_JCPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_JCPLL1_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ3_JCPLL1_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH0_SITE_DQ3_JCPLL1_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH0_SITE_DQ3_JCPLL1_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH0_SITE_DQ3_JCPLL1_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_ADDR                               (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000180)
#define HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH0_SITE_DQ3_CK_RX0_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_ADDR                                 (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000184)
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_ADDR, HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_IN)
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH0_SITE_DQ3_CK_RX0_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH0_SITE_DQ3_CK_RX0_TEST_CTRL_ADDR                                 (CH0_SITE_DQ3_SITE_REG_BASE      + 0x00000188)
#define HWIO_CH0_SITE_DQ3_CK_RX0_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH0_SITE_DQ3_CK_RX0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CK_RX0_TEST_CTRL_ADDR, HWIO_CH0_SITE_DQ3_CK_RX0_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ3_CK_RX0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CK_RX0_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_CK_RX0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_CK_RX0_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_CK_RX0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_CK_RX0_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ3_CK_RX0_TEST_CTRL_IN)
#define HWIO_CH0_SITE_DQ3_CK_RX0_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH0_SITE_DQ3_CK_RX0_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH0_SITE_DQ3_CK_RX0_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH0_SITE_DQ3_CK_RX0_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH0_SITE_DQ3_CK_RX0_STATUS_ADDR                                    (CH0_SITE_DQ3_SITE_REG_BASE      + 0x0000018c)
#define HWIO_CH0_SITE_DQ3_CK_RX0_STATUS_RMSK                                          0xff
#define HWIO_CH0_SITE_DQ3_CK_RX0_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CK_RX0_STATUS_ADDR, HWIO_CH0_SITE_DQ3_CK_RX0_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ3_CK_RX0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CK_RX0_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ3_CK_RX0_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH0_SITE_DQ3_CK_RX0_STATUS_STATUS_SHFT                                    0x0

#define HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_ADDR                               (CH0_SITE_DQ3_SITE_REG_BASE      + 0x000001c0)
#define HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_ADDR, HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_IN)
#define HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH0_SITE_DQ3_CK_RX1_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_ADDR                                 (CH0_SITE_DQ3_SITE_REG_BASE      + 0x000001c4)
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_ADDR, HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_IN)
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH0_SITE_DQ3_CK_RX1_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH0_SITE_DQ3_CK_RX1_TEST_CTRL_ADDR                                 (CH0_SITE_DQ3_SITE_REG_BASE      + 0x000001c8)
#define HWIO_CH0_SITE_DQ3_CK_RX1_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH0_SITE_DQ3_CK_RX1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CK_RX1_TEST_CTRL_ADDR, HWIO_CH0_SITE_DQ3_CK_RX1_TEST_CTRL_RMSK)
#define HWIO_CH0_SITE_DQ3_CK_RX1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CK_RX1_TEST_CTRL_ADDR, m)
#define HWIO_CH0_SITE_DQ3_CK_RX1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH0_SITE_DQ3_CK_RX1_TEST_CTRL_ADDR,v)
#define HWIO_CH0_SITE_DQ3_CK_RX1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH0_SITE_DQ3_CK_RX1_TEST_CTRL_ADDR,m,v,HWIO_CH0_SITE_DQ3_CK_RX1_TEST_CTRL_IN)
#define HWIO_CH0_SITE_DQ3_CK_RX1_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH0_SITE_DQ3_CK_RX1_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH0_SITE_DQ3_CK_RX1_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH0_SITE_DQ3_CK_RX1_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH0_SITE_DQ3_CK_RX1_STATUS_ADDR                                    (CH0_SITE_DQ3_SITE_REG_BASE      + 0x000001cc)
#define HWIO_CH0_SITE_DQ3_CK_RX1_STATUS_RMSK                                          0xff
#define HWIO_CH0_SITE_DQ3_CK_RX1_STATUS_IN          \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CK_RX1_STATUS_ADDR, HWIO_CH0_SITE_DQ3_CK_RX1_STATUS_RMSK)
#define HWIO_CH0_SITE_DQ3_CK_RX1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH0_SITE_DQ3_CK_RX1_STATUS_ADDR, m)
#define HWIO_CH0_SITE_DQ3_CK_RX1_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH0_SITE_DQ3_CK_RX1_STATUS_STATUS_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: CH1_SITE_CA_SITE
 *--------------------------------------------------------------------------*/

#define CH1_SITE_CA_SITE_REG_BASE                                              (EBI1_PHY_CFG_BASE      + 0x00007800)

#define HWIO_CH1_SITE_CA_HW_VERSION_ADDR                                       (CH1_SITE_CA_SITE_REG_BASE      + 0x00000000)
#define HWIO_CH1_SITE_CA_HW_VERSION_RMSK                                       0xffffffff
#define HWIO_CH1_SITE_CA_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_HW_VERSION_ADDR, HWIO_CH1_SITE_CA_HW_VERSION_RMSK)
#define HWIO_CH1_SITE_CA_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_HW_VERSION_ADDR, m)
#define HWIO_CH1_SITE_CA_HW_VERSION_MAJOR_BMSK                                 0xf0000000
#define HWIO_CH1_SITE_CA_HW_VERSION_MAJOR_SHFT                                       0x1c
#define HWIO_CH1_SITE_CA_HW_VERSION_MINOR_BMSK                                  0xfff0000
#define HWIO_CH1_SITE_CA_HW_VERSION_MINOR_SHFT                                       0x10
#define HWIO_CH1_SITE_CA_HW_VERSION_STEP_BMSK                                      0xffff
#define HWIO_CH1_SITE_CA_HW_VERSION_STEP_SHFT                                         0x0

#define HWIO_CH1_SITE_CA_CORE_INFO_ADDR                                        (CH1_SITE_CA_SITE_REG_BASE      + 0x00000004)
#define HWIO_CH1_SITE_CA_CORE_INFO_RMSK                                              0xff
#define HWIO_CH1_SITE_CA_CORE_INFO_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_CORE_INFO_ADDR, HWIO_CH1_SITE_CA_CORE_INFO_RMSK)
#define HWIO_CH1_SITE_CA_CORE_INFO_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_CORE_INFO_ADDR, m)
#define HWIO_CH1_SITE_CA_CORE_INFO_CONFIGURATION_BMSK                                0xff
#define HWIO_CH1_SITE_CA_CORE_INFO_CONFIGURATION_SHFT                                 0x0

#define HWIO_CH1_SITE_CA_HW_INFO_ADDR                                          (CH1_SITE_CA_SITE_REG_BASE      + 0x00000008)
#define HWIO_CH1_SITE_CA_HW_INFO_RMSK                                          0xffffffff
#define HWIO_CH1_SITE_CA_HW_INFO_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_HW_INFO_ADDR, HWIO_CH1_SITE_CA_HW_INFO_RMSK)
#define HWIO_CH1_SITE_CA_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_HW_INFO_ADDR, m)
#define HWIO_CH1_SITE_CA_HW_INFO_MAJOR_BMSK                                    0xff000000
#define HWIO_CH1_SITE_CA_HW_INFO_MAJOR_SHFT                                          0x18
#define HWIO_CH1_SITE_CA_HW_INFO_BRANCH_BMSK                                     0xff0000
#define HWIO_CH1_SITE_CA_HW_INFO_BRANCH_SHFT                                         0x10
#define HWIO_CH1_SITE_CA_HW_INFO_MINOR_BMSK                                        0xff00
#define HWIO_CH1_SITE_CA_HW_INFO_MINOR_SHFT                                           0x8
#define HWIO_CH1_SITE_CA_HW_INFO_ECO_BMSK                                            0xff
#define HWIO_CH1_SITE_CA_HW_INFO_ECO_SHFT                                             0x0

#define HWIO_CH1_SITE_CA_DDR_CLK_CTRL_ADDR                                     (CH1_SITE_CA_SITE_REG_BASE      + 0x00000020)
#define HWIO_CH1_SITE_CA_DDR_CLK_CTRL_RMSK                                            0xf
#define HWIO_CH1_SITE_CA_DDR_CLK_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_DDR_CLK_CTRL_ADDR, HWIO_CH1_SITE_CA_DDR_CLK_CTRL_RMSK)
#define HWIO_CH1_SITE_CA_DDR_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_DDR_CLK_CTRL_ADDR, m)
#define HWIO_CH1_SITE_CA_DDR_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_DDR_CLK_CTRL_ADDR,v)
#define HWIO_CH1_SITE_CA_DDR_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_DDR_CLK_CTRL_ADDR,m,v,HWIO_CH1_SITE_CA_DDR_CLK_CTRL_IN)
#define HWIO_CH1_SITE_CA_DDR_CLK_CTRL_RFU_3_1_BMSK                                    0xe
#define HWIO_CH1_SITE_CA_DDR_CLK_CTRL_RFU_3_1_SHFT                                    0x1
#define HWIO_CH1_SITE_CA_DDR_CLK_CTRL_MODE_2X_EN_BMSK                                 0x1
#define HWIO_CH1_SITE_CA_DDR_CLK_CTRL_MODE_2X_EN_SHFT                                 0x0

#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_ADDR                              (CH1_SITE_CA_SITE_REG_BASE      + 0x00000024)
#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_RMSK                                     0xf
#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_ADDR, HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_RMSK)
#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_ADDR, m)
#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_ADDR,v)
#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_ADDR,m,v,HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_IN)
#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_RFU_3_2_BMSK                             0xc
#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_RFU_3_2_SHFT                             0x2
#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_BMSK                       0x2
#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_SHFT                       0x1
#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_BMSK                        0x1
#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_SHFT                        0x0

#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_STATUS_ADDR                            (CH1_SITE_CA_SITE_REG_BASE      + 0x00000028)
#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_STATUS_RMSK                                   0x1
#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_STATUS_ADDR, HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_STATUS_RMSK)
#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_STATUS_ADDR, m)
#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_BMSK                 0x1
#define HWIO_CH1_SITE_CA_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_SHFT                 0x0

#define HWIO_CH1_SITE_CA_JCPLL_CTRL_ADDR                                       (CH1_SITE_CA_SITE_REG_BASE      + 0x0000002c)
#define HWIO_CH1_SITE_CA_JCPLL_CTRL_RMSK                                           0x3fff
#define HWIO_CH1_SITE_CA_JCPLL_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL_CTRL_ADDR, HWIO_CH1_SITE_CA_JCPLL_CTRL_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL_CTRL_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_JCPLL_CTRL_ADDR,v)
#define HWIO_CH1_SITE_CA_JCPLL_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_JCPLL_CTRL_ADDR,m,v,HWIO_CH1_SITE_CA_JCPLL_CTRL_IN)
#define HWIO_CH1_SITE_CA_JCPLL_CTRL_SW_CTRL_EN_BMSK                                0x2000
#define HWIO_CH1_SITE_CA_JCPLL_CTRL_SW_CTRL_EN_SHFT                                   0xd
#define HWIO_CH1_SITE_CA_JCPLL_CTRL_SELECT_BMSK                                    0x1000
#define HWIO_CH1_SITE_CA_JCPLL_CTRL_SELECT_SHFT                                       0xc
#define HWIO_CH1_SITE_CA_JCPLL_CTRL_BIAS_COUNT_BMSK                                 0xfc0
#define HWIO_CH1_SITE_CA_JCPLL_CTRL_BIAS_COUNT_SHFT                                   0x6
#define HWIO_CH1_SITE_CA_JCPLL_CTRL_LOCK_COUNT_BMSK                                  0x3f
#define HWIO_CH1_SITE_CA_JCPLL_CTRL_LOCK_COUNT_SHFT                                   0x0

#define HWIO_CH1_SITE_CA_JCPLL_STATUS_ADDR                                     (CH1_SITE_CA_SITE_REG_BASE      + 0x00000030)
#define HWIO_CH1_SITE_CA_JCPLL_STATUS_RMSK                                           0x31
#define HWIO_CH1_SITE_CA_JCPLL_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL_STATUS_ADDR, HWIO_CH1_SITE_CA_JCPLL_STATUS_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL_STATUS_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL_STATUS_BIAS_COUNT_EXPIRE_BMSK                         0x20
#define HWIO_CH1_SITE_CA_JCPLL_STATUS_BIAS_COUNT_EXPIRE_SHFT                          0x5
#define HWIO_CH1_SITE_CA_JCPLL_STATUS_LOCK_COUNT_EXPIRE_BMSK                         0x10
#define HWIO_CH1_SITE_CA_JCPLL_STATUS_LOCK_COUNT_EXPIRE_SHFT                          0x4
#define HWIO_CH1_SITE_CA_JCPLL_STATUS_ACTIVE_JCPLL_BMSK                               0x1
#define HWIO_CH1_SITE_CA_JCPLL_STATUS_ACTIVE_JCPLL_SHFT                               0x0

#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q4_ADDR                                    (CH1_SITE_CA_SITE_REG_BASE      + 0x00000040)
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q4_RMSK                                        0xffff
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q4_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_CALIB_CNTR_Q4_ADDR, HWIO_CH1_SITE_CA_CALIB_CNTR_Q4_RMSK)
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q4_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_CALIB_CNTR_Q4_ADDR, m)
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q4_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q4_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q3_ADDR                                    (CH1_SITE_CA_SITE_REG_BASE      + 0x00000044)
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q3_RMSK                                        0xffff
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q3_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_CALIB_CNTR_Q3_ADDR, HWIO_CH1_SITE_CA_CALIB_CNTR_Q3_RMSK)
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q3_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_CALIB_CNTR_Q3_ADDR, m)
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q3_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q3_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q2_ADDR                                    (CH1_SITE_CA_SITE_REG_BASE      + 0x00000048)
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q2_RMSK                                        0xffff
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q2_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_CALIB_CNTR_Q2_ADDR, HWIO_CH1_SITE_CA_CALIB_CNTR_Q2_RMSK)
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q2_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_CALIB_CNTR_Q2_ADDR, m)
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q2_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q2_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q1_ADDR                                    (CH1_SITE_CA_SITE_REG_BASE      + 0x0000004c)
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q1_RMSK                                        0xffff
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q1_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_CALIB_CNTR_Q1_ADDR, HWIO_CH1_SITE_CA_CALIB_CNTR_Q1_RMSK)
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q1_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_CALIB_CNTR_Q1_ADDR, m)
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q1_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_CA_CALIB_CNTR_Q1_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_CA_CALIB_CTRL_ADDR                                       (CH1_SITE_CA_SITE_REG_BASE      + 0x00000050)
#define HWIO_CH1_SITE_CA_CALIB_CTRL_RMSK                                             0x1f
#define HWIO_CH1_SITE_CA_CALIB_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_CALIB_CTRL_ADDR, HWIO_CH1_SITE_CA_CALIB_CTRL_RMSK)
#define HWIO_CH1_SITE_CA_CALIB_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_CALIB_CTRL_ADDR, m)
#define HWIO_CH1_SITE_CA_CALIB_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_CALIB_CTRL_ADDR,v)
#define HWIO_CH1_SITE_CA_CALIB_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_CALIB_CTRL_ADDR,m,v,HWIO_CH1_SITE_CA_CALIB_CTRL_IN)
#define HWIO_CH1_SITE_CA_CALIB_CTRL_COUNT_RESET_BMSK                                 0x10
#define HWIO_CH1_SITE_CA_CALIB_CTRL_COUNT_RESET_SHFT                                  0x4
#define HWIO_CH1_SITE_CA_CALIB_CTRL_RFU_3_1_BMSK                                      0xe
#define HWIO_CH1_SITE_CA_CALIB_CTRL_RFU_3_1_SHFT                                      0x1
#define HWIO_CH1_SITE_CA_CALIB_CTRL_COUNT_ENABLE_BMSK                                 0x1
#define HWIO_CH1_SITE_CA_CALIB_CTRL_COUNT_ENABLE_SHFT                                 0x0

#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_ADDR                                     (CH1_SITE_CA_SITE_REG_BASE      + 0x00000060)
#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_RMSK                                         0x311f
#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_ALIGN_CONFIG_ADDR, HWIO_CH1_SITE_CA_ALIGN_CONFIG_RMSK)
#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_ALIGN_CONFIG_ADDR, m)
#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_ALIGN_CONFIG_ADDR,v)
#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_ALIGN_CONFIG_ADDR,m,v,HWIO_CH1_SITE_CA_ALIGN_CONFIG_IN)
#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_SW_OVERRIDE_BMSK                             0x2000
#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_SW_OVERRIDE_SHFT                                0xd
#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_QUADRANT_OVERRIDE_BMSK                       0x1000
#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_QUADRANT_OVERRIDE_SHFT                          0xc
#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_PUSH_BMSK                                     0x100
#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_PUSH_SHFT                                       0x8
#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_PULL_BMSK                                      0x10
#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_PULL_SHFT                                       0x4
#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_RFU_3_2_BMSK                                    0xc
#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_RFU_3_2_SHFT                                    0x2
#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_QUADRANT_BMSK                                   0x3
#define HWIO_CH1_SITE_CA_ALIGN_CONFIG_QUADRANT_SHFT                                   0x0

#define HWIO_CH1_SITE_CA_DEBUG_SELECT_ADDR                                     (CH1_SITE_CA_SITE_REG_BASE      + 0x00000080)
#define HWIO_CH1_SITE_CA_DEBUG_SELECT_RMSK                                           0xff
#define HWIO_CH1_SITE_CA_DEBUG_SELECT_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_DEBUG_SELECT_ADDR, HWIO_CH1_SITE_CA_DEBUG_SELECT_RMSK)
#define HWIO_CH1_SITE_CA_DEBUG_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_DEBUG_SELECT_ADDR, m)
#define HWIO_CH1_SITE_CA_DEBUG_SELECT_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_DEBUG_SELECT_ADDR,v)
#define HWIO_CH1_SITE_CA_DEBUG_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_DEBUG_SELECT_ADDR,m,v,HWIO_CH1_SITE_CA_DEBUG_SELECT_IN)
#define HWIO_CH1_SITE_CA_DEBUG_SELECT_SELECT_BMSK                                    0xff
#define HWIO_CH1_SITE_CA_DEBUG_SELECT_SELECT_SHFT                                     0x0

#define HWIO_CH1_SITE_CA_TEST_CLOCK_SELECT_ADDR                                (CH1_SITE_CA_SITE_REG_BASE      + 0x00000084)
#define HWIO_CH1_SITE_CA_TEST_CLOCK_SELECT_RMSK                                       0x3
#define HWIO_CH1_SITE_CA_TEST_CLOCK_SELECT_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_TEST_CLOCK_SELECT_ADDR, HWIO_CH1_SITE_CA_TEST_CLOCK_SELECT_RMSK)
#define HWIO_CH1_SITE_CA_TEST_CLOCK_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_TEST_CLOCK_SELECT_ADDR, m)
#define HWIO_CH1_SITE_CA_TEST_CLOCK_SELECT_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_TEST_CLOCK_SELECT_ADDR,v)
#define HWIO_CH1_SITE_CA_TEST_CLOCK_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_TEST_CLOCK_SELECT_ADDR,m,v,HWIO_CH1_SITE_CA_TEST_CLOCK_SELECT_IN)
#define HWIO_CH1_SITE_CA_TEST_CLOCK_SELECT_SELECT_BMSK                                0x3
#define HWIO_CH1_SITE_CA_TEST_CLOCK_SELECT_SELECT_SHFT                                0x0

#define HWIO_CH1_SITE_CA_CGC_CTRL_ADDR                                         (CH1_SITE_CA_SITE_REG_BASE      + 0x00000088)
#define HWIO_CH1_SITE_CA_CGC_CTRL_RMSK                                                0x7
#define HWIO_CH1_SITE_CA_CGC_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_CGC_CTRL_ADDR, HWIO_CH1_SITE_CA_CGC_CTRL_RMSK)
#define HWIO_CH1_SITE_CA_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_CGC_CTRL_ADDR, m)
#define HWIO_CH1_SITE_CA_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_CGC_CTRL_ADDR,v)
#define HWIO_CH1_SITE_CA_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_CGC_CTRL_ADDR,m,v,HWIO_CH1_SITE_CA_CGC_CTRL_IN)
#define HWIO_CH1_SITE_CA_CGC_CTRL_DP_CLK_EN_BMSK                                      0x4
#define HWIO_CH1_SITE_CA_CGC_CTRL_DP_CLK_EN_SHFT                                      0x2
#define HWIO_CH1_SITE_CA_CGC_CTRL_DDR_CLK_EN_BMSK                                     0x2
#define HWIO_CH1_SITE_CA_CGC_CTRL_DDR_CLK_EN_SHFT                                     0x1
#define HWIO_CH1_SITE_CA_CGC_CTRL_CFG_CLK_EN_BMSK                                     0x1
#define HWIO_CH1_SITE_CA_CGC_CTRL_CFG_CLK_EN_SHFT                                     0x0

#define HWIO_CH1_SITE_CA_JCPLL0_MODE_ADDR                                      (CH1_SITE_CA_SITE_REG_BASE      + 0x00000100)
#define HWIO_CH1_SITE_CA_JCPLL0_MODE_RMSK                                             0xf
#define HWIO_CH1_SITE_CA_JCPLL0_MODE_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL0_MODE_ADDR, HWIO_CH1_SITE_CA_JCPLL0_MODE_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL0_MODE_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL0_MODE_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_JCPLL0_MODE_ADDR,v)
#define HWIO_CH1_SITE_CA_JCPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_JCPLL0_MODE_ADDR,m,v,HWIO_CH1_SITE_CA_JCPLL0_MODE_IN)
#define HWIO_CH1_SITE_CA_JCPLL0_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH1_SITE_CA_JCPLL0_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH1_SITE_CA_JCPLL0_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH1_SITE_CA_JCPLL0_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH1_SITE_CA_JCPLL0_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH1_SITE_CA_JCPLL0_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH1_SITE_CA_JCPLL0_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH1_SITE_CA_JCPLL0_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH1_SITE_CA_JCPLL0_L_VAL_ADDR                                     (CH1_SITE_CA_SITE_REG_BASE      + 0x00000104)
#define HWIO_CH1_SITE_CA_JCPLL0_L_VAL_RMSK                                           0xff
#define HWIO_CH1_SITE_CA_JCPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL0_L_VAL_ADDR, HWIO_CH1_SITE_CA_JCPLL0_L_VAL_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL0_L_VAL_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_JCPLL0_L_VAL_ADDR,v)
#define HWIO_CH1_SITE_CA_JCPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_JCPLL0_L_VAL_ADDR,m,v,HWIO_CH1_SITE_CA_JCPLL0_L_VAL_IN)
#define HWIO_CH1_SITE_CA_JCPLL0_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH1_SITE_CA_JCPLL0_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH1_SITE_CA_JCPLL0_M_VAL_ADDR                                     (CH1_SITE_CA_SITE_REG_BASE      + 0x00000108)
#define HWIO_CH1_SITE_CA_JCPLL0_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_CA_JCPLL0_M_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL0_M_VAL_ADDR, HWIO_CH1_SITE_CA_JCPLL0_M_VAL_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL0_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL0_M_VAL_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL0_M_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_JCPLL0_M_VAL_ADDR,v)
#define HWIO_CH1_SITE_CA_JCPLL0_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_JCPLL0_M_VAL_ADDR,m,v,HWIO_CH1_SITE_CA_JCPLL0_M_VAL_IN)
#define HWIO_CH1_SITE_CA_JCPLL0_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_CA_JCPLL0_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH1_SITE_CA_JCPLL0_N_VAL_ADDR                                     (CH1_SITE_CA_SITE_REG_BASE      + 0x0000010c)
#define HWIO_CH1_SITE_CA_JCPLL0_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_CA_JCPLL0_N_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL0_N_VAL_ADDR, HWIO_CH1_SITE_CA_JCPLL0_N_VAL_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL0_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL0_N_VAL_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL0_N_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_JCPLL0_N_VAL_ADDR,v)
#define HWIO_CH1_SITE_CA_JCPLL0_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_JCPLL0_N_VAL_ADDR,m,v,HWIO_CH1_SITE_CA_JCPLL0_N_VAL_IN)
#define HWIO_CH1_SITE_CA_JCPLL0_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_CA_JCPLL0_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_ADDR                                 (CH1_SITE_CA_SITE_REG_BASE      + 0x00000110)
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_ADDR, HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_IN)
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH1_SITE_CA_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_ADDR                               (CH1_SITE_CA_SITE_REG_BASE      + 0x00000114)
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH1_SITE_CA_JCPLL0_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_ADDR                                 (CH1_SITE_CA_SITE_REG_BASE      + 0x00000118)
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_ADDR, HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_IN)
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH1_SITE_CA_JCPLL0_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH1_SITE_CA_JCPLL0_STATUS_ADDR                                    (CH1_SITE_CA_SITE_REG_BASE      + 0x0000011c)
#define HWIO_CH1_SITE_CA_JCPLL0_STATUS_RMSK                                       0x1ffff
#define HWIO_CH1_SITE_CA_JCPLL0_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL0_STATUS_ADDR, HWIO_CH1_SITE_CA_JCPLL0_STATUS_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL0_STATUS_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL0_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH1_SITE_CA_JCPLL0_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH1_SITE_CA_JCPLL0_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH1_SITE_CA_JCPLL0_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH1_SITE_CA_JCPLL1_MODE_ADDR                                      (CH1_SITE_CA_SITE_REG_BASE      + 0x00000140)
#define HWIO_CH1_SITE_CA_JCPLL1_MODE_RMSK                                             0xf
#define HWIO_CH1_SITE_CA_JCPLL1_MODE_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL1_MODE_ADDR, HWIO_CH1_SITE_CA_JCPLL1_MODE_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL1_MODE_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL1_MODE_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_JCPLL1_MODE_ADDR,v)
#define HWIO_CH1_SITE_CA_JCPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_JCPLL1_MODE_ADDR,m,v,HWIO_CH1_SITE_CA_JCPLL1_MODE_IN)
#define HWIO_CH1_SITE_CA_JCPLL1_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH1_SITE_CA_JCPLL1_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH1_SITE_CA_JCPLL1_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH1_SITE_CA_JCPLL1_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH1_SITE_CA_JCPLL1_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH1_SITE_CA_JCPLL1_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH1_SITE_CA_JCPLL1_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH1_SITE_CA_JCPLL1_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH1_SITE_CA_JCPLL1_L_VAL_ADDR                                     (CH1_SITE_CA_SITE_REG_BASE      + 0x00000144)
#define HWIO_CH1_SITE_CA_JCPLL1_L_VAL_RMSK                                           0xff
#define HWIO_CH1_SITE_CA_JCPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL1_L_VAL_ADDR, HWIO_CH1_SITE_CA_JCPLL1_L_VAL_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL1_L_VAL_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_JCPLL1_L_VAL_ADDR,v)
#define HWIO_CH1_SITE_CA_JCPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_JCPLL1_L_VAL_ADDR,m,v,HWIO_CH1_SITE_CA_JCPLL1_L_VAL_IN)
#define HWIO_CH1_SITE_CA_JCPLL1_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH1_SITE_CA_JCPLL1_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH1_SITE_CA_JCPLL1_M_VAL_ADDR                                     (CH1_SITE_CA_SITE_REG_BASE      + 0x00000148)
#define HWIO_CH1_SITE_CA_JCPLL1_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_CA_JCPLL1_M_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL1_M_VAL_ADDR, HWIO_CH1_SITE_CA_JCPLL1_M_VAL_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL1_M_VAL_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_JCPLL1_M_VAL_ADDR,v)
#define HWIO_CH1_SITE_CA_JCPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_JCPLL1_M_VAL_ADDR,m,v,HWIO_CH1_SITE_CA_JCPLL1_M_VAL_IN)
#define HWIO_CH1_SITE_CA_JCPLL1_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_CA_JCPLL1_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH1_SITE_CA_JCPLL1_N_VAL_ADDR                                     (CH1_SITE_CA_SITE_REG_BASE      + 0x0000014c)
#define HWIO_CH1_SITE_CA_JCPLL1_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_CA_JCPLL1_N_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL1_N_VAL_ADDR, HWIO_CH1_SITE_CA_JCPLL1_N_VAL_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL1_N_VAL_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_JCPLL1_N_VAL_ADDR,v)
#define HWIO_CH1_SITE_CA_JCPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_JCPLL1_N_VAL_ADDR,m,v,HWIO_CH1_SITE_CA_JCPLL1_N_VAL_IN)
#define HWIO_CH1_SITE_CA_JCPLL1_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_CA_JCPLL1_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_ADDR                                 (CH1_SITE_CA_SITE_REG_BASE      + 0x00000150)
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_ADDR, HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_IN)
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH1_SITE_CA_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_ADDR                               (CH1_SITE_CA_SITE_REG_BASE      + 0x00000154)
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH1_SITE_CA_JCPLL1_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_ADDR                                 (CH1_SITE_CA_SITE_REG_BASE      + 0x00000158)
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_ADDR, HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_IN)
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH1_SITE_CA_JCPLL1_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH1_SITE_CA_JCPLL1_STATUS_ADDR                                    (CH1_SITE_CA_SITE_REG_BASE      + 0x0000015c)
#define HWIO_CH1_SITE_CA_JCPLL1_STATUS_RMSK                                       0x1ffff
#define HWIO_CH1_SITE_CA_JCPLL1_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL1_STATUS_ADDR, HWIO_CH1_SITE_CA_JCPLL1_STATUS_RMSK)
#define HWIO_CH1_SITE_CA_JCPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_JCPLL1_STATUS_ADDR, m)
#define HWIO_CH1_SITE_CA_JCPLL1_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH1_SITE_CA_JCPLL1_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH1_SITE_CA_JCPLL1_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH1_SITE_CA_JCPLL1_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_ADDR                               (CH1_SITE_CA_SITE_REG_BASE      + 0x00000180)
#define HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH1_SITE_CA_CK_RX0_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_ADDR                                 (CH1_SITE_CA_SITE_REG_BASE      + 0x00000184)
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_ADDR, HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_IN)
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH1_SITE_CA_CK_RX0_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH1_SITE_CA_CK_RX0_TEST_CTRL_ADDR                                 (CH1_SITE_CA_SITE_REG_BASE      + 0x00000188)
#define HWIO_CH1_SITE_CA_CK_RX0_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH1_SITE_CA_CK_RX0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_CK_RX0_TEST_CTRL_ADDR, HWIO_CH1_SITE_CA_CK_RX0_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_CA_CK_RX0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_CK_RX0_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_CA_CK_RX0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_CK_RX0_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_CA_CK_RX0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_CK_RX0_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_CA_CK_RX0_TEST_CTRL_IN)
#define HWIO_CH1_SITE_CA_CK_RX0_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH1_SITE_CA_CK_RX0_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH1_SITE_CA_CK_RX0_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH1_SITE_CA_CK_RX0_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH1_SITE_CA_CK_RX0_STATUS_ADDR                                    (CH1_SITE_CA_SITE_REG_BASE      + 0x0000018c)
#define HWIO_CH1_SITE_CA_CK_RX0_STATUS_RMSK                                          0xff
#define HWIO_CH1_SITE_CA_CK_RX0_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_CK_RX0_STATUS_ADDR, HWIO_CH1_SITE_CA_CK_RX0_STATUS_RMSK)
#define HWIO_CH1_SITE_CA_CK_RX0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_CK_RX0_STATUS_ADDR, m)
#define HWIO_CH1_SITE_CA_CK_RX0_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH1_SITE_CA_CK_RX0_STATUS_STATUS_SHFT                                    0x0

#define HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_ADDR                               (CH1_SITE_CA_SITE_REG_BASE      + 0x000001c0)
#define HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH1_SITE_CA_CK_RX1_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_ADDR                                 (CH1_SITE_CA_SITE_REG_BASE      + 0x000001c4)
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_ADDR, HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_IN)
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH1_SITE_CA_CK_RX1_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH1_SITE_CA_CK_RX1_TEST_CTRL_ADDR                                 (CH1_SITE_CA_SITE_REG_BASE      + 0x000001c8)
#define HWIO_CH1_SITE_CA_CK_RX1_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH1_SITE_CA_CK_RX1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_CK_RX1_TEST_CTRL_ADDR, HWIO_CH1_SITE_CA_CK_RX1_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_CA_CK_RX1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_CK_RX1_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_CA_CK_RX1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_CA_CK_RX1_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_CA_CK_RX1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_CA_CK_RX1_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_CA_CK_RX1_TEST_CTRL_IN)
#define HWIO_CH1_SITE_CA_CK_RX1_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH1_SITE_CA_CK_RX1_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH1_SITE_CA_CK_RX1_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH1_SITE_CA_CK_RX1_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH1_SITE_CA_CK_RX1_STATUS_ADDR                                    (CH1_SITE_CA_SITE_REG_BASE      + 0x000001cc)
#define HWIO_CH1_SITE_CA_CK_RX1_STATUS_RMSK                                          0xff
#define HWIO_CH1_SITE_CA_CK_RX1_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_CA_CK_RX1_STATUS_ADDR, HWIO_CH1_SITE_CA_CK_RX1_STATUS_RMSK)
#define HWIO_CH1_SITE_CA_CK_RX1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_CA_CK_RX1_STATUS_ADDR, m)
#define HWIO_CH1_SITE_CA_CK_RX1_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH1_SITE_CA_CK_RX1_STATUS_STATUS_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: CH1_SITE_DQ0_SITE
 *--------------------------------------------------------------------------*/

#define CH1_SITE_DQ0_SITE_REG_BASE                                              (EBI1_PHY_CFG_BASE      + 0x00008000)

#define HWIO_CH1_SITE_DQ0_HW_VERSION_ADDR                                       (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000000)
#define HWIO_CH1_SITE_DQ0_HW_VERSION_RMSK                                       0xffffffff
#define HWIO_CH1_SITE_DQ0_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_HW_VERSION_ADDR, HWIO_CH1_SITE_DQ0_HW_VERSION_RMSK)
#define HWIO_CH1_SITE_DQ0_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_HW_VERSION_ADDR, m)
#define HWIO_CH1_SITE_DQ0_HW_VERSION_MAJOR_BMSK                                 0xf0000000
#define HWIO_CH1_SITE_DQ0_HW_VERSION_MAJOR_SHFT                                       0x1c
#define HWIO_CH1_SITE_DQ0_HW_VERSION_MINOR_BMSK                                  0xfff0000
#define HWIO_CH1_SITE_DQ0_HW_VERSION_MINOR_SHFT                                       0x10
#define HWIO_CH1_SITE_DQ0_HW_VERSION_STEP_BMSK                                      0xffff
#define HWIO_CH1_SITE_DQ0_HW_VERSION_STEP_SHFT                                         0x0

#define HWIO_CH1_SITE_DQ0_CORE_INFO_ADDR                                        (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000004)
#define HWIO_CH1_SITE_DQ0_CORE_INFO_RMSK                                              0xff
#define HWIO_CH1_SITE_DQ0_CORE_INFO_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CORE_INFO_ADDR, HWIO_CH1_SITE_DQ0_CORE_INFO_RMSK)
#define HWIO_CH1_SITE_DQ0_CORE_INFO_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CORE_INFO_ADDR, m)
#define HWIO_CH1_SITE_DQ0_CORE_INFO_CONFIGURATION_BMSK                                0xff
#define HWIO_CH1_SITE_DQ0_CORE_INFO_CONFIGURATION_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ0_HW_INFO_ADDR                                          (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000008)
#define HWIO_CH1_SITE_DQ0_HW_INFO_RMSK                                          0xffffffff
#define HWIO_CH1_SITE_DQ0_HW_INFO_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_HW_INFO_ADDR, HWIO_CH1_SITE_DQ0_HW_INFO_RMSK)
#define HWIO_CH1_SITE_DQ0_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_HW_INFO_ADDR, m)
#define HWIO_CH1_SITE_DQ0_HW_INFO_MAJOR_BMSK                                    0xff000000
#define HWIO_CH1_SITE_DQ0_HW_INFO_MAJOR_SHFT                                          0x18
#define HWIO_CH1_SITE_DQ0_HW_INFO_BRANCH_BMSK                                     0xff0000
#define HWIO_CH1_SITE_DQ0_HW_INFO_BRANCH_SHFT                                         0x10
#define HWIO_CH1_SITE_DQ0_HW_INFO_MINOR_BMSK                                        0xff00
#define HWIO_CH1_SITE_DQ0_HW_INFO_MINOR_SHFT                                           0x8
#define HWIO_CH1_SITE_DQ0_HW_INFO_ECO_BMSK                                            0xff
#define HWIO_CH1_SITE_DQ0_HW_INFO_ECO_SHFT                                             0x0

#define HWIO_CH1_SITE_DQ0_DDR_CLK_CTRL_ADDR                                     (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000020)
#define HWIO_CH1_SITE_DQ0_DDR_CLK_CTRL_RMSK                                            0xf
#define HWIO_CH1_SITE_DQ0_DDR_CLK_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_DDR_CLK_CTRL_ADDR, HWIO_CH1_SITE_DQ0_DDR_CLK_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ0_DDR_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_DDR_CLK_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_DDR_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_DDR_CLK_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_DDR_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_DDR_CLK_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ0_DDR_CLK_CTRL_IN)
#define HWIO_CH1_SITE_DQ0_DDR_CLK_CTRL_RFU_3_1_BMSK                                    0xe
#define HWIO_CH1_SITE_DQ0_DDR_CLK_CTRL_RFU_3_1_SHFT                                    0x1
#define HWIO_CH1_SITE_DQ0_DDR_CLK_CTRL_MODE_2X_EN_BMSK                                 0x1
#define HWIO_CH1_SITE_DQ0_DDR_CLK_CTRL_MODE_2X_EN_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_ADDR                              (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000024)
#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_RMSK                                     0xf
#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_ADDR, HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_IN)
#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_RFU_3_2_BMSK                             0xc
#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_RFU_3_2_SHFT                             0x2
#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_BMSK                       0x2
#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_SHFT                       0x1
#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_BMSK                        0x1
#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_SHFT                        0x0

#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_STATUS_ADDR                            (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000028)
#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_STATUS_RMSK                                   0x1
#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_STATUS_ADDR, HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_BMSK                 0x1
#define HWIO_CH1_SITE_DQ0_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_SHFT                 0x0

#define HWIO_CH1_SITE_DQ0_JCPLL_CTRL_ADDR                                       (CH1_SITE_DQ0_SITE_REG_BASE      + 0x0000002c)
#define HWIO_CH1_SITE_DQ0_JCPLL_CTRL_RMSK                                           0x3fff
#define HWIO_CH1_SITE_DQ0_JCPLL_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL_CTRL_ADDR, HWIO_CH1_SITE_DQ0_JCPLL_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_JCPLL_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_JCPLL_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_JCPLL_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ0_JCPLL_CTRL_IN)
#define HWIO_CH1_SITE_DQ0_JCPLL_CTRL_SW_CTRL_EN_BMSK                                0x2000
#define HWIO_CH1_SITE_DQ0_JCPLL_CTRL_SW_CTRL_EN_SHFT                                   0xd
#define HWIO_CH1_SITE_DQ0_JCPLL_CTRL_SELECT_BMSK                                    0x1000
#define HWIO_CH1_SITE_DQ0_JCPLL_CTRL_SELECT_SHFT                                       0xc
#define HWIO_CH1_SITE_DQ0_JCPLL_CTRL_BIAS_COUNT_BMSK                                 0xfc0
#define HWIO_CH1_SITE_DQ0_JCPLL_CTRL_BIAS_COUNT_SHFT                                   0x6
#define HWIO_CH1_SITE_DQ0_JCPLL_CTRL_LOCK_COUNT_BMSK                                  0x3f
#define HWIO_CH1_SITE_DQ0_JCPLL_CTRL_LOCK_COUNT_SHFT                                   0x0

#define HWIO_CH1_SITE_DQ0_JCPLL_STATUS_ADDR                                     (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000030)
#define HWIO_CH1_SITE_DQ0_JCPLL_STATUS_RMSK                                           0x31
#define HWIO_CH1_SITE_DQ0_JCPLL_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL_STATUS_ADDR, HWIO_CH1_SITE_DQ0_JCPLL_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL_STATUS_BIAS_COUNT_EXPIRE_BMSK                         0x20
#define HWIO_CH1_SITE_DQ0_JCPLL_STATUS_BIAS_COUNT_EXPIRE_SHFT                          0x5
#define HWIO_CH1_SITE_DQ0_JCPLL_STATUS_LOCK_COUNT_EXPIRE_BMSK                         0x10
#define HWIO_CH1_SITE_DQ0_JCPLL_STATUS_LOCK_COUNT_EXPIRE_SHFT                          0x4
#define HWIO_CH1_SITE_DQ0_JCPLL_STATUS_ACTIVE_JCPLL_BMSK                               0x1
#define HWIO_CH1_SITE_DQ0_JCPLL_STATUS_ACTIVE_JCPLL_SHFT                               0x0

#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q4_ADDR                                    (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000040)
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q4_RMSK                                        0xffff
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q4_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q4_ADDR, HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q4_RMSK)
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q4_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q4_ADDR, m)
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q4_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q4_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q3_ADDR                                    (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000044)
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q3_RMSK                                        0xffff
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q3_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q3_ADDR, HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q3_RMSK)
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q3_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q3_ADDR, m)
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q3_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q3_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q2_ADDR                                    (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000048)
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q2_RMSK                                        0xffff
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q2_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q2_ADDR, HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q2_RMSK)
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q2_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q2_ADDR, m)
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q2_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q2_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q1_ADDR                                    (CH1_SITE_DQ0_SITE_REG_BASE      + 0x0000004c)
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q1_RMSK                                        0xffff
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q1_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q1_ADDR, HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q1_RMSK)
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q1_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q1_ADDR, m)
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q1_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ0_CALIB_CNTR_Q1_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ0_CALIB_CTRL_ADDR                                       (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000050)
#define HWIO_CH1_SITE_DQ0_CALIB_CTRL_RMSK                                             0x1f
#define HWIO_CH1_SITE_DQ0_CALIB_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CALIB_CTRL_ADDR, HWIO_CH1_SITE_DQ0_CALIB_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ0_CALIB_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CALIB_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_CALIB_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_CALIB_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_CALIB_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_CALIB_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ0_CALIB_CTRL_IN)
#define HWIO_CH1_SITE_DQ0_CALIB_CTRL_COUNT_RESET_BMSK                                 0x10
#define HWIO_CH1_SITE_DQ0_CALIB_CTRL_COUNT_RESET_SHFT                                  0x4
#define HWIO_CH1_SITE_DQ0_CALIB_CTRL_RFU_3_1_BMSK                                      0xe
#define HWIO_CH1_SITE_DQ0_CALIB_CTRL_RFU_3_1_SHFT                                      0x1
#define HWIO_CH1_SITE_DQ0_CALIB_CTRL_COUNT_ENABLE_BMSK                                 0x1
#define HWIO_CH1_SITE_DQ0_CALIB_CTRL_COUNT_ENABLE_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_ADDR                                     (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000060)
#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_RMSK                                         0x311f
#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_ADDR, HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_RMSK)
#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_ADDR, m)
#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_ADDR,v)
#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_ADDR,m,v,HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_IN)
#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_SW_OVERRIDE_BMSK                             0x2000
#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_SW_OVERRIDE_SHFT                                0xd
#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_QUADRANT_OVERRIDE_BMSK                       0x1000
#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_QUADRANT_OVERRIDE_SHFT                          0xc
#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_PUSH_BMSK                                     0x100
#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_PUSH_SHFT                                       0x8
#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_PULL_BMSK                                      0x10
#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_PULL_SHFT                                       0x4
#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_RFU_3_2_BMSK                                    0xc
#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_RFU_3_2_SHFT                                    0x2
#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_QUADRANT_BMSK                                   0x3
#define HWIO_CH1_SITE_DQ0_ALIGN_CONFIG_QUADRANT_SHFT                                   0x0

#define HWIO_CH1_SITE_DQ0_DEBUG_SELECT_ADDR                                     (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000080)
#define HWIO_CH1_SITE_DQ0_DEBUG_SELECT_RMSK                                           0xff
#define HWIO_CH1_SITE_DQ0_DEBUG_SELECT_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_DEBUG_SELECT_ADDR, HWIO_CH1_SITE_DQ0_DEBUG_SELECT_RMSK)
#define HWIO_CH1_SITE_DQ0_DEBUG_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_DEBUG_SELECT_ADDR, m)
#define HWIO_CH1_SITE_DQ0_DEBUG_SELECT_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_DEBUG_SELECT_ADDR,v)
#define HWIO_CH1_SITE_DQ0_DEBUG_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_DEBUG_SELECT_ADDR,m,v,HWIO_CH1_SITE_DQ0_DEBUG_SELECT_IN)
#define HWIO_CH1_SITE_DQ0_DEBUG_SELECT_SELECT_BMSK                                    0xff
#define HWIO_CH1_SITE_DQ0_DEBUG_SELECT_SELECT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ0_TEST_CLOCK_SELECT_ADDR                                (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000084)
#define HWIO_CH1_SITE_DQ0_TEST_CLOCK_SELECT_RMSK                                       0x3
#define HWIO_CH1_SITE_DQ0_TEST_CLOCK_SELECT_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_TEST_CLOCK_SELECT_ADDR, HWIO_CH1_SITE_DQ0_TEST_CLOCK_SELECT_RMSK)
#define HWIO_CH1_SITE_DQ0_TEST_CLOCK_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_TEST_CLOCK_SELECT_ADDR, m)
#define HWIO_CH1_SITE_DQ0_TEST_CLOCK_SELECT_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_TEST_CLOCK_SELECT_ADDR,v)
#define HWIO_CH1_SITE_DQ0_TEST_CLOCK_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_TEST_CLOCK_SELECT_ADDR,m,v,HWIO_CH1_SITE_DQ0_TEST_CLOCK_SELECT_IN)
#define HWIO_CH1_SITE_DQ0_TEST_CLOCK_SELECT_SELECT_BMSK                                0x3
#define HWIO_CH1_SITE_DQ0_TEST_CLOCK_SELECT_SELECT_SHFT                                0x0

#define HWIO_CH1_SITE_DQ0_CGC_CTRL_ADDR                                         (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000088)
#define HWIO_CH1_SITE_DQ0_CGC_CTRL_RMSK                                                0x7
#define HWIO_CH1_SITE_DQ0_CGC_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CGC_CTRL_ADDR, HWIO_CH1_SITE_DQ0_CGC_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ0_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CGC_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_CGC_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_CGC_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ0_CGC_CTRL_IN)
#define HWIO_CH1_SITE_DQ0_CGC_CTRL_DP_CLK_EN_BMSK                                      0x4
#define HWIO_CH1_SITE_DQ0_CGC_CTRL_DP_CLK_EN_SHFT                                      0x2
#define HWIO_CH1_SITE_DQ0_CGC_CTRL_DDR_CLK_EN_BMSK                                     0x2
#define HWIO_CH1_SITE_DQ0_CGC_CTRL_DDR_CLK_EN_SHFT                                     0x1
#define HWIO_CH1_SITE_DQ0_CGC_CTRL_CFG_CLK_EN_BMSK                                     0x1
#define HWIO_CH1_SITE_DQ0_CGC_CTRL_CFG_CLK_EN_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ0_JCPLL0_MODE_ADDR                                      (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000100)
#define HWIO_CH1_SITE_DQ0_JCPLL0_MODE_RMSK                                             0xf
#define HWIO_CH1_SITE_DQ0_JCPLL0_MODE_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL0_MODE_ADDR, HWIO_CH1_SITE_DQ0_JCPLL0_MODE_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL0_MODE_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL0_MODE_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_JCPLL0_MODE_ADDR,v)
#define HWIO_CH1_SITE_DQ0_JCPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_JCPLL0_MODE_ADDR,m,v,HWIO_CH1_SITE_DQ0_JCPLL0_MODE_IN)
#define HWIO_CH1_SITE_DQ0_JCPLL0_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH1_SITE_DQ0_JCPLL0_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH1_SITE_DQ0_JCPLL0_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH1_SITE_DQ0_JCPLL0_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH1_SITE_DQ0_JCPLL0_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH1_SITE_DQ0_JCPLL0_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH1_SITE_DQ0_JCPLL0_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH1_SITE_DQ0_JCPLL0_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ0_JCPLL0_L_VAL_ADDR                                     (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000104)
#define HWIO_CH1_SITE_DQ0_JCPLL0_L_VAL_RMSK                                           0xff
#define HWIO_CH1_SITE_DQ0_JCPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL0_L_VAL_ADDR, HWIO_CH1_SITE_DQ0_JCPLL0_L_VAL_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL0_L_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_JCPLL0_L_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_JCPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_JCPLL0_L_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ0_JCPLL0_L_VAL_IN)
#define HWIO_CH1_SITE_DQ0_JCPLL0_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH1_SITE_DQ0_JCPLL0_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ0_JCPLL0_M_VAL_ADDR                                     (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000108)
#define HWIO_CH1_SITE_DQ0_JCPLL0_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_DQ0_JCPLL0_M_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL0_M_VAL_ADDR, HWIO_CH1_SITE_DQ0_JCPLL0_M_VAL_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL0_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL0_M_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL0_M_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_JCPLL0_M_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_JCPLL0_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_JCPLL0_M_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ0_JCPLL0_M_VAL_IN)
#define HWIO_CH1_SITE_DQ0_JCPLL0_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_DQ0_JCPLL0_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ0_JCPLL0_N_VAL_ADDR                                     (CH1_SITE_DQ0_SITE_REG_BASE      + 0x0000010c)
#define HWIO_CH1_SITE_DQ0_JCPLL0_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_DQ0_JCPLL0_N_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL0_N_VAL_ADDR, HWIO_CH1_SITE_DQ0_JCPLL0_N_VAL_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL0_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL0_N_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL0_N_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_JCPLL0_N_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_JCPLL0_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_JCPLL0_N_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ0_JCPLL0_N_VAL_IN)
#define HWIO_CH1_SITE_DQ0_JCPLL0_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_DQ0_JCPLL0_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_ADDR                                 (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000110)
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_ADDR, HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_IN)
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH1_SITE_DQ0_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_ADDR                               (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000114)
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH1_SITE_DQ0_JCPLL0_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_ADDR                                 (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000118)
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_ADDR, HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_IN)
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH1_SITE_DQ0_JCPLL0_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH1_SITE_DQ0_JCPLL0_STATUS_ADDR                                    (CH1_SITE_DQ0_SITE_REG_BASE      + 0x0000011c)
#define HWIO_CH1_SITE_DQ0_JCPLL0_STATUS_RMSK                                       0x1ffff
#define HWIO_CH1_SITE_DQ0_JCPLL0_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL0_STATUS_ADDR, HWIO_CH1_SITE_DQ0_JCPLL0_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL0_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL0_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH1_SITE_DQ0_JCPLL0_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH1_SITE_DQ0_JCPLL0_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ0_JCPLL0_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ0_JCPLL1_MODE_ADDR                                      (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000140)
#define HWIO_CH1_SITE_DQ0_JCPLL1_MODE_RMSK                                             0xf
#define HWIO_CH1_SITE_DQ0_JCPLL1_MODE_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL1_MODE_ADDR, HWIO_CH1_SITE_DQ0_JCPLL1_MODE_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL1_MODE_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL1_MODE_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_JCPLL1_MODE_ADDR,v)
#define HWIO_CH1_SITE_DQ0_JCPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_JCPLL1_MODE_ADDR,m,v,HWIO_CH1_SITE_DQ0_JCPLL1_MODE_IN)
#define HWIO_CH1_SITE_DQ0_JCPLL1_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH1_SITE_DQ0_JCPLL1_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH1_SITE_DQ0_JCPLL1_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH1_SITE_DQ0_JCPLL1_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH1_SITE_DQ0_JCPLL1_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH1_SITE_DQ0_JCPLL1_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH1_SITE_DQ0_JCPLL1_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH1_SITE_DQ0_JCPLL1_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ0_JCPLL1_L_VAL_ADDR                                     (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000144)
#define HWIO_CH1_SITE_DQ0_JCPLL1_L_VAL_RMSK                                           0xff
#define HWIO_CH1_SITE_DQ0_JCPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL1_L_VAL_ADDR, HWIO_CH1_SITE_DQ0_JCPLL1_L_VAL_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL1_L_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_JCPLL1_L_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_JCPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_JCPLL1_L_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ0_JCPLL1_L_VAL_IN)
#define HWIO_CH1_SITE_DQ0_JCPLL1_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH1_SITE_DQ0_JCPLL1_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ0_JCPLL1_M_VAL_ADDR                                     (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000148)
#define HWIO_CH1_SITE_DQ0_JCPLL1_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_DQ0_JCPLL1_M_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL1_M_VAL_ADDR, HWIO_CH1_SITE_DQ0_JCPLL1_M_VAL_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL1_M_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_JCPLL1_M_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_JCPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_JCPLL1_M_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ0_JCPLL1_M_VAL_IN)
#define HWIO_CH1_SITE_DQ0_JCPLL1_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_DQ0_JCPLL1_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ0_JCPLL1_N_VAL_ADDR                                     (CH1_SITE_DQ0_SITE_REG_BASE      + 0x0000014c)
#define HWIO_CH1_SITE_DQ0_JCPLL1_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_DQ0_JCPLL1_N_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL1_N_VAL_ADDR, HWIO_CH1_SITE_DQ0_JCPLL1_N_VAL_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL1_N_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_JCPLL1_N_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_JCPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_JCPLL1_N_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ0_JCPLL1_N_VAL_IN)
#define HWIO_CH1_SITE_DQ0_JCPLL1_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_DQ0_JCPLL1_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_ADDR                                 (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000150)
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_ADDR, HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_IN)
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH1_SITE_DQ0_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_ADDR                               (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000154)
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH1_SITE_DQ0_JCPLL1_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_ADDR                                 (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000158)
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_ADDR, HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_IN)
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH1_SITE_DQ0_JCPLL1_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH1_SITE_DQ0_JCPLL1_STATUS_ADDR                                    (CH1_SITE_DQ0_SITE_REG_BASE      + 0x0000015c)
#define HWIO_CH1_SITE_DQ0_JCPLL1_STATUS_RMSK                                       0x1ffff
#define HWIO_CH1_SITE_DQ0_JCPLL1_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL1_STATUS_ADDR, HWIO_CH1_SITE_DQ0_JCPLL1_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ0_JCPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_JCPLL1_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ0_JCPLL1_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH1_SITE_DQ0_JCPLL1_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH1_SITE_DQ0_JCPLL1_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ0_JCPLL1_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_ADDR                               (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000180)
#define HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH1_SITE_DQ0_CK_RX0_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_ADDR                                 (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000184)
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_ADDR, HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_IN)
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH1_SITE_DQ0_CK_RX0_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH1_SITE_DQ0_CK_RX0_TEST_CTRL_ADDR                                 (CH1_SITE_DQ0_SITE_REG_BASE      + 0x00000188)
#define HWIO_CH1_SITE_DQ0_CK_RX0_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH1_SITE_DQ0_CK_RX0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CK_RX0_TEST_CTRL_ADDR, HWIO_CH1_SITE_DQ0_CK_RX0_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ0_CK_RX0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CK_RX0_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_CK_RX0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_CK_RX0_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_CK_RX0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_CK_RX0_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ0_CK_RX0_TEST_CTRL_IN)
#define HWIO_CH1_SITE_DQ0_CK_RX0_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH1_SITE_DQ0_CK_RX0_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH1_SITE_DQ0_CK_RX0_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH1_SITE_DQ0_CK_RX0_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH1_SITE_DQ0_CK_RX0_STATUS_ADDR                                    (CH1_SITE_DQ0_SITE_REG_BASE      + 0x0000018c)
#define HWIO_CH1_SITE_DQ0_CK_RX0_STATUS_RMSK                                          0xff
#define HWIO_CH1_SITE_DQ0_CK_RX0_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CK_RX0_STATUS_ADDR, HWIO_CH1_SITE_DQ0_CK_RX0_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ0_CK_RX0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CK_RX0_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ0_CK_RX0_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH1_SITE_DQ0_CK_RX0_STATUS_STATUS_SHFT                                    0x0

#define HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_ADDR                               (CH1_SITE_DQ0_SITE_REG_BASE      + 0x000001c0)
#define HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH1_SITE_DQ0_CK_RX1_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_ADDR                                 (CH1_SITE_DQ0_SITE_REG_BASE      + 0x000001c4)
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_ADDR, HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_IN)
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH1_SITE_DQ0_CK_RX1_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH1_SITE_DQ0_CK_RX1_TEST_CTRL_ADDR                                 (CH1_SITE_DQ0_SITE_REG_BASE      + 0x000001c8)
#define HWIO_CH1_SITE_DQ0_CK_RX1_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH1_SITE_DQ0_CK_RX1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CK_RX1_TEST_CTRL_ADDR, HWIO_CH1_SITE_DQ0_CK_RX1_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ0_CK_RX1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CK_RX1_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ0_CK_RX1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ0_CK_RX1_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ0_CK_RX1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ0_CK_RX1_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ0_CK_RX1_TEST_CTRL_IN)
#define HWIO_CH1_SITE_DQ0_CK_RX1_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH1_SITE_DQ0_CK_RX1_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH1_SITE_DQ0_CK_RX1_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH1_SITE_DQ0_CK_RX1_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH1_SITE_DQ0_CK_RX1_STATUS_ADDR                                    (CH1_SITE_DQ0_SITE_REG_BASE      + 0x000001cc)
#define HWIO_CH1_SITE_DQ0_CK_RX1_STATUS_RMSK                                          0xff
#define HWIO_CH1_SITE_DQ0_CK_RX1_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CK_RX1_STATUS_ADDR, HWIO_CH1_SITE_DQ0_CK_RX1_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ0_CK_RX1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ0_CK_RX1_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ0_CK_RX1_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH1_SITE_DQ0_CK_RX1_STATUS_STATUS_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: CH1_SITE_DQ1_SITE
 *--------------------------------------------------------------------------*/

#define CH1_SITE_DQ1_SITE_REG_BASE                                              (EBI1_PHY_CFG_BASE      + 0x00008800)

#define HWIO_CH1_SITE_DQ1_HW_VERSION_ADDR                                       (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000000)
#define HWIO_CH1_SITE_DQ1_HW_VERSION_RMSK                                       0xffffffff
#define HWIO_CH1_SITE_DQ1_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_HW_VERSION_ADDR, HWIO_CH1_SITE_DQ1_HW_VERSION_RMSK)
#define HWIO_CH1_SITE_DQ1_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_HW_VERSION_ADDR, m)
#define HWIO_CH1_SITE_DQ1_HW_VERSION_MAJOR_BMSK                                 0xf0000000
#define HWIO_CH1_SITE_DQ1_HW_VERSION_MAJOR_SHFT                                       0x1c
#define HWIO_CH1_SITE_DQ1_HW_VERSION_MINOR_BMSK                                  0xfff0000
#define HWIO_CH1_SITE_DQ1_HW_VERSION_MINOR_SHFT                                       0x10
#define HWIO_CH1_SITE_DQ1_HW_VERSION_STEP_BMSK                                      0xffff
#define HWIO_CH1_SITE_DQ1_HW_VERSION_STEP_SHFT                                         0x0

#define HWIO_CH1_SITE_DQ1_CORE_INFO_ADDR                                        (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000004)
#define HWIO_CH1_SITE_DQ1_CORE_INFO_RMSK                                              0xff
#define HWIO_CH1_SITE_DQ1_CORE_INFO_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CORE_INFO_ADDR, HWIO_CH1_SITE_DQ1_CORE_INFO_RMSK)
#define HWIO_CH1_SITE_DQ1_CORE_INFO_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CORE_INFO_ADDR, m)
#define HWIO_CH1_SITE_DQ1_CORE_INFO_CONFIGURATION_BMSK                                0xff
#define HWIO_CH1_SITE_DQ1_CORE_INFO_CONFIGURATION_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ1_HW_INFO_ADDR                                          (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000008)
#define HWIO_CH1_SITE_DQ1_HW_INFO_RMSK                                          0xffffffff
#define HWIO_CH1_SITE_DQ1_HW_INFO_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_HW_INFO_ADDR, HWIO_CH1_SITE_DQ1_HW_INFO_RMSK)
#define HWIO_CH1_SITE_DQ1_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_HW_INFO_ADDR, m)
#define HWIO_CH1_SITE_DQ1_HW_INFO_MAJOR_BMSK                                    0xff000000
#define HWIO_CH1_SITE_DQ1_HW_INFO_MAJOR_SHFT                                          0x18
#define HWIO_CH1_SITE_DQ1_HW_INFO_BRANCH_BMSK                                     0xff0000
#define HWIO_CH1_SITE_DQ1_HW_INFO_BRANCH_SHFT                                         0x10
#define HWIO_CH1_SITE_DQ1_HW_INFO_MINOR_BMSK                                        0xff00
#define HWIO_CH1_SITE_DQ1_HW_INFO_MINOR_SHFT                                           0x8
#define HWIO_CH1_SITE_DQ1_HW_INFO_ECO_BMSK                                            0xff
#define HWIO_CH1_SITE_DQ1_HW_INFO_ECO_SHFT                                             0x0

#define HWIO_CH1_SITE_DQ1_DDR_CLK_CTRL_ADDR                                     (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000020)
#define HWIO_CH1_SITE_DQ1_DDR_CLK_CTRL_RMSK                                            0xf
#define HWIO_CH1_SITE_DQ1_DDR_CLK_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_DDR_CLK_CTRL_ADDR, HWIO_CH1_SITE_DQ1_DDR_CLK_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ1_DDR_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_DDR_CLK_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_DDR_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_DDR_CLK_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_DDR_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_DDR_CLK_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ1_DDR_CLK_CTRL_IN)
#define HWIO_CH1_SITE_DQ1_DDR_CLK_CTRL_RFU_3_1_BMSK                                    0xe
#define HWIO_CH1_SITE_DQ1_DDR_CLK_CTRL_RFU_3_1_SHFT                                    0x1
#define HWIO_CH1_SITE_DQ1_DDR_CLK_CTRL_MODE_2X_EN_BMSK                                 0x1
#define HWIO_CH1_SITE_DQ1_DDR_CLK_CTRL_MODE_2X_EN_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_ADDR                              (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000024)
#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_RMSK                                     0xf
#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_ADDR, HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_IN)
#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_RFU_3_2_BMSK                             0xc
#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_RFU_3_2_SHFT                             0x2
#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_BMSK                       0x2
#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_SHFT                       0x1
#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_BMSK                        0x1
#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_SHFT                        0x0

#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_STATUS_ADDR                            (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000028)
#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_STATUS_RMSK                                   0x1
#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_STATUS_ADDR, HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_BMSK                 0x1
#define HWIO_CH1_SITE_DQ1_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_SHFT                 0x0

#define HWIO_CH1_SITE_DQ1_JCPLL_CTRL_ADDR                                       (CH1_SITE_DQ1_SITE_REG_BASE      + 0x0000002c)
#define HWIO_CH1_SITE_DQ1_JCPLL_CTRL_RMSK                                           0x3fff
#define HWIO_CH1_SITE_DQ1_JCPLL_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL_CTRL_ADDR, HWIO_CH1_SITE_DQ1_JCPLL_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_JCPLL_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_JCPLL_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_JCPLL_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ1_JCPLL_CTRL_IN)
#define HWIO_CH1_SITE_DQ1_JCPLL_CTRL_SW_CTRL_EN_BMSK                                0x2000
#define HWIO_CH1_SITE_DQ1_JCPLL_CTRL_SW_CTRL_EN_SHFT                                   0xd
#define HWIO_CH1_SITE_DQ1_JCPLL_CTRL_SELECT_BMSK                                    0x1000
#define HWIO_CH1_SITE_DQ1_JCPLL_CTRL_SELECT_SHFT                                       0xc
#define HWIO_CH1_SITE_DQ1_JCPLL_CTRL_BIAS_COUNT_BMSK                                 0xfc0
#define HWIO_CH1_SITE_DQ1_JCPLL_CTRL_BIAS_COUNT_SHFT                                   0x6
#define HWIO_CH1_SITE_DQ1_JCPLL_CTRL_LOCK_COUNT_BMSK                                  0x3f
#define HWIO_CH1_SITE_DQ1_JCPLL_CTRL_LOCK_COUNT_SHFT                                   0x0

#define HWIO_CH1_SITE_DQ1_JCPLL_STATUS_ADDR                                     (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000030)
#define HWIO_CH1_SITE_DQ1_JCPLL_STATUS_RMSK                                           0x31
#define HWIO_CH1_SITE_DQ1_JCPLL_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL_STATUS_ADDR, HWIO_CH1_SITE_DQ1_JCPLL_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL_STATUS_BIAS_COUNT_EXPIRE_BMSK                         0x20
#define HWIO_CH1_SITE_DQ1_JCPLL_STATUS_BIAS_COUNT_EXPIRE_SHFT                          0x5
#define HWIO_CH1_SITE_DQ1_JCPLL_STATUS_LOCK_COUNT_EXPIRE_BMSK                         0x10
#define HWIO_CH1_SITE_DQ1_JCPLL_STATUS_LOCK_COUNT_EXPIRE_SHFT                          0x4
#define HWIO_CH1_SITE_DQ1_JCPLL_STATUS_ACTIVE_JCPLL_BMSK                               0x1
#define HWIO_CH1_SITE_DQ1_JCPLL_STATUS_ACTIVE_JCPLL_SHFT                               0x0

#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q4_ADDR                                    (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000040)
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q4_RMSK                                        0xffff
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q4_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q4_ADDR, HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q4_RMSK)
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q4_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q4_ADDR, m)
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q4_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q4_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q3_ADDR                                    (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000044)
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q3_RMSK                                        0xffff
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q3_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q3_ADDR, HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q3_RMSK)
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q3_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q3_ADDR, m)
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q3_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q3_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q2_ADDR                                    (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000048)
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q2_RMSK                                        0xffff
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q2_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q2_ADDR, HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q2_RMSK)
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q2_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q2_ADDR, m)
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q2_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q2_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q1_ADDR                                    (CH1_SITE_DQ1_SITE_REG_BASE      + 0x0000004c)
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q1_RMSK                                        0xffff
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q1_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q1_ADDR, HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q1_RMSK)
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q1_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q1_ADDR, m)
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q1_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ1_CALIB_CNTR_Q1_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ1_CALIB_CTRL_ADDR                                       (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000050)
#define HWIO_CH1_SITE_DQ1_CALIB_CTRL_RMSK                                             0x1f
#define HWIO_CH1_SITE_DQ1_CALIB_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CALIB_CTRL_ADDR, HWIO_CH1_SITE_DQ1_CALIB_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ1_CALIB_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CALIB_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_CALIB_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_CALIB_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_CALIB_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_CALIB_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ1_CALIB_CTRL_IN)
#define HWIO_CH1_SITE_DQ1_CALIB_CTRL_COUNT_RESET_BMSK                                 0x10
#define HWIO_CH1_SITE_DQ1_CALIB_CTRL_COUNT_RESET_SHFT                                  0x4
#define HWIO_CH1_SITE_DQ1_CALIB_CTRL_RFU_3_1_BMSK                                      0xe
#define HWIO_CH1_SITE_DQ1_CALIB_CTRL_RFU_3_1_SHFT                                      0x1
#define HWIO_CH1_SITE_DQ1_CALIB_CTRL_COUNT_ENABLE_BMSK                                 0x1
#define HWIO_CH1_SITE_DQ1_CALIB_CTRL_COUNT_ENABLE_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_ADDR                                     (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000060)
#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_RMSK                                         0x311f
#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_ADDR, HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_RMSK)
#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_ADDR, m)
#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_ADDR,v)
#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_ADDR,m,v,HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_IN)
#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_SW_OVERRIDE_BMSK                             0x2000
#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_SW_OVERRIDE_SHFT                                0xd
#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_QUADRANT_OVERRIDE_BMSK                       0x1000
#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_QUADRANT_OVERRIDE_SHFT                          0xc
#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_PUSH_BMSK                                     0x100
#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_PUSH_SHFT                                       0x8
#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_PULL_BMSK                                      0x10
#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_PULL_SHFT                                       0x4
#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_RFU_3_2_BMSK                                    0xc
#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_RFU_3_2_SHFT                                    0x2
#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_QUADRANT_BMSK                                   0x3
#define HWIO_CH1_SITE_DQ1_ALIGN_CONFIG_QUADRANT_SHFT                                   0x0

#define HWIO_CH1_SITE_DQ1_DEBUG_SELECT_ADDR                                     (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000080)
#define HWIO_CH1_SITE_DQ1_DEBUG_SELECT_RMSK                                           0xff
#define HWIO_CH1_SITE_DQ1_DEBUG_SELECT_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_DEBUG_SELECT_ADDR, HWIO_CH1_SITE_DQ1_DEBUG_SELECT_RMSK)
#define HWIO_CH1_SITE_DQ1_DEBUG_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_DEBUG_SELECT_ADDR, m)
#define HWIO_CH1_SITE_DQ1_DEBUG_SELECT_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_DEBUG_SELECT_ADDR,v)
#define HWIO_CH1_SITE_DQ1_DEBUG_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_DEBUG_SELECT_ADDR,m,v,HWIO_CH1_SITE_DQ1_DEBUG_SELECT_IN)
#define HWIO_CH1_SITE_DQ1_DEBUG_SELECT_SELECT_BMSK                                    0xff
#define HWIO_CH1_SITE_DQ1_DEBUG_SELECT_SELECT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ1_TEST_CLOCK_SELECT_ADDR                                (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000084)
#define HWIO_CH1_SITE_DQ1_TEST_CLOCK_SELECT_RMSK                                       0x3
#define HWIO_CH1_SITE_DQ1_TEST_CLOCK_SELECT_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_TEST_CLOCK_SELECT_ADDR, HWIO_CH1_SITE_DQ1_TEST_CLOCK_SELECT_RMSK)
#define HWIO_CH1_SITE_DQ1_TEST_CLOCK_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_TEST_CLOCK_SELECT_ADDR, m)
#define HWIO_CH1_SITE_DQ1_TEST_CLOCK_SELECT_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_TEST_CLOCK_SELECT_ADDR,v)
#define HWIO_CH1_SITE_DQ1_TEST_CLOCK_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_TEST_CLOCK_SELECT_ADDR,m,v,HWIO_CH1_SITE_DQ1_TEST_CLOCK_SELECT_IN)
#define HWIO_CH1_SITE_DQ1_TEST_CLOCK_SELECT_SELECT_BMSK                                0x3
#define HWIO_CH1_SITE_DQ1_TEST_CLOCK_SELECT_SELECT_SHFT                                0x0

#define HWIO_CH1_SITE_DQ1_CGC_CTRL_ADDR                                         (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000088)
#define HWIO_CH1_SITE_DQ1_CGC_CTRL_RMSK                                                0x7
#define HWIO_CH1_SITE_DQ1_CGC_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CGC_CTRL_ADDR, HWIO_CH1_SITE_DQ1_CGC_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ1_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CGC_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_CGC_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_CGC_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ1_CGC_CTRL_IN)
#define HWIO_CH1_SITE_DQ1_CGC_CTRL_DP_CLK_EN_BMSK                                      0x4
#define HWIO_CH1_SITE_DQ1_CGC_CTRL_DP_CLK_EN_SHFT                                      0x2
#define HWIO_CH1_SITE_DQ1_CGC_CTRL_DDR_CLK_EN_BMSK                                     0x2
#define HWIO_CH1_SITE_DQ1_CGC_CTRL_DDR_CLK_EN_SHFT                                     0x1
#define HWIO_CH1_SITE_DQ1_CGC_CTRL_CFG_CLK_EN_BMSK                                     0x1
#define HWIO_CH1_SITE_DQ1_CGC_CTRL_CFG_CLK_EN_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ1_JCPLL0_MODE_ADDR                                      (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000100)
#define HWIO_CH1_SITE_DQ1_JCPLL0_MODE_RMSK                                             0xf
#define HWIO_CH1_SITE_DQ1_JCPLL0_MODE_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL0_MODE_ADDR, HWIO_CH1_SITE_DQ1_JCPLL0_MODE_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL0_MODE_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL0_MODE_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_JCPLL0_MODE_ADDR,v)
#define HWIO_CH1_SITE_DQ1_JCPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_JCPLL0_MODE_ADDR,m,v,HWIO_CH1_SITE_DQ1_JCPLL0_MODE_IN)
#define HWIO_CH1_SITE_DQ1_JCPLL0_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH1_SITE_DQ1_JCPLL0_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH1_SITE_DQ1_JCPLL0_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH1_SITE_DQ1_JCPLL0_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH1_SITE_DQ1_JCPLL0_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH1_SITE_DQ1_JCPLL0_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH1_SITE_DQ1_JCPLL0_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH1_SITE_DQ1_JCPLL0_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ1_JCPLL0_L_VAL_ADDR                                     (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000104)
#define HWIO_CH1_SITE_DQ1_JCPLL0_L_VAL_RMSK                                           0xff
#define HWIO_CH1_SITE_DQ1_JCPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL0_L_VAL_ADDR, HWIO_CH1_SITE_DQ1_JCPLL0_L_VAL_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL0_L_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_JCPLL0_L_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_JCPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_JCPLL0_L_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ1_JCPLL0_L_VAL_IN)
#define HWIO_CH1_SITE_DQ1_JCPLL0_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH1_SITE_DQ1_JCPLL0_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ1_JCPLL0_M_VAL_ADDR                                     (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000108)
#define HWIO_CH1_SITE_DQ1_JCPLL0_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_DQ1_JCPLL0_M_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL0_M_VAL_ADDR, HWIO_CH1_SITE_DQ1_JCPLL0_M_VAL_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL0_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL0_M_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL0_M_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_JCPLL0_M_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_JCPLL0_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_JCPLL0_M_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ1_JCPLL0_M_VAL_IN)
#define HWIO_CH1_SITE_DQ1_JCPLL0_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_DQ1_JCPLL0_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ1_JCPLL0_N_VAL_ADDR                                     (CH1_SITE_DQ1_SITE_REG_BASE      + 0x0000010c)
#define HWIO_CH1_SITE_DQ1_JCPLL0_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_DQ1_JCPLL0_N_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL0_N_VAL_ADDR, HWIO_CH1_SITE_DQ1_JCPLL0_N_VAL_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL0_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL0_N_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL0_N_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_JCPLL0_N_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_JCPLL0_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_JCPLL0_N_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ1_JCPLL0_N_VAL_IN)
#define HWIO_CH1_SITE_DQ1_JCPLL0_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_DQ1_JCPLL0_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_ADDR                                 (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000110)
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_ADDR, HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_IN)
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH1_SITE_DQ1_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_ADDR                               (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000114)
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH1_SITE_DQ1_JCPLL0_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_ADDR                                 (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000118)
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_ADDR, HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_IN)
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH1_SITE_DQ1_JCPLL0_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH1_SITE_DQ1_JCPLL0_STATUS_ADDR                                    (CH1_SITE_DQ1_SITE_REG_BASE      + 0x0000011c)
#define HWIO_CH1_SITE_DQ1_JCPLL0_STATUS_RMSK                                       0x1ffff
#define HWIO_CH1_SITE_DQ1_JCPLL0_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL0_STATUS_ADDR, HWIO_CH1_SITE_DQ1_JCPLL0_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL0_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL0_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH1_SITE_DQ1_JCPLL0_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH1_SITE_DQ1_JCPLL0_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ1_JCPLL0_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ1_JCPLL1_MODE_ADDR                                      (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000140)
#define HWIO_CH1_SITE_DQ1_JCPLL1_MODE_RMSK                                             0xf
#define HWIO_CH1_SITE_DQ1_JCPLL1_MODE_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL1_MODE_ADDR, HWIO_CH1_SITE_DQ1_JCPLL1_MODE_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL1_MODE_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL1_MODE_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_JCPLL1_MODE_ADDR,v)
#define HWIO_CH1_SITE_DQ1_JCPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_JCPLL1_MODE_ADDR,m,v,HWIO_CH1_SITE_DQ1_JCPLL1_MODE_IN)
#define HWIO_CH1_SITE_DQ1_JCPLL1_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH1_SITE_DQ1_JCPLL1_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH1_SITE_DQ1_JCPLL1_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH1_SITE_DQ1_JCPLL1_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH1_SITE_DQ1_JCPLL1_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH1_SITE_DQ1_JCPLL1_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH1_SITE_DQ1_JCPLL1_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH1_SITE_DQ1_JCPLL1_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ1_JCPLL1_L_VAL_ADDR                                     (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000144)
#define HWIO_CH1_SITE_DQ1_JCPLL1_L_VAL_RMSK                                           0xff
#define HWIO_CH1_SITE_DQ1_JCPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL1_L_VAL_ADDR, HWIO_CH1_SITE_DQ1_JCPLL1_L_VAL_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL1_L_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_JCPLL1_L_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_JCPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_JCPLL1_L_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ1_JCPLL1_L_VAL_IN)
#define HWIO_CH1_SITE_DQ1_JCPLL1_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH1_SITE_DQ1_JCPLL1_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ1_JCPLL1_M_VAL_ADDR                                     (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000148)
#define HWIO_CH1_SITE_DQ1_JCPLL1_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_DQ1_JCPLL1_M_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL1_M_VAL_ADDR, HWIO_CH1_SITE_DQ1_JCPLL1_M_VAL_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL1_M_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_JCPLL1_M_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_JCPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_JCPLL1_M_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ1_JCPLL1_M_VAL_IN)
#define HWIO_CH1_SITE_DQ1_JCPLL1_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_DQ1_JCPLL1_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ1_JCPLL1_N_VAL_ADDR                                     (CH1_SITE_DQ1_SITE_REG_BASE      + 0x0000014c)
#define HWIO_CH1_SITE_DQ1_JCPLL1_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_DQ1_JCPLL1_N_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL1_N_VAL_ADDR, HWIO_CH1_SITE_DQ1_JCPLL1_N_VAL_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL1_N_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_JCPLL1_N_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_JCPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_JCPLL1_N_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ1_JCPLL1_N_VAL_IN)
#define HWIO_CH1_SITE_DQ1_JCPLL1_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_DQ1_JCPLL1_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_ADDR                                 (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000150)
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_ADDR, HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_IN)
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH1_SITE_DQ1_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_ADDR                               (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000154)
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH1_SITE_DQ1_JCPLL1_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_ADDR                                 (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000158)
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_ADDR, HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_IN)
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH1_SITE_DQ1_JCPLL1_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH1_SITE_DQ1_JCPLL1_STATUS_ADDR                                    (CH1_SITE_DQ1_SITE_REG_BASE      + 0x0000015c)
#define HWIO_CH1_SITE_DQ1_JCPLL1_STATUS_RMSK                                       0x1ffff
#define HWIO_CH1_SITE_DQ1_JCPLL1_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL1_STATUS_ADDR, HWIO_CH1_SITE_DQ1_JCPLL1_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ1_JCPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_JCPLL1_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ1_JCPLL1_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH1_SITE_DQ1_JCPLL1_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH1_SITE_DQ1_JCPLL1_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ1_JCPLL1_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_ADDR                               (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000180)
#define HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH1_SITE_DQ1_CK_RX0_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_ADDR                                 (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000184)
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_ADDR, HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_IN)
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH1_SITE_DQ1_CK_RX0_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH1_SITE_DQ1_CK_RX0_TEST_CTRL_ADDR                                 (CH1_SITE_DQ1_SITE_REG_BASE      + 0x00000188)
#define HWIO_CH1_SITE_DQ1_CK_RX0_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH1_SITE_DQ1_CK_RX0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CK_RX0_TEST_CTRL_ADDR, HWIO_CH1_SITE_DQ1_CK_RX0_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ1_CK_RX0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CK_RX0_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_CK_RX0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_CK_RX0_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_CK_RX0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_CK_RX0_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ1_CK_RX0_TEST_CTRL_IN)
#define HWIO_CH1_SITE_DQ1_CK_RX0_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH1_SITE_DQ1_CK_RX0_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH1_SITE_DQ1_CK_RX0_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH1_SITE_DQ1_CK_RX0_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH1_SITE_DQ1_CK_RX0_STATUS_ADDR                                    (CH1_SITE_DQ1_SITE_REG_BASE      + 0x0000018c)
#define HWIO_CH1_SITE_DQ1_CK_RX0_STATUS_RMSK                                          0xff
#define HWIO_CH1_SITE_DQ1_CK_RX0_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CK_RX0_STATUS_ADDR, HWIO_CH1_SITE_DQ1_CK_RX0_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ1_CK_RX0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CK_RX0_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ1_CK_RX0_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH1_SITE_DQ1_CK_RX0_STATUS_STATUS_SHFT                                    0x0

#define HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_ADDR                               (CH1_SITE_DQ1_SITE_REG_BASE      + 0x000001c0)
#define HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH1_SITE_DQ1_CK_RX1_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_ADDR                                 (CH1_SITE_DQ1_SITE_REG_BASE      + 0x000001c4)
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_ADDR, HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_IN)
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH1_SITE_DQ1_CK_RX1_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH1_SITE_DQ1_CK_RX1_TEST_CTRL_ADDR                                 (CH1_SITE_DQ1_SITE_REG_BASE      + 0x000001c8)
#define HWIO_CH1_SITE_DQ1_CK_RX1_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH1_SITE_DQ1_CK_RX1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CK_RX1_TEST_CTRL_ADDR, HWIO_CH1_SITE_DQ1_CK_RX1_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ1_CK_RX1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CK_RX1_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ1_CK_RX1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ1_CK_RX1_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ1_CK_RX1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ1_CK_RX1_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ1_CK_RX1_TEST_CTRL_IN)
#define HWIO_CH1_SITE_DQ1_CK_RX1_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH1_SITE_DQ1_CK_RX1_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH1_SITE_DQ1_CK_RX1_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH1_SITE_DQ1_CK_RX1_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH1_SITE_DQ1_CK_RX1_STATUS_ADDR                                    (CH1_SITE_DQ1_SITE_REG_BASE      + 0x000001cc)
#define HWIO_CH1_SITE_DQ1_CK_RX1_STATUS_RMSK                                          0xff
#define HWIO_CH1_SITE_DQ1_CK_RX1_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CK_RX1_STATUS_ADDR, HWIO_CH1_SITE_DQ1_CK_RX1_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ1_CK_RX1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ1_CK_RX1_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ1_CK_RX1_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH1_SITE_DQ1_CK_RX1_STATUS_STATUS_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: CH1_SITE_DQ2_SITE
 *--------------------------------------------------------------------------*/

#define CH1_SITE_DQ2_SITE_REG_BASE                                              (EBI1_PHY_CFG_BASE      + 0x00009000)

#define HWIO_CH1_SITE_DQ2_HW_VERSION_ADDR                                       (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000000)
#define HWIO_CH1_SITE_DQ2_HW_VERSION_RMSK                                       0xffffffff
#define HWIO_CH1_SITE_DQ2_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_HW_VERSION_ADDR, HWIO_CH1_SITE_DQ2_HW_VERSION_RMSK)
#define HWIO_CH1_SITE_DQ2_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_HW_VERSION_ADDR, m)
#define HWIO_CH1_SITE_DQ2_HW_VERSION_MAJOR_BMSK                                 0xf0000000
#define HWIO_CH1_SITE_DQ2_HW_VERSION_MAJOR_SHFT                                       0x1c
#define HWIO_CH1_SITE_DQ2_HW_VERSION_MINOR_BMSK                                  0xfff0000
#define HWIO_CH1_SITE_DQ2_HW_VERSION_MINOR_SHFT                                       0x10
#define HWIO_CH1_SITE_DQ2_HW_VERSION_STEP_BMSK                                      0xffff
#define HWIO_CH1_SITE_DQ2_HW_VERSION_STEP_SHFT                                         0x0

#define HWIO_CH1_SITE_DQ2_CORE_INFO_ADDR                                        (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000004)
#define HWIO_CH1_SITE_DQ2_CORE_INFO_RMSK                                              0xff
#define HWIO_CH1_SITE_DQ2_CORE_INFO_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CORE_INFO_ADDR, HWIO_CH1_SITE_DQ2_CORE_INFO_RMSK)
#define HWIO_CH1_SITE_DQ2_CORE_INFO_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CORE_INFO_ADDR, m)
#define HWIO_CH1_SITE_DQ2_CORE_INFO_CONFIGURATION_BMSK                                0xff
#define HWIO_CH1_SITE_DQ2_CORE_INFO_CONFIGURATION_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ2_HW_INFO_ADDR                                          (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000008)
#define HWIO_CH1_SITE_DQ2_HW_INFO_RMSK                                          0xffffffff
#define HWIO_CH1_SITE_DQ2_HW_INFO_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_HW_INFO_ADDR, HWIO_CH1_SITE_DQ2_HW_INFO_RMSK)
#define HWIO_CH1_SITE_DQ2_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_HW_INFO_ADDR, m)
#define HWIO_CH1_SITE_DQ2_HW_INFO_MAJOR_BMSK                                    0xff000000
#define HWIO_CH1_SITE_DQ2_HW_INFO_MAJOR_SHFT                                          0x18
#define HWIO_CH1_SITE_DQ2_HW_INFO_BRANCH_BMSK                                     0xff0000
#define HWIO_CH1_SITE_DQ2_HW_INFO_BRANCH_SHFT                                         0x10
#define HWIO_CH1_SITE_DQ2_HW_INFO_MINOR_BMSK                                        0xff00
#define HWIO_CH1_SITE_DQ2_HW_INFO_MINOR_SHFT                                           0x8
#define HWIO_CH1_SITE_DQ2_HW_INFO_ECO_BMSK                                            0xff
#define HWIO_CH1_SITE_DQ2_HW_INFO_ECO_SHFT                                             0x0

#define HWIO_CH1_SITE_DQ2_DDR_CLK_CTRL_ADDR                                     (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000020)
#define HWIO_CH1_SITE_DQ2_DDR_CLK_CTRL_RMSK                                            0xf
#define HWIO_CH1_SITE_DQ2_DDR_CLK_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_DDR_CLK_CTRL_ADDR, HWIO_CH1_SITE_DQ2_DDR_CLK_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ2_DDR_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_DDR_CLK_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_DDR_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_DDR_CLK_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_DDR_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_DDR_CLK_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ2_DDR_CLK_CTRL_IN)
#define HWIO_CH1_SITE_DQ2_DDR_CLK_CTRL_RFU_3_1_BMSK                                    0xe
#define HWIO_CH1_SITE_DQ2_DDR_CLK_CTRL_RFU_3_1_SHFT                                    0x1
#define HWIO_CH1_SITE_DQ2_DDR_CLK_CTRL_MODE_2X_EN_BMSK                                 0x1
#define HWIO_CH1_SITE_DQ2_DDR_CLK_CTRL_MODE_2X_EN_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_ADDR                              (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000024)
#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_RMSK                                     0xf
#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_ADDR, HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_IN)
#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_RFU_3_2_BMSK                             0xc
#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_RFU_3_2_SHFT                             0x2
#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_BMSK                       0x2
#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_SHFT                       0x1
#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_BMSK                        0x1
#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_SHFT                        0x0

#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_STATUS_ADDR                            (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000028)
#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_STATUS_RMSK                                   0x1
#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_STATUS_ADDR, HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_BMSK                 0x1
#define HWIO_CH1_SITE_DQ2_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_SHFT                 0x0

#define HWIO_CH1_SITE_DQ2_JCPLL_CTRL_ADDR                                       (CH1_SITE_DQ2_SITE_REG_BASE      + 0x0000002c)
#define HWIO_CH1_SITE_DQ2_JCPLL_CTRL_RMSK                                           0x3fff
#define HWIO_CH1_SITE_DQ2_JCPLL_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL_CTRL_ADDR, HWIO_CH1_SITE_DQ2_JCPLL_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_JCPLL_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_JCPLL_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_JCPLL_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ2_JCPLL_CTRL_IN)
#define HWIO_CH1_SITE_DQ2_JCPLL_CTRL_SW_CTRL_EN_BMSK                                0x2000
#define HWIO_CH1_SITE_DQ2_JCPLL_CTRL_SW_CTRL_EN_SHFT                                   0xd
#define HWIO_CH1_SITE_DQ2_JCPLL_CTRL_SELECT_BMSK                                    0x1000
#define HWIO_CH1_SITE_DQ2_JCPLL_CTRL_SELECT_SHFT                                       0xc
#define HWIO_CH1_SITE_DQ2_JCPLL_CTRL_BIAS_COUNT_BMSK                                 0xfc0
#define HWIO_CH1_SITE_DQ2_JCPLL_CTRL_BIAS_COUNT_SHFT                                   0x6
#define HWIO_CH1_SITE_DQ2_JCPLL_CTRL_LOCK_COUNT_BMSK                                  0x3f
#define HWIO_CH1_SITE_DQ2_JCPLL_CTRL_LOCK_COUNT_SHFT                                   0x0

#define HWIO_CH1_SITE_DQ2_JCPLL_STATUS_ADDR                                     (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000030)
#define HWIO_CH1_SITE_DQ2_JCPLL_STATUS_RMSK                                           0x31
#define HWIO_CH1_SITE_DQ2_JCPLL_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL_STATUS_ADDR, HWIO_CH1_SITE_DQ2_JCPLL_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL_STATUS_BIAS_COUNT_EXPIRE_BMSK                         0x20
#define HWIO_CH1_SITE_DQ2_JCPLL_STATUS_BIAS_COUNT_EXPIRE_SHFT                          0x5
#define HWIO_CH1_SITE_DQ2_JCPLL_STATUS_LOCK_COUNT_EXPIRE_BMSK                         0x10
#define HWIO_CH1_SITE_DQ2_JCPLL_STATUS_LOCK_COUNT_EXPIRE_SHFT                          0x4
#define HWIO_CH1_SITE_DQ2_JCPLL_STATUS_ACTIVE_JCPLL_BMSK                               0x1
#define HWIO_CH1_SITE_DQ2_JCPLL_STATUS_ACTIVE_JCPLL_SHFT                               0x0

#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q4_ADDR                                    (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000040)
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q4_RMSK                                        0xffff
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q4_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q4_ADDR, HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q4_RMSK)
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q4_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q4_ADDR, m)
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q4_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q4_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q3_ADDR                                    (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000044)
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q3_RMSK                                        0xffff
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q3_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q3_ADDR, HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q3_RMSK)
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q3_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q3_ADDR, m)
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q3_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q3_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q2_ADDR                                    (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000048)
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q2_RMSK                                        0xffff
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q2_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q2_ADDR, HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q2_RMSK)
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q2_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q2_ADDR, m)
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q2_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q2_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q1_ADDR                                    (CH1_SITE_DQ2_SITE_REG_BASE      + 0x0000004c)
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q1_RMSK                                        0xffff
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q1_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q1_ADDR, HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q1_RMSK)
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q1_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q1_ADDR, m)
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q1_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ2_CALIB_CNTR_Q1_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ2_CALIB_CTRL_ADDR                                       (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000050)
#define HWIO_CH1_SITE_DQ2_CALIB_CTRL_RMSK                                             0x1f
#define HWIO_CH1_SITE_DQ2_CALIB_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CALIB_CTRL_ADDR, HWIO_CH1_SITE_DQ2_CALIB_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ2_CALIB_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CALIB_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_CALIB_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_CALIB_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_CALIB_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_CALIB_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ2_CALIB_CTRL_IN)
#define HWIO_CH1_SITE_DQ2_CALIB_CTRL_COUNT_RESET_BMSK                                 0x10
#define HWIO_CH1_SITE_DQ2_CALIB_CTRL_COUNT_RESET_SHFT                                  0x4
#define HWIO_CH1_SITE_DQ2_CALIB_CTRL_RFU_3_1_BMSK                                      0xe
#define HWIO_CH1_SITE_DQ2_CALIB_CTRL_RFU_3_1_SHFT                                      0x1
#define HWIO_CH1_SITE_DQ2_CALIB_CTRL_COUNT_ENABLE_BMSK                                 0x1
#define HWIO_CH1_SITE_DQ2_CALIB_CTRL_COUNT_ENABLE_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_ADDR                                     (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000060)
#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_RMSK                                         0x311f
#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_ADDR, HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_RMSK)
#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_ADDR, m)
#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_ADDR,v)
#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_ADDR,m,v,HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_IN)
#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_SW_OVERRIDE_BMSK                             0x2000
#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_SW_OVERRIDE_SHFT                                0xd
#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_QUADRANT_OVERRIDE_BMSK                       0x1000
#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_QUADRANT_OVERRIDE_SHFT                          0xc
#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_PUSH_BMSK                                     0x100
#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_PUSH_SHFT                                       0x8
#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_PULL_BMSK                                      0x10
#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_PULL_SHFT                                       0x4
#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_RFU_3_2_BMSK                                    0xc
#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_RFU_3_2_SHFT                                    0x2
#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_QUADRANT_BMSK                                   0x3
#define HWIO_CH1_SITE_DQ2_ALIGN_CONFIG_QUADRANT_SHFT                                   0x0

#define HWIO_CH1_SITE_DQ2_DEBUG_SELECT_ADDR                                     (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000080)
#define HWIO_CH1_SITE_DQ2_DEBUG_SELECT_RMSK                                           0xff
#define HWIO_CH1_SITE_DQ2_DEBUG_SELECT_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_DEBUG_SELECT_ADDR, HWIO_CH1_SITE_DQ2_DEBUG_SELECT_RMSK)
#define HWIO_CH1_SITE_DQ2_DEBUG_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_DEBUG_SELECT_ADDR, m)
#define HWIO_CH1_SITE_DQ2_DEBUG_SELECT_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_DEBUG_SELECT_ADDR,v)
#define HWIO_CH1_SITE_DQ2_DEBUG_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_DEBUG_SELECT_ADDR,m,v,HWIO_CH1_SITE_DQ2_DEBUG_SELECT_IN)
#define HWIO_CH1_SITE_DQ2_DEBUG_SELECT_SELECT_BMSK                                    0xff
#define HWIO_CH1_SITE_DQ2_DEBUG_SELECT_SELECT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ2_TEST_CLOCK_SELECT_ADDR                                (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000084)
#define HWIO_CH1_SITE_DQ2_TEST_CLOCK_SELECT_RMSK                                       0x3
#define HWIO_CH1_SITE_DQ2_TEST_CLOCK_SELECT_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_TEST_CLOCK_SELECT_ADDR, HWIO_CH1_SITE_DQ2_TEST_CLOCK_SELECT_RMSK)
#define HWIO_CH1_SITE_DQ2_TEST_CLOCK_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_TEST_CLOCK_SELECT_ADDR, m)
#define HWIO_CH1_SITE_DQ2_TEST_CLOCK_SELECT_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_TEST_CLOCK_SELECT_ADDR,v)
#define HWIO_CH1_SITE_DQ2_TEST_CLOCK_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_TEST_CLOCK_SELECT_ADDR,m,v,HWIO_CH1_SITE_DQ2_TEST_CLOCK_SELECT_IN)
#define HWIO_CH1_SITE_DQ2_TEST_CLOCK_SELECT_SELECT_BMSK                                0x3
#define HWIO_CH1_SITE_DQ2_TEST_CLOCK_SELECT_SELECT_SHFT                                0x0

#define HWIO_CH1_SITE_DQ2_CGC_CTRL_ADDR                                         (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000088)
#define HWIO_CH1_SITE_DQ2_CGC_CTRL_RMSK                                                0x7
#define HWIO_CH1_SITE_DQ2_CGC_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CGC_CTRL_ADDR, HWIO_CH1_SITE_DQ2_CGC_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ2_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CGC_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_CGC_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_CGC_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ2_CGC_CTRL_IN)
#define HWIO_CH1_SITE_DQ2_CGC_CTRL_DP_CLK_EN_BMSK                                      0x4
#define HWIO_CH1_SITE_DQ2_CGC_CTRL_DP_CLK_EN_SHFT                                      0x2
#define HWIO_CH1_SITE_DQ2_CGC_CTRL_DDR_CLK_EN_BMSK                                     0x2
#define HWIO_CH1_SITE_DQ2_CGC_CTRL_DDR_CLK_EN_SHFT                                     0x1
#define HWIO_CH1_SITE_DQ2_CGC_CTRL_CFG_CLK_EN_BMSK                                     0x1
#define HWIO_CH1_SITE_DQ2_CGC_CTRL_CFG_CLK_EN_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ2_JCPLL0_MODE_ADDR                                      (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000100)
#define HWIO_CH1_SITE_DQ2_JCPLL0_MODE_RMSK                                             0xf
#define HWIO_CH1_SITE_DQ2_JCPLL0_MODE_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL0_MODE_ADDR, HWIO_CH1_SITE_DQ2_JCPLL0_MODE_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL0_MODE_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL0_MODE_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_JCPLL0_MODE_ADDR,v)
#define HWIO_CH1_SITE_DQ2_JCPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_JCPLL0_MODE_ADDR,m,v,HWIO_CH1_SITE_DQ2_JCPLL0_MODE_IN)
#define HWIO_CH1_SITE_DQ2_JCPLL0_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH1_SITE_DQ2_JCPLL0_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH1_SITE_DQ2_JCPLL0_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH1_SITE_DQ2_JCPLL0_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH1_SITE_DQ2_JCPLL0_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH1_SITE_DQ2_JCPLL0_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH1_SITE_DQ2_JCPLL0_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH1_SITE_DQ2_JCPLL0_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ2_JCPLL0_L_VAL_ADDR                                     (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000104)
#define HWIO_CH1_SITE_DQ2_JCPLL0_L_VAL_RMSK                                           0xff
#define HWIO_CH1_SITE_DQ2_JCPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL0_L_VAL_ADDR, HWIO_CH1_SITE_DQ2_JCPLL0_L_VAL_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL0_L_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_JCPLL0_L_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_JCPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_JCPLL0_L_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ2_JCPLL0_L_VAL_IN)
#define HWIO_CH1_SITE_DQ2_JCPLL0_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH1_SITE_DQ2_JCPLL0_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ2_JCPLL0_M_VAL_ADDR                                     (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000108)
#define HWIO_CH1_SITE_DQ2_JCPLL0_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_DQ2_JCPLL0_M_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL0_M_VAL_ADDR, HWIO_CH1_SITE_DQ2_JCPLL0_M_VAL_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL0_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL0_M_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL0_M_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_JCPLL0_M_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_JCPLL0_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_JCPLL0_M_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ2_JCPLL0_M_VAL_IN)
#define HWIO_CH1_SITE_DQ2_JCPLL0_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_DQ2_JCPLL0_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ2_JCPLL0_N_VAL_ADDR                                     (CH1_SITE_DQ2_SITE_REG_BASE      + 0x0000010c)
#define HWIO_CH1_SITE_DQ2_JCPLL0_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_DQ2_JCPLL0_N_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL0_N_VAL_ADDR, HWIO_CH1_SITE_DQ2_JCPLL0_N_VAL_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL0_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL0_N_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL0_N_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_JCPLL0_N_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_JCPLL0_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_JCPLL0_N_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ2_JCPLL0_N_VAL_IN)
#define HWIO_CH1_SITE_DQ2_JCPLL0_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_DQ2_JCPLL0_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_ADDR                                 (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000110)
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_ADDR, HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_IN)
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH1_SITE_DQ2_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_ADDR                               (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000114)
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH1_SITE_DQ2_JCPLL0_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_ADDR                                 (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000118)
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_ADDR, HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_IN)
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH1_SITE_DQ2_JCPLL0_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH1_SITE_DQ2_JCPLL0_STATUS_ADDR                                    (CH1_SITE_DQ2_SITE_REG_BASE      + 0x0000011c)
#define HWIO_CH1_SITE_DQ2_JCPLL0_STATUS_RMSK                                       0x1ffff
#define HWIO_CH1_SITE_DQ2_JCPLL0_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL0_STATUS_ADDR, HWIO_CH1_SITE_DQ2_JCPLL0_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL0_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL0_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH1_SITE_DQ2_JCPLL0_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH1_SITE_DQ2_JCPLL0_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ2_JCPLL0_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ2_JCPLL1_MODE_ADDR                                      (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000140)
#define HWIO_CH1_SITE_DQ2_JCPLL1_MODE_RMSK                                             0xf
#define HWIO_CH1_SITE_DQ2_JCPLL1_MODE_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL1_MODE_ADDR, HWIO_CH1_SITE_DQ2_JCPLL1_MODE_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL1_MODE_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL1_MODE_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_JCPLL1_MODE_ADDR,v)
#define HWIO_CH1_SITE_DQ2_JCPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_JCPLL1_MODE_ADDR,m,v,HWIO_CH1_SITE_DQ2_JCPLL1_MODE_IN)
#define HWIO_CH1_SITE_DQ2_JCPLL1_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH1_SITE_DQ2_JCPLL1_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH1_SITE_DQ2_JCPLL1_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH1_SITE_DQ2_JCPLL1_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH1_SITE_DQ2_JCPLL1_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH1_SITE_DQ2_JCPLL1_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH1_SITE_DQ2_JCPLL1_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH1_SITE_DQ2_JCPLL1_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ2_JCPLL1_L_VAL_ADDR                                     (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000144)
#define HWIO_CH1_SITE_DQ2_JCPLL1_L_VAL_RMSK                                           0xff
#define HWIO_CH1_SITE_DQ2_JCPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL1_L_VAL_ADDR, HWIO_CH1_SITE_DQ2_JCPLL1_L_VAL_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL1_L_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_JCPLL1_L_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_JCPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_JCPLL1_L_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ2_JCPLL1_L_VAL_IN)
#define HWIO_CH1_SITE_DQ2_JCPLL1_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH1_SITE_DQ2_JCPLL1_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ2_JCPLL1_M_VAL_ADDR                                     (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000148)
#define HWIO_CH1_SITE_DQ2_JCPLL1_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_DQ2_JCPLL1_M_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL1_M_VAL_ADDR, HWIO_CH1_SITE_DQ2_JCPLL1_M_VAL_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL1_M_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_JCPLL1_M_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_JCPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_JCPLL1_M_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ2_JCPLL1_M_VAL_IN)
#define HWIO_CH1_SITE_DQ2_JCPLL1_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_DQ2_JCPLL1_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ2_JCPLL1_N_VAL_ADDR                                     (CH1_SITE_DQ2_SITE_REG_BASE      + 0x0000014c)
#define HWIO_CH1_SITE_DQ2_JCPLL1_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_DQ2_JCPLL1_N_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL1_N_VAL_ADDR, HWIO_CH1_SITE_DQ2_JCPLL1_N_VAL_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL1_N_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_JCPLL1_N_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_JCPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_JCPLL1_N_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ2_JCPLL1_N_VAL_IN)
#define HWIO_CH1_SITE_DQ2_JCPLL1_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_DQ2_JCPLL1_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_ADDR                                 (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000150)
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_ADDR, HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_IN)
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH1_SITE_DQ2_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_ADDR                               (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000154)
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH1_SITE_DQ2_JCPLL1_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_ADDR                                 (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000158)
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_ADDR, HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_IN)
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH1_SITE_DQ2_JCPLL1_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH1_SITE_DQ2_JCPLL1_STATUS_ADDR                                    (CH1_SITE_DQ2_SITE_REG_BASE      + 0x0000015c)
#define HWIO_CH1_SITE_DQ2_JCPLL1_STATUS_RMSK                                       0x1ffff
#define HWIO_CH1_SITE_DQ2_JCPLL1_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL1_STATUS_ADDR, HWIO_CH1_SITE_DQ2_JCPLL1_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ2_JCPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_JCPLL1_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ2_JCPLL1_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH1_SITE_DQ2_JCPLL1_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH1_SITE_DQ2_JCPLL1_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ2_JCPLL1_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_ADDR                               (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000180)
#define HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH1_SITE_DQ2_CK_RX0_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_ADDR                                 (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000184)
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_ADDR, HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_IN)
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH1_SITE_DQ2_CK_RX0_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH1_SITE_DQ2_CK_RX0_TEST_CTRL_ADDR                                 (CH1_SITE_DQ2_SITE_REG_BASE      + 0x00000188)
#define HWIO_CH1_SITE_DQ2_CK_RX0_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH1_SITE_DQ2_CK_RX0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CK_RX0_TEST_CTRL_ADDR, HWIO_CH1_SITE_DQ2_CK_RX0_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ2_CK_RX0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CK_RX0_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_CK_RX0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_CK_RX0_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_CK_RX0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_CK_RX0_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ2_CK_RX0_TEST_CTRL_IN)
#define HWIO_CH1_SITE_DQ2_CK_RX0_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH1_SITE_DQ2_CK_RX0_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH1_SITE_DQ2_CK_RX0_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH1_SITE_DQ2_CK_RX0_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH1_SITE_DQ2_CK_RX0_STATUS_ADDR                                    (CH1_SITE_DQ2_SITE_REG_BASE      + 0x0000018c)
#define HWIO_CH1_SITE_DQ2_CK_RX0_STATUS_RMSK                                          0xff
#define HWIO_CH1_SITE_DQ2_CK_RX0_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CK_RX0_STATUS_ADDR, HWIO_CH1_SITE_DQ2_CK_RX0_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ2_CK_RX0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CK_RX0_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ2_CK_RX0_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH1_SITE_DQ2_CK_RX0_STATUS_STATUS_SHFT                                    0x0

#define HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_ADDR                               (CH1_SITE_DQ2_SITE_REG_BASE      + 0x000001c0)
#define HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH1_SITE_DQ2_CK_RX1_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_ADDR                                 (CH1_SITE_DQ2_SITE_REG_BASE      + 0x000001c4)
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_ADDR, HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_IN)
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH1_SITE_DQ2_CK_RX1_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH1_SITE_DQ2_CK_RX1_TEST_CTRL_ADDR                                 (CH1_SITE_DQ2_SITE_REG_BASE      + 0x000001c8)
#define HWIO_CH1_SITE_DQ2_CK_RX1_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH1_SITE_DQ2_CK_RX1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CK_RX1_TEST_CTRL_ADDR, HWIO_CH1_SITE_DQ2_CK_RX1_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ2_CK_RX1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CK_RX1_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ2_CK_RX1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ2_CK_RX1_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ2_CK_RX1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ2_CK_RX1_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ2_CK_RX1_TEST_CTRL_IN)
#define HWIO_CH1_SITE_DQ2_CK_RX1_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH1_SITE_DQ2_CK_RX1_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH1_SITE_DQ2_CK_RX1_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH1_SITE_DQ2_CK_RX1_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH1_SITE_DQ2_CK_RX1_STATUS_ADDR                                    (CH1_SITE_DQ2_SITE_REG_BASE      + 0x000001cc)
#define HWIO_CH1_SITE_DQ2_CK_RX1_STATUS_RMSK                                          0xff
#define HWIO_CH1_SITE_DQ2_CK_RX1_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CK_RX1_STATUS_ADDR, HWIO_CH1_SITE_DQ2_CK_RX1_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ2_CK_RX1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ2_CK_RX1_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ2_CK_RX1_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH1_SITE_DQ2_CK_RX1_STATUS_STATUS_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: CH1_SITE_DQ3_SITE
 *--------------------------------------------------------------------------*/

#define CH1_SITE_DQ3_SITE_REG_BASE                                              (EBI1_PHY_CFG_BASE      + 0x00009800)

#define HWIO_CH1_SITE_DQ3_HW_VERSION_ADDR                                       (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000000)
#define HWIO_CH1_SITE_DQ3_HW_VERSION_RMSK                                       0xffffffff
#define HWIO_CH1_SITE_DQ3_HW_VERSION_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_HW_VERSION_ADDR, HWIO_CH1_SITE_DQ3_HW_VERSION_RMSK)
#define HWIO_CH1_SITE_DQ3_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_HW_VERSION_ADDR, m)
#define HWIO_CH1_SITE_DQ3_HW_VERSION_MAJOR_BMSK                                 0xf0000000
#define HWIO_CH1_SITE_DQ3_HW_VERSION_MAJOR_SHFT                                       0x1c
#define HWIO_CH1_SITE_DQ3_HW_VERSION_MINOR_BMSK                                  0xfff0000
#define HWIO_CH1_SITE_DQ3_HW_VERSION_MINOR_SHFT                                       0x10
#define HWIO_CH1_SITE_DQ3_HW_VERSION_STEP_BMSK                                      0xffff
#define HWIO_CH1_SITE_DQ3_HW_VERSION_STEP_SHFT                                         0x0

#define HWIO_CH1_SITE_DQ3_CORE_INFO_ADDR                                        (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000004)
#define HWIO_CH1_SITE_DQ3_CORE_INFO_RMSK                                              0xff
#define HWIO_CH1_SITE_DQ3_CORE_INFO_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CORE_INFO_ADDR, HWIO_CH1_SITE_DQ3_CORE_INFO_RMSK)
#define HWIO_CH1_SITE_DQ3_CORE_INFO_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CORE_INFO_ADDR, m)
#define HWIO_CH1_SITE_DQ3_CORE_INFO_CONFIGURATION_BMSK                                0xff
#define HWIO_CH1_SITE_DQ3_CORE_INFO_CONFIGURATION_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ3_HW_INFO_ADDR                                          (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000008)
#define HWIO_CH1_SITE_DQ3_HW_INFO_RMSK                                          0xffffffff
#define HWIO_CH1_SITE_DQ3_HW_INFO_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_HW_INFO_ADDR, HWIO_CH1_SITE_DQ3_HW_INFO_RMSK)
#define HWIO_CH1_SITE_DQ3_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_HW_INFO_ADDR, m)
#define HWIO_CH1_SITE_DQ3_HW_INFO_MAJOR_BMSK                                    0xff000000
#define HWIO_CH1_SITE_DQ3_HW_INFO_MAJOR_SHFT                                          0x18
#define HWIO_CH1_SITE_DQ3_HW_INFO_BRANCH_BMSK                                     0xff0000
#define HWIO_CH1_SITE_DQ3_HW_INFO_BRANCH_SHFT                                         0x10
#define HWIO_CH1_SITE_DQ3_HW_INFO_MINOR_BMSK                                        0xff00
#define HWIO_CH1_SITE_DQ3_HW_INFO_MINOR_SHFT                                           0x8
#define HWIO_CH1_SITE_DQ3_HW_INFO_ECO_BMSK                                            0xff
#define HWIO_CH1_SITE_DQ3_HW_INFO_ECO_SHFT                                             0x0

#define HWIO_CH1_SITE_DQ3_DDR_CLK_CTRL_ADDR                                     (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000020)
#define HWIO_CH1_SITE_DQ3_DDR_CLK_CTRL_RMSK                                            0xf
#define HWIO_CH1_SITE_DQ3_DDR_CLK_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_DDR_CLK_CTRL_ADDR, HWIO_CH1_SITE_DQ3_DDR_CLK_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ3_DDR_CLK_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_DDR_CLK_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_DDR_CLK_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_DDR_CLK_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_DDR_CLK_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_DDR_CLK_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ3_DDR_CLK_CTRL_IN)
#define HWIO_CH1_SITE_DQ3_DDR_CLK_CTRL_RFU_3_1_BMSK                                    0xe
#define HWIO_CH1_SITE_DQ3_DDR_CLK_CTRL_RFU_3_1_SHFT                                    0x1
#define HWIO_CH1_SITE_DQ3_DDR_CLK_CTRL_MODE_2X_EN_BMSK                                 0x1
#define HWIO_CH1_SITE_DQ3_DDR_CLK_CTRL_MODE_2X_EN_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_ADDR                              (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000024)
#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_RMSK                                     0xf
#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_ADDR, HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_IN)
#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_RFU_3_2_BMSK                             0xc
#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_RFU_3_2_SHFT                             0x2
#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_BMSK                       0x2
#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_SW_SWITCH_REQ_SHFT                       0x1
#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_BMSK                        0x1
#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_CTRL_SW_SWITCH_EN_SHFT                        0x0

#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_STATUS_ADDR                            (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000028)
#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_STATUS_RMSK                                   0x1
#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_STATUS_ADDR, HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_BMSK                 0x1
#define HWIO_CH1_SITE_DQ3_DDR_CLK_SWITCH_STATUS_JCPLL_LOCK_STATUS_SHFT                 0x0

#define HWIO_CH1_SITE_DQ3_JCPLL_CTRL_ADDR                                       (CH1_SITE_DQ3_SITE_REG_BASE      + 0x0000002c)
#define HWIO_CH1_SITE_DQ3_JCPLL_CTRL_RMSK                                           0x3fff
#define HWIO_CH1_SITE_DQ3_JCPLL_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL_CTRL_ADDR, HWIO_CH1_SITE_DQ3_JCPLL_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_JCPLL_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_JCPLL_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_JCPLL_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ3_JCPLL_CTRL_IN)
#define HWIO_CH1_SITE_DQ3_JCPLL_CTRL_SW_CTRL_EN_BMSK                                0x2000
#define HWIO_CH1_SITE_DQ3_JCPLL_CTRL_SW_CTRL_EN_SHFT                                   0xd
#define HWIO_CH1_SITE_DQ3_JCPLL_CTRL_SELECT_BMSK                                    0x1000
#define HWIO_CH1_SITE_DQ3_JCPLL_CTRL_SELECT_SHFT                                       0xc
#define HWIO_CH1_SITE_DQ3_JCPLL_CTRL_BIAS_COUNT_BMSK                                 0xfc0
#define HWIO_CH1_SITE_DQ3_JCPLL_CTRL_BIAS_COUNT_SHFT                                   0x6
#define HWIO_CH1_SITE_DQ3_JCPLL_CTRL_LOCK_COUNT_BMSK                                  0x3f
#define HWIO_CH1_SITE_DQ3_JCPLL_CTRL_LOCK_COUNT_SHFT                                   0x0

#define HWIO_CH1_SITE_DQ3_JCPLL_STATUS_ADDR                                     (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000030)
#define HWIO_CH1_SITE_DQ3_JCPLL_STATUS_RMSK                                           0x31
#define HWIO_CH1_SITE_DQ3_JCPLL_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL_STATUS_ADDR, HWIO_CH1_SITE_DQ3_JCPLL_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL_STATUS_BIAS_COUNT_EXPIRE_BMSK                         0x20
#define HWIO_CH1_SITE_DQ3_JCPLL_STATUS_BIAS_COUNT_EXPIRE_SHFT                          0x5
#define HWIO_CH1_SITE_DQ3_JCPLL_STATUS_LOCK_COUNT_EXPIRE_BMSK                         0x10
#define HWIO_CH1_SITE_DQ3_JCPLL_STATUS_LOCK_COUNT_EXPIRE_SHFT                          0x4
#define HWIO_CH1_SITE_DQ3_JCPLL_STATUS_ACTIVE_JCPLL_BMSK                               0x1
#define HWIO_CH1_SITE_DQ3_JCPLL_STATUS_ACTIVE_JCPLL_SHFT                               0x0

#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q4_ADDR                                    (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000040)
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q4_RMSK                                        0xffff
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q4_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q4_ADDR, HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q4_RMSK)
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q4_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q4_ADDR, m)
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q4_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q4_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q3_ADDR                                    (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000044)
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q3_RMSK                                        0xffff
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q3_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q3_ADDR, HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q3_RMSK)
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q3_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q3_ADDR, m)
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q3_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q3_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q2_ADDR                                    (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000048)
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q2_RMSK                                        0xffff
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q2_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q2_ADDR, HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q2_RMSK)
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q2_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q2_ADDR, m)
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q2_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q2_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q1_ADDR                                    (CH1_SITE_DQ3_SITE_REG_BASE      + 0x0000004c)
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q1_RMSK                                        0xffff
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q1_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q1_ADDR, HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q1_RMSK)
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q1_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q1_ADDR, m)
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q1_COUNT_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ3_CALIB_CNTR_Q1_COUNT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ3_CALIB_CTRL_ADDR                                       (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000050)
#define HWIO_CH1_SITE_DQ3_CALIB_CTRL_RMSK                                             0x1f
#define HWIO_CH1_SITE_DQ3_CALIB_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CALIB_CTRL_ADDR, HWIO_CH1_SITE_DQ3_CALIB_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ3_CALIB_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CALIB_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_CALIB_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_CALIB_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_CALIB_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_CALIB_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ3_CALIB_CTRL_IN)
#define HWIO_CH1_SITE_DQ3_CALIB_CTRL_COUNT_RESET_BMSK                                 0x10
#define HWIO_CH1_SITE_DQ3_CALIB_CTRL_COUNT_RESET_SHFT                                  0x4
#define HWIO_CH1_SITE_DQ3_CALIB_CTRL_RFU_3_1_BMSK                                      0xe
#define HWIO_CH1_SITE_DQ3_CALIB_CTRL_RFU_3_1_SHFT                                      0x1
#define HWIO_CH1_SITE_DQ3_CALIB_CTRL_COUNT_ENABLE_BMSK                                 0x1
#define HWIO_CH1_SITE_DQ3_CALIB_CTRL_COUNT_ENABLE_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_ADDR                                     (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000060)
#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_RMSK                                         0x311f
#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_ADDR, HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_RMSK)
#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_ADDR, m)
#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_ADDR,v)
#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_ADDR,m,v,HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_IN)
#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_SW_OVERRIDE_BMSK                             0x2000
#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_SW_OVERRIDE_SHFT                                0xd
#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_QUADRANT_OVERRIDE_BMSK                       0x1000
#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_QUADRANT_OVERRIDE_SHFT                          0xc
#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_PUSH_BMSK                                     0x100
#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_PUSH_SHFT                                       0x8
#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_PULL_BMSK                                      0x10
#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_PULL_SHFT                                       0x4
#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_RFU_3_2_BMSK                                    0xc
#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_RFU_3_2_SHFT                                    0x2
#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_QUADRANT_BMSK                                   0x3
#define HWIO_CH1_SITE_DQ3_ALIGN_CONFIG_QUADRANT_SHFT                                   0x0

#define HWIO_CH1_SITE_DQ3_DEBUG_SELECT_ADDR                                     (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000080)
#define HWIO_CH1_SITE_DQ3_DEBUG_SELECT_RMSK                                           0xff
#define HWIO_CH1_SITE_DQ3_DEBUG_SELECT_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_DEBUG_SELECT_ADDR, HWIO_CH1_SITE_DQ3_DEBUG_SELECT_RMSK)
#define HWIO_CH1_SITE_DQ3_DEBUG_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_DEBUG_SELECT_ADDR, m)
#define HWIO_CH1_SITE_DQ3_DEBUG_SELECT_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_DEBUG_SELECT_ADDR,v)
#define HWIO_CH1_SITE_DQ3_DEBUG_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_DEBUG_SELECT_ADDR,m,v,HWIO_CH1_SITE_DQ3_DEBUG_SELECT_IN)
#define HWIO_CH1_SITE_DQ3_DEBUG_SELECT_SELECT_BMSK                                    0xff
#define HWIO_CH1_SITE_DQ3_DEBUG_SELECT_SELECT_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ3_TEST_CLOCK_SELECT_ADDR                                (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000084)
#define HWIO_CH1_SITE_DQ3_TEST_CLOCK_SELECT_RMSK                                       0x3
#define HWIO_CH1_SITE_DQ3_TEST_CLOCK_SELECT_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_TEST_CLOCK_SELECT_ADDR, HWIO_CH1_SITE_DQ3_TEST_CLOCK_SELECT_RMSK)
#define HWIO_CH1_SITE_DQ3_TEST_CLOCK_SELECT_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_TEST_CLOCK_SELECT_ADDR, m)
#define HWIO_CH1_SITE_DQ3_TEST_CLOCK_SELECT_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_TEST_CLOCK_SELECT_ADDR,v)
#define HWIO_CH1_SITE_DQ3_TEST_CLOCK_SELECT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_TEST_CLOCK_SELECT_ADDR,m,v,HWIO_CH1_SITE_DQ3_TEST_CLOCK_SELECT_IN)
#define HWIO_CH1_SITE_DQ3_TEST_CLOCK_SELECT_SELECT_BMSK                                0x3
#define HWIO_CH1_SITE_DQ3_TEST_CLOCK_SELECT_SELECT_SHFT                                0x0

#define HWIO_CH1_SITE_DQ3_CGC_CTRL_ADDR                                         (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000088)
#define HWIO_CH1_SITE_DQ3_CGC_CTRL_RMSK                                                0x7
#define HWIO_CH1_SITE_DQ3_CGC_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CGC_CTRL_ADDR, HWIO_CH1_SITE_DQ3_CGC_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ3_CGC_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CGC_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_CGC_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_CGC_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_CGC_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_CGC_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ3_CGC_CTRL_IN)
#define HWIO_CH1_SITE_DQ3_CGC_CTRL_DP_CLK_EN_BMSK                                      0x4
#define HWIO_CH1_SITE_DQ3_CGC_CTRL_DP_CLK_EN_SHFT                                      0x2
#define HWIO_CH1_SITE_DQ3_CGC_CTRL_DDR_CLK_EN_BMSK                                     0x2
#define HWIO_CH1_SITE_DQ3_CGC_CTRL_DDR_CLK_EN_SHFT                                     0x1
#define HWIO_CH1_SITE_DQ3_CGC_CTRL_CFG_CLK_EN_BMSK                                     0x1
#define HWIO_CH1_SITE_DQ3_CGC_CTRL_CFG_CLK_EN_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ3_JCPLL0_MODE_ADDR                                      (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000100)
#define HWIO_CH1_SITE_DQ3_JCPLL0_MODE_RMSK                                             0xf
#define HWIO_CH1_SITE_DQ3_JCPLL0_MODE_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL0_MODE_ADDR, HWIO_CH1_SITE_DQ3_JCPLL0_MODE_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL0_MODE_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL0_MODE_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_JCPLL0_MODE_ADDR,v)
#define HWIO_CH1_SITE_DQ3_JCPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_JCPLL0_MODE_ADDR,m,v,HWIO_CH1_SITE_DQ3_JCPLL0_MODE_IN)
#define HWIO_CH1_SITE_DQ3_JCPLL0_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH1_SITE_DQ3_JCPLL0_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH1_SITE_DQ3_JCPLL0_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH1_SITE_DQ3_JCPLL0_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH1_SITE_DQ3_JCPLL0_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH1_SITE_DQ3_JCPLL0_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH1_SITE_DQ3_JCPLL0_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH1_SITE_DQ3_JCPLL0_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ3_JCPLL0_L_VAL_ADDR                                     (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000104)
#define HWIO_CH1_SITE_DQ3_JCPLL0_L_VAL_RMSK                                           0xff
#define HWIO_CH1_SITE_DQ3_JCPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL0_L_VAL_ADDR, HWIO_CH1_SITE_DQ3_JCPLL0_L_VAL_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL0_L_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_JCPLL0_L_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_JCPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_JCPLL0_L_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ3_JCPLL0_L_VAL_IN)
#define HWIO_CH1_SITE_DQ3_JCPLL0_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH1_SITE_DQ3_JCPLL0_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ3_JCPLL0_M_VAL_ADDR                                     (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000108)
#define HWIO_CH1_SITE_DQ3_JCPLL0_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_DQ3_JCPLL0_M_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL0_M_VAL_ADDR, HWIO_CH1_SITE_DQ3_JCPLL0_M_VAL_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL0_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL0_M_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL0_M_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_JCPLL0_M_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_JCPLL0_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_JCPLL0_M_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ3_JCPLL0_M_VAL_IN)
#define HWIO_CH1_SITE_DQ3_JCPLL0_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_DQ3_JCPLL0_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ3_JCPLL0_N_VAL_ADDR                                     (CH1_SITE_DQ3_SITE_REG_BASE      + 0x0000010c)
#define HWIO_CH1_SITE_DQ3_JCPLL0_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_DQ3_JCPLL0_N_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL0_N_VAL_ADDR, HWIO_CH1_SITE_DQ3_JCPLL0_N_VAL_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL0_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL0_N_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL0_N_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_JCPLL0_N_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_JCPLL0_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_JCPLL0_N_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ3_JCPLL0_N_VAL_IN)
#define HWIO_CH1_SITE_DQ3_JCPLL0_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_DQ3_JCPLL0_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_ADDR                                 (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000110)
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_ADDR, HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_IN)
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH1_SITE_DQ3_JCPLL0_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_ADDR                               (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000114)
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH1_SITE_DQ3_JCPLL0_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_ADDR                                 (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000118)
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_ADDR, HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_IN)
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH1_SITE_DQ3_JCPLL0_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH1_SITE_DQ3_JCPLL0_STATUS_ADDR                                    (CH1_SITE_DQ3_SITE_REG_BASE      + 0x0000011c)
#define HWIO_CH1_SITE_DQ3_JCPLL0_STATUS_RMSK                                       0x1ffff
#define HWIO_CH1_SITE_DQ3_JCPLL0_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL0_STATUS_ADDR, HWIO_CH1_SITE_DQ3_JCPLL0_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL0_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL0_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH1_SITE_DQ3_JCPLL0_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH1_SITE_DQ3_JCPLL0_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ3_JCPLL0_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ3_JCPLL1_MODE_ADDR                                      (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000140)
#define HWIO_CH1_SITE_DQ3_JCPLL1_MODE_RMSK                                             0xf
#define HWIO_CH1_SITE_DQ3_JCPLL1_MODE_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL1_MODE_ADDR, HWIO_CH1_SITE_DQ3_JCPLL1_MODE_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL1_MODE_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL1_MODE_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_JCPLL1_MODE_ADDR,v)
#define HWIO_CH1_SITE_DQ3_JCPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_JCPLL1_MODE_ADDR,m,v,HWIO_CH1_SITE_DQ3_JCPLL1_MODE_IN)
#define HWIO_CH1_SITE_DQ3_JCPLL1_MODE_PLL_PLLTEST_BMSK                                 0x8
#define HWIO_CH1_SITE_DQ3_JCPLL1_MODE_PLL_PLLTEST_SHFT                                 0x3
#define HWIO_CH1_SITE_DQ3_JCPLL1_MODE_PLL_RESET_N_BMSK                                 0x4
#define HWIO_CH1_SITE_DQ3_JCPLL1_MODE_PLL_RESET_N_SHFT                                 0x2
#define HWIO_CH1_SITE_DQ3_JCPLL1_MODE_PLL_BYPASSNL_BMSK                                0x2
#define HWIO_CH1_SITE_DQ3_JCPLL1_MODE_PLL_BYPASSNL_SHFT                                0x1
#define HWIO_CH1_SITE_DQ3_JCPLL1_MODE_PLL_OUTCTRL_BMSK                                 0x1
#define HWIO_CH1_SITE_DQ3_JCPLL1_MODE_PLL_OUTCTRL_SHFT                                 0x0

#define HWIO_CH1_SITE_DQ3_JCPLL1_L_VAL_ADDR                                     (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000144)
#define HWIO_CH1_SITE_DQ3_JCPLL1_L_VAL_RMSK                                           0xff
#define HWIO_CH1_SITE_DQ3_JCPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL1_L_VAL_ADDR, HWIO_CH1_SITE_DQ3_JCPLL1_L_VAL_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL1_L_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_JCPLL1_L_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_JCPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_JCPLL1_L_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ3_JCPLL1_L_VAL_IN)
#define HWIO_CH1_SITE_DQ3_JCPLL1_L_VAL_PLL_L_BMSK                                     0xff
#define HWIO_CH1_SITE_DQ3_JCPLL1_L_VAL_PLL_L_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ3_JCPLL1_M_VAL_ADDR                                     (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000148)
#define HWIO_CH1_SITE_DQ3_JCPLL1_M_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_DQ3_JCPLL1_M_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL1_M_VAL_ADDR, HWIO_CH1_SITE_DQ3_JCPLL1_M_VAL_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL1_M_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_JCPLL1_M_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_JCPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_JCPLL1_M_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ3_JCPLL1_M_VAL_IN)
#define HWIO_CH1_SITE_DQ3_JCPLL1_M_VAL_PLL_M_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_DQ3_JCPLL1_M_VAL_PLL_M_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ3_JCPLL1_N_VAL_ADDR                                     (CH1_SITE_DQ3_SITE_REG_BASE      + 0x0000014c)
#define HWIO_CH1_SITE_DQ3_JCPLL1_N_VAL_RMSK                                        0x7ffff
#define HWIO_CH1_SITE_DQ3_JCPLL1_N_VAL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL1_N_VAL_ADDR, HWIO_CH1_SITE_DQ3_JCPLL1_N_VAL_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL1_N_VAL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_JCPLL1_N_VAL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_JCPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_JCPLL1_N_VAL_ADDR,m,v,HWIO_CH1_SITE_DQ3_JCPLL1_N_VAL_IN)
#define HWIO_CH1_SITE_DQ3_JCPLL1_N_VAL_PLL_N_BMSK                                  0x7ffff
#define HWIO_CH1_SITE_DQ3_JCPLL1_N_VAL_PLL_N_SHFT                                      0x0

#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_ADDR                                 (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000150)
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_ADDR, HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_IN)
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_RFU_31_25_BMSK                       0xfe000000
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_RFU_31_25_SHFT                             0x19
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_MN_EN_BMSK                            0x1000000
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_MN_EN_SHFT                                 0x18
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_RFU_23_22_BMSK                         0xc00000
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_RFU_23_22_SHFT                             0x16
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_VCO_SEL_BMSK                           0x300000
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_VCO_SEL_SHFT                               0x14
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_RFU_19_15_BMSK                          0xf8000
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_RFU_19_15_SHFT                              0xf
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_PRE_DIV_RATIO_BMSK                       0x7000
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_PRE_DIV_RATIO_SHFT                          0xc
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_RFU_11_10_BMSK                            0xc00
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_RFU_11_10_SHFT                              0xa
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_POST_DIV_RATIO_BMSK                       0x300
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_POST_DIV_RATIO_SHFT                         0x8
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_OUTPUT_INV_BMSK                            0x80
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_OUTPUT_INV_SHFT                             0x7
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_BMSK                        0x40
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_DIFF_90_SHFT                         0x6
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_BMSK                         0x20
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_DIFF_0_SHFT                          0x5
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_BMSK                        0x10
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_TEST_SHFT                         0x4
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_BMSK                        0x8
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_EARLY_SHFT                        0x3
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_BMSK                         0x4
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_AUX2_SHFT                         0x2
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_BMSK                          0x2
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_AUX_SHFT                          0x1
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_BMSK                         0x1
#define HWIO_CH1_SITE_DQ3_JCPLL1_USER_CTRL_PLLOUT_LV_MAIN_SHFT                         0x0

#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_ADDR                               (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000154)
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_RMSK                               0xffffffff
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_RFU_31_26_BMSK                     0xfc000000
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_RFU_31_26_SHFT                           0x1a
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_FB_CLK_EN_BMSK                      0x2000000
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_FB_CLK_EN_SHFT                           0x19
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_RFU_24_BMSK                         0x1000000
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_RFU_24_SHFT                              0x18
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_PFD_DZSEL_BMSK                       0xc00000
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_PFD_DZSEL_SHFT                           0x16
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_ICP_DIV_BMSK                         0x300000
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_ICP_DIV_SHFT                             0x14
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_IREG_DIV_BMSK                         0xc0000
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_IREG_DIV_SHFT                            0x12
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_RFU_17_16_BMSK                        0x30000
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_RFU_17_16_SHFT                           0x10
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_BMSK                     0x8000
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_VREF_REF_MODE_SHFT                        0xf
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_BMSK                      0x4000
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_VCO_REF_MODE_SHFT                         0xe
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_BMSK                       0x3000
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_CFG_LOCKDET_SHFT                          0xc
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_FORCE_ISEED_BMSK                        0x800
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_FORCE_ISEED_SHFT                          0xb
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_COARSE_GM_BMSK                          0x600
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_COARSE_GM_SHFT                            0x9
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_BMSK                   0x100
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_FILTER_LOOP_ZERO_SHFT                     0x8
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_BMSK                    0x80
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_FILTER_LOOP_MODE_SHFT                     0x7
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_BMSK                     0x60
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_FILTER_RESISTOR_SHFT                      0x5
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_BMSK                       0x10
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_GMC_SLEW_MODE_SHFT                        0x4
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_RFU_3_0_BMSK                              0xf
#define HWIO_CH1_SITE_DQ3_JCPLL1_CONFIG_CTRL_RFU_3_0_SHFT                              0x0

#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_ADDR                                 (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000158)
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_RMSK                                 0xffffffff
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_ADDR, HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_IN)
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_RFU_31_21_BMSK                       0xffe00000
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_RFU_31_21_SHFT                             0x15
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_NGEN_CFG_BMSK                          0x1c0000
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_NGEN_CFG_SHFT                              0x12
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_NGEN_EN_BMSK                            0x20000
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_NGEN_EN_SHFT                               0x11
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_BMSK                    0x18000
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_NMOSC_FREQ_CTRL_SHFT                        0xf
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_NMOSC_EN_BMSK                            0x4000
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_NMOSC_EN_SHFT                               0xe
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_FORCE_PFD_UP_BMSK                        0x2000
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_FORCE_PFD_UP_SHFT                           0xd
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_BMSK                      0x1000
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_FORCE_PFD_DOWN_SHFT                         0xc
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_TEST_OUT_SEL_BMSK                         0x800
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_TEST_OUT_SEL_SHFT                           0xb
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_ICP_TST_EN_BMSK                           0x400
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_ICP_TST_EN_SHFT                             0xa
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_ICP_EXT_SEL_BMSK                          0x200
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_ICP_EXT_SEL_SHFT                            0x9
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_DTEST_SEL_BMSK                            0x180
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_DTEST_SEL_SHFT                              0x7
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_BYP_TESTAMP_BMSK                           0x40
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_BYP_TESTAMP_SHFT                            0x6
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_ATEST1_SEL_BMSK                            0x30
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_ATEST1_SEL_SHFT                             0x4
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_ATEST0_SEL_BMSK                             0xc
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_ATEST0_SEL_SHFT                             0x2
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_ATEST1_EN_BMSK                              0x2
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_ATEST1_EN_SHFT                              0x1
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_ATEST0_EN_BMSK                              0x1
#define HWIO_CH1_SITE_DQ3_JCPLL1_TEST_CTRL_ATEST0_EN_SHFT                              0x0

#define HWIO_CH1_SITE_DQ3_JCPLL1_STATUS_ADDR                                    (CH1_SITE_DQ3_SITE_REG_BASE      + 0x0000015c)
#define HWIO_CH1_SITE_DQ3_JCPLL1_STATUS_RMSK                                       0x1ffff
#define HWIO_CH1_SITE_DQ3_JCPLL1_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL1_STATUS_ADDR, HWIO_CH1_SITE_DQ3_JCPLL1_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ3_JCPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_JCPLL1_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ3_JCPLL1_STATUS_PLL_LOCK_DET_BMSK                          0x10000
#define HWIO_CH1_SITE_DQ3_JCPLL1_STATUS_PLL_LOCK_DET_SHFT                             0x10
#define HWIO_CH1_SITE_DQ3_JCPLL1_STATUS_PLL_D_BMSK                                  0xffff
#define HWIO_CH1_SITE_DQ3_JCPLL1_STATUS_PLL_D_SHFT                                     0x0

#define HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_ADDR                               (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000180)
#define HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH1_SITE_DQ3_CK_RX0_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_ADDR                                 (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000184)
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_ADDR, HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_IN)
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH1_SITE_DQ3_CK_RX0_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH1_SITE_DQ3_CK_RX0_TEST_CTRL_ADDR                                 (CH1_SITE_DQ3_SITE_REG_BASE      + 0x00000188)
#define HWIO_CH1_SITE_DQ3_CK_RX0_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH1_SITE_DQ3_CK_RX0_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CK_RX0_TEST_CTRL_ADDR, HWIO_CH1_SITE_DQ3_CK_RX0_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ3_CK_RX0_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CK_RX0_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_CK_RX0_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_CK_RX0_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_CK_RX0_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_CK_RX0_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ3_CK_RX0_TEST_CTRL_IN)
#define HWIO_CH1_SITE_DQ3_CK_RX0_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH1_SITE_DQ3_CK_RX0_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH1_SITE_DQ3_CK_RX0_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH1_SITE_DQ3_CK_RX0_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH1_SITE_DQ3_CK_RX0_STATUS_ADDR                                    (CH1_SITE_DQ3_SITE_REG_BASE      + 0x0000018c)
#define HWIO_CH1_SITE_DQ3_CK_RX0_STATUS_RMSK                                          0xff
#define HWIO_CH1_SITE_DQ3_CK_RX0_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CK_RX0_STATUS_ADDR, HWIO_CH1_SITE_DQ3_CK_RX0_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ3_CK_RX0_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CK_RX0_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ3_CK_RX0_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH1_SITE_DQ3_CK_RX0_STATUS_STATUS_SHFT                                    0x0

#define HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_ADDR                               (CH1_SITE_DQ3_SITE_REG_BASE      + 0x000001c0)
#define HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_RMSK                                     0xff
#define HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_ADDR, HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_IN)
#define HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_RFU_7_4_BMSK                             0xf0
#define HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_RFU_7_4_SHFT                              0x4
#define HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_BMSK                           0x8
#define HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_RX_BIAS_EN_SHFT                           0x3
#define HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_RFU_2_0_BMSK                              0x7
#define HWIO_CH1_SITE_DQ3_CK_RX1_CONFIG_CTRL_RFU_2_0_SHFT                              0x0

#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_ADDR                                 (CH1_SITE_DQ3_SITE_REG_BASE      + 0x000001c4)
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_RMSK                                    0x100ff
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_ADDR, HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_IN)
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_RX_PU_BMSK                              0x10000
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_RX_PU_SHFT                                 0x10
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_LVDS_RX_EN_BMSK                            0x80
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_LVDS_RX_EN_SHFT                             0x7
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_SE_CLK_EN_BMSK                             0x40
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_SE_CLK_EN_SHFT                              0x6
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_BMSK                         0x20
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_FB_SE_CLK_SEL_SHFT                          0x5
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_FB_EN_BMSK                                 0x10
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_FB_EN_SHFT                                  0x4
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_REGULATOR_BYPASS_BMSK                       0x8
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_REGULATOR_BYPASS_SHFT                       0x3
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_RFU_2_0_BMSK                                0x7
#define HWIO_CH1_SITE_DQ3_CK_RX1_USER_CTRL_RFU_2_0_SHFT                                0x0

#define HWIO_CH1_SITE_DQ3_CK_RX1_TEST_CTRL_ADDR                                 (CH1_SITE_DQ3_SITE_REG_BASE      + 0x000001c8)
#define HWIO_CH1_SITE_DQ3_CK_RX1_TEST_CTRL_RMSK                                       0xff
#define HWIO_CH1_SITE_DQ3_CK_RX1_TEST_CTRL_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CK_RX1_TEST_CTRL_ADDR, HWIO_CH1_SITE_DQ3_CK_RX1_TEST_CTRL_RMSK)
#define HWIO_CH1_SITE_DQ3_CK_RX1_TEST_CTRL_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CK_RX1_TEST_CTRL_ADDR, m)
#define HWIO_CH1_SITE_DQ3_CK_RX1_TEST_CTRL_OUT(v)      \
        out_dword(HWIO_CH1_SITE_DQ3_CK_RX1_TEST_CTRL_ADDR,v)
#define HWIO_CH1_SITE_DQ3_CK_RX1_TEST_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_CH1_SITE_DQ3_CK_RX1_TEST_CTRL_ADDR,m,v,HWIO_CH1_SITE_DQ3_CK_RX1_TEST_CTRL_IN)
#define HWIO_CH1_SITE_DQ3_CK_RX1_TEST_CTRL_ATEST_EN_BMSK                              0x80
#define HWIO_CH1_SITE_DQ3_CK_RX1_TEST_CTRL_ATEST_EN_SHFT                               0x7
#define HWIO_CH1_SITE_DQ3_CK_RX1_TEST_CTRL_RFU_6_0_BMSK                               0x7f
#define HWIO_CH1_SITE_DQ3_CK_RX1_TEST_CTRL_RFU_6_0_SHFT                                0x0

#define HWIO_CH1_SITE_DQ3_CK_RX1_STATUS_ADDR                                    (CH1_SITE_DQ3_SITE_REG_BASE      + 0x000001cc)
#define HWIO_CH1_SITE_DQ3_CK_RX1_STATUS_RMSK                                          0xff
#define HWIO_CH1_SITE_DQ3_CK_RX1_STATUS_IN          \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CK_RX1_STATUS_ADDR, HWIO_CH1_SITE_DQ3_CK_RX1_STATUS_RMSK)
#define HWIO_CH1_SITE_DQ3_CK_RX1_STATUS_INM(m)      \
        in_dword_masked(HWIO_CH1_SITE_DQ3_CK_RX1_STATUS_ADDR, m)
#define HWIO_CH1_SITE_DQ3_CK_RX1_STATUS_STATUS_BMSK                                   0xff
#define HWIO_CH1_SITE_DQ3_CK_RX1_STATUS_STATUS_SHFT                                    0x0

/*----------------------------------------------------------------------------
 * MODULE: EBI1_AHB2PHY_BROADCAST_SWMAN
 *--------------------------------------------------------------------------*/

#define EBI1_AHB2PHY_BROADCAST_SWMAN_REG_BASE                                     (EBI1_PHY_CFG_BASE      + 0x0001f800)

#define HWIO_EBI1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_ADDR(n)                       (EBI1_AHB2PHY_BROADCAST_SWMAN_REG_BASE      + 0x00000000 + 0x4 * (n))
#define HWIO_EBI1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_RMSK                          0xffffffff
#define HWIO_EBI1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_MAXn                                 255
#define HWIO_EBI1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_INI(n)        \
        in_dword_masked(HWIO_EBI1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_ADDR(n), HWIO_EBI1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_RMSK)
#define HWIO_EBI1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_INMI(n,mask)    \
        in_dword_masked(HWIO_EBI1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_ADDR(n), mask)
#define HWIO_EBI1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_OUTI(n,val)    \
        out_dword(HWIO_EBI1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_ADDR(n),val)
#define HWIO_EBI1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_EBI1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_ADDR(n),mask,val,HWIO_EBI1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_INI(n))
#define HWIO_EBI1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_BROADCAST_SPACE_BMSK          0xffffffff
#define HWIO_EBI1_AHB2PHY_BROADCAST_ADDRESS_SPACE_n_BROADCAST_SPACE_SHFT                 0x0

/*----------------------------------------------------------------------------
 * MODULE: EBI1_AHB2PHY_SWMAN
 *--------------------------------------------------------------------------*/

#define EBI1_AHB2PHY_SWMAN_REG_BASE                                               (EBI1_PHY_CFG_BASE      + 0x0001f000)

#define HWIO_EBI1_HW_VERSION_ADDR                                                 (EBI1_AHB2PHY_SWMAN_REG_BASE      + 0x00000000)
#define HWIO_EBI1_HW_VERSION_RMSK                                                   0xffffff
#define HWIO_EBI1_HW_VERSION_IN          \
        in_dword_masked(HWIO_EBI1_HW_VERSION_ADDR, HWIO_EBI1_HW_VERSION_RMSK)
#define HWIO_EBI1_HW_VERSION_INM(m)      \
        in_dword_masked(HWIO_EBI1_HW_VERSION_ADDR, m)
#define HWIO_EBI1_HW_VERSION_MAJOR_BMSK                                             0xff0000
#define HWIO_EBI1_HW_VERSION_MAJOR_SHFT                                                 0x10
#define HWIO_EBI1_HW_VERSION_MINOR_BMSK                                               0xff00
#define HWIO_EBI1_HW_VERSION_MINOR_SHFT                                                  0x8
#define HWIO_EBI1_HW_VERSION_STEP_BMSK                                                  0xff
#define HWIO_EBI1_HW_VERSION_STEP_SHFT                                                   0x0

#define HWIO_EBI1_HW_INFO_ADDR                                                    (EBI1_AHB2PHY_SWMAN_REG_BASE      + 0x00000004)
#define HWIO_EBI1_HW_INFO_RMSK                                                    0xffffffff
#define HWIO_EBI1_HW_INFO_IN          \
        in_dword_masked(HWIO_EBI1_HW_INFO_ADDR, HWIO_EBI1_HW_INFO_RMSK)
#define HWIO_EBI1_HW_INFO_INM(m)      \
        in_dword_masked(HWIO_EBI1_HW_INFO_ADDR, m)
#define HWIO_EBI1_HW_INFO_HW_MAJOR_BMSK                                           0xff000000
#define HWIO_EBI1_HW_INFO_HW_MAJOR_SHFT                                                 0x18
#define HWIO_EBI1_HW_INFO_HW_BRANCH_BMSK                                            0xff0000
#define HWIO_EBI1_HW_INFO_HW_BRANCH_SHFT                                                0x10
#define HWIO_EBI1_HW_INFO_HW_MINOR_BMSK                                               0xff00
#define HWIO_EBI1_HW_INFO_HW_MINOR_SHFT                                                  0x8
#define HWIO_EBI1_HW_INFO_HW_ECO_BMSK                                                   0xff
#define HWIO_EBI1_HW_INFO_HW_ECO_SHFT                                                    0x0

#define HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR                             (EBI1_AHB2PHY_SWMAN_REG_BASE      + 0x00000008)
#define HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_LOWER_RMSK                             0xffffffff
#define HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_LOWER_IN          \
        in_dword_masked(HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR, HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_LOWER_RMSK)
#define HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_LOWER_INM(m)      \
        in_dword_masked(HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR, m)
#define HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_LOWER_OUT(v)      \
        out_dword(HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR,v)
#define HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_LOWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_LOWER_ADDR,m,v,HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_LOWER_IN)
#define HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_LOWER_BROADCAST_EN_LOWER_BMSK          0xffffffff
#define HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_LOWER_BROADCAST_EN_LOWER_SHFT                 0x0

#define HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR                             (EBI1_AHB2PHY_SWMAN_REG_BASE      + 0x0000000c)
#define HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_UPPER_RMSK                             0x3fffffff
#define HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_UPPER_IN          \
        in_dword_masked(HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR, HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_UPPER_RMSK)
#define HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_UPPER_INM(m)      \
        in_dword_masked(HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR, m)
#define HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_UPPER_OUT(v)      \
        out_dword(HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR,v)
#define HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_UPPER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_UPPER_ADDR,m,v,HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_UPPER_IN)
#define HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_UPPER_BROADCAST_EN_UPPER_BMSK          0x3fffffff
#define HWIO_EBI1_AHB2PHY_BROADCAST_EN_CFG_UPPER_BROADCAST_EN_UPPER_SHFT                 0x0

#define HWIO_EBI1_AHB2PHY_TOP_CFG_ADDR                                            (EBI1_AHB2PHY_SWMAN_REG_BASE      + 0x00000010)
#define HWIO_EBI1_AHB2PHY_TOP_CFG_RMSK                                                  0x33
#define HWIO_EBI1_AHB2PHY_TOP_CFG_IN          \
        in_dword_masked(HWIO_EBI1_AHB2PHY_TOP_CFG_ADDR, HWIO_EBI1_AHB2PHY_TOP_CFG_RMSK)
#define HWIO_EBI1_AHB2PHY_TOP_CFG_INM(m)      \
        in_dword_masked(HWIO_EBI1_AHB2PHY_TOP_CFG_ADDR, m)
#define HWIO_EBI1_AHB2PHY_TOP_CFG_OUT(v)      \
        out_dword(HWIO_EBI1_AHB2PHY_TOP_CFG_ADDR,v)
#define HWIO_EBI1_AHB2PHY_TOP_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_EBI1_AHB2PHY_TOP_CFG_ADDR,m,v,HWIO_EBI1_AHB2PHY_TOP_CFG_IN)
#define HWIO_EBI1_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_BMSK                                0x30
#define HWIO_EBI1_AHB2PHY_TOP_CFG_WRITE_WAIT_STATES_SHFT                                 0x4
#define HWIO_EBI1_AHB2PHY_TOP_CFG_READ_WAIT_STATES_BMSK                                  0x3
#define HWIO_EBI1_AHB2PHY_TOP_CFG_READ_WAIT_STATES_SHFT                                  0x0

#define HWIO_EBI1_AHB2PHY_DEBUG_BUS_CFG_ADDR                                      (EBI1_AHB2PHY_SWMAN_REG_BASE      + 0x00000014)
#define HWIO_EBI1_AHB2PHY_DEBUG_BUS_CFG_RMSK                                             0x3
#define HWIO_EBI1_AHB2PHY_DEBUG_BUS_CFG_IN          \
        in_dword_masked(HWIO_EBI1_AHB2PHY_DEBUG_BUS_CFG_ADDR, HWIO_EBI1_AHB2PHY_DEBUG_BUS_CFG_RMSK)
#define HWIO_EBI1_AHB2PHY_DEBUG_BUS_CFG_INM(m)      \
        in_dword_masked(HWIO_EBI1_AHB2PHY_DEBUG_BUS_CFG_ADDR, m)
#define HWIO_EBI1_AHB2PHY_DEBUG_BUS_CFG_OUT(v)      \
        out_dword(HWIO_EBI1_AHB2PHY_DEBUG_BUS_CFG_ADDR,v)
#define HWIO_EBI1_AHB2PHY_DEBUG_BUS_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_EBI1_AHB2PHY_DEBUG_BUS_CFG_ADDR,m,v,HWIO_EBI1_AHB2PHY_DEBUG_BUS_CFG_IN)
#define HWIO_EBI1_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_BMSK                               0x3
#define HWIO_EBI1_AHB2PHY_DEBUG_BUS_CFG_DEBUG_BUS_SEL_SHFT                               0x0

/*----------------------------------------------------------------------------
 * MODULE: GCC_CLK_CTL_REG
 *--------------------------------------------------------------------------*/
#define HWIO_GCC_BIMC_MISC_RMSK                                                                         0x7f0f3f
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_SEL_STATUS_BMSK                                               0x400000
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_SEL_STATUS_SHFT                                                   0x16
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_BMSK                                               0x3f0000
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_SHFT                                                   0x10
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_BMSK                                                      0x800
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_SHFT                                                        0xb
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_MODE_EN_BMSK                                                    0x400
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_MODE_EN_SHFT                                                      0xa
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_BMSK                                                    0x200
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_SHFT                                                      0x9
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_BMSK                                                         0x100
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_SHFT                                                           0x8
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_CLK_2X_MODE_BMSK                                                  0x20
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_CLK_2X_MODE_SHFT                                                   0x5
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_BYPASS_BMSK                                                       0x10
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_BYPASS_SHFT                                                        0x4
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_BMSK                                                           0xf
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_SHFT                                                           0x0
#endif /* __DDR_HWIO__ */
