

================================================================
== Vivado HLS Report for 'nco'
================================================================
* Date:           Mon Nov 27 23:32:34 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        nco
* Solution:       zybe
* Product family: zynq
* Target device:  xc7z010clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.25|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     10|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     93|
|Register         |        -|      -|    147|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      0|    147|    103|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |sinarray_V_U  |nco_sinarray_V  |        2|  0|   0|  1024|   22|     1|        22528|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+
    |Total         |                |        2|  0|   0|  1024|   22|     1|        22528|
    +--------------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |dataout_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |dataout_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |phasein_V_0_load_A          |    and   |      0|  0|   2|           1|           1|
    |phasein_V_0_load_B          |    and   |      0|  0|   2|           1|           1|
    |dataout_V_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |phasein_V_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  10|           8|           6|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  27|          5|    1|          5|
    |dataout_V_1_data_out   |   9|          2|   32|         64|
    |dataout_V_1_state      |  15|          3|    2|          6|
    |dataout_V_TDATA_blk_n  |   9|          2|    1|          2|
    |phasein_V_0_data_out   |   9|          2|   32|         64|
    |phasein_V_0_state      |  15|          3|    2|          6|
    |phasein_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  93|         19|   71|        149|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   4|   0|    4|          0|
    |dataout_V_1_payload_A  |  32|   0|   32|          0|
    |dataout_V_1_payload_B  |  32|   0|   32|          0|
    |dataout_V_1_sel_rd     |   1|   0|    1|          0|
    |dataout_V_1_sel_wr     |   1|   0|    1|          0|
    |dataout_V_1_state      |   2|   0|    2|          0|
    |phasein_V_0_payload_A  |  32|   0|   32|          0|
    |phasein_V_0_payload_B  |  32|   0|   32|          0|
    |phasein_V_0_sel_rd     |   1|   0|    1|          0|
    |phasein_V_0_sel_wr     |   1|   0|    1|          0|
    |phasein_V_0_state      |   2|   0|    2|          0|
    |tmp_2_reg_125          |   7|   0|    7|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 147|   0|  147|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------+-----+-----+--------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_none |      nco     | return value |
|ap_rst_n          |  in |    1| ap_ctrl_none |      nco     | return value |
|phasein_V_TDATA   |  in |   32|     axis     |   phasein_V  |    pointer   |
|phasein_V_TVALID  |  in |    1|     axis     |   phasein_V  |    pointer   |
|phasein_V_TREADY  | out |    1|     axis     |   phasein_V  |    pointer   |
|dataout_V_TDATA   | out |   32|     axis     |   dataout_V  |    pointer   |
|dataout_V_TVALID  | out |    1|     axis     |   dataout_V  |    pointer   |
|dataout_V_TREADY  |  in |    1|     axis     |   dataout_V  |    pointer   |
|params_V_Addr_A   | out |   32|     bram     |   params_V   |     array    |
|params_V_EN_A     | out |    1|     bram     |   params_V   |     array    |
|params_V_WEN_A    | out |    4|     bram     |   params_V   |     array    |
|params_V_Din_A    | out |   32|     bram     |   params_V   |     array    |
|params_V_Dout_A   |  in |   32|     bram     |   params_V   |     array    |
|params_V_Clk_A    | out |    1|     bram     |   params_V   |     array    |
|params_V_Rst_A    | out |    1|     bram     |   params_V   |     array    |
+------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: tmp29 (14)  [2/2] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:9  %tmp29 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %phasein_V)


 <State 2>: 3.25ns
ST_2: tmp29 (14)  [1/2] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:9  %tmp29 = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %phasein_V)

ST_2: tmp_cast (15)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:20
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:10  %tmp_cast = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %tmp29, i32 12, i32 21)

ST_2: tmp_1_cast (16)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:20
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:11  %tmp_1_cast = zext i10 %tmp_cast to i32

ST_2: sinarray_V_addr (17)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:20
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:12  %sinarray_V_addr = getelementptr [1024 x i22]* @sinarray_V, i32 0, i32 %tmp_1_cast

ST_2: tmp_data_V (18)  [2/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:20
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:13  %tmp_data_V = load i22* %sinarray_V_addr, align 4

ST_2: tmp_2 (20)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:23
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:15  %tmp_2 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %tmp29, i32 24, i32 30)


 <State 3>: 3.25ns
ST_3: tmp_data_V (18)  [1/2] 3.25ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:20
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:13  %tmp_data_V = load i22* %sinarray_V_addr, align 4

ST_3: tmp_data_V_cast (19)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:20
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:14  %tmp_data_V_cast = zext i22 %tmp_data_V to i24

ST_3: tmp_121 (21)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:23
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:16  %tmp_121 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i7.i24(i1 false, i7 %tmp_2, i24 %tmp_data_V_cast)

ST_3: StgValue_15 (22)  [2/2] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:23
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:17  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dataout_V, i32 %tmp_121)


 <State 4>: 0.00ns
ST_4: StgValue_16 (5)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %phasein_V), !map !69

ST_4: StgValue_17 (6)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dataout_V), !map !79

ST_4: StgValue_18 (7)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:2  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %params_V), !map !89

ST_4: StgValue_19 (8)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:3  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @nco_str) nounwind

ST_4: StgValue_20 (9)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:9
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:4  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_4: StgValue_21 (10)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:5  call void (...)* @_ssdm_op_SpecInterface(i32* %phasein_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_4: StgValue_22 (11)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:6  call void (...)* @_ssdm_op_SpecInterface(i32* %dataout_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_4: StgValue_23 (12)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:7  call void (...)* @_ssdm_op_SpecMemCore([1024 x i32]* %params_V, [1 x i8]* @p_str2, [12 x i8]* @p_str6, [1 x i8]* @p_str2, i32 -1, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_4: StgValue_24 (13)  [1/1] 0.00ns
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:8  call void (...)* @_ssdm_op_SpecInterface([1024 x i32]* %params_V, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind

ST_4: StgValue_25 (22)  [1/2] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:23
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:17  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dataout_V, i32 %tmp_121)

ST_4: StgValue_26 (23)  [1/1] 0.00ns  loc: Z:/Documents/workspace/zysh101/src/hls/nco.cpp:24
_ZNK13ap_fixed_baseILi24ELi12ELb0EL9ap_q_mode5EL9ap_o_mode3ELi0EE6to_intEv.exit:18  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ phasein_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dataout_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ params_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=bram:ce=0
Port [ sinarray_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp29           (read          ) [ 00000]
tmp_cast        (partselect    ) [ 00000]
tmp_1_cast      (zext          ) [ 00000]
sinarray_V_addr (getelementptr ) [ 00010]
tmp_2           (partselect    ) [ 00010]
tmp_data_V      (load          ) [ 00000]
tmp_data_V_cast (zext          ) [ 00000]
tmp_121         (bitconcatenate) [ 00001]
StgValue_16     (specbitsmap   ) [ 00000]
StgValue_17     (specbitsmap   ) [ 00000]
StgValue_18     (specbitsmap   ) [ 00000]
StgValue_19     (spectopmodule ) [ 00000]
StgValue_20     (specinterface ) [ 00000]
StgValue_21     (specinterface ) [ 00000]
StgValue_22     (specinterface ) [ 00000]
StgValue_23     (specmemcore   ) [ 00000]
StgValue_24     (specinterface ) [ 00000]
StgValue_25     (write         ) [ 00000]
StgValue_26     (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="phasein_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phasein_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dataout_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataout_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="params_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="params_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sinarray_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sinarray_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i7.i24"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nco_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="grp_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp29/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_write_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_15/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="sinarray_V_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="22" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="10" slack="0"/>
<pin id="73" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sinarray_V_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="79" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="tmp_cast_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="10" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="0" index="2" bw="5" slack="0"/>
<pin id="85" dir="0" index="3" bw="6" slack="0"/>
<pin id="86" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="tmp_1_cast_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="7" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="6" slack="0"/>
<pin id="100" dir="0" index="3" bw="6" slack="0"/>
<pin id="101" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_data_V_cast_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="22" slack="0"/>
<pin id="108" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_data_V_cast/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_121_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="7" slack="1"/>
<pin id="114" dir="0" index="3" bw="22" slack="0"/>
<pin id="115" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_121/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="sinarray_V_addr_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="1"/>
<pin id="122" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sinarray_V_addr "/>
</bind>
</comp>

<comp id="125" class="1005" name="tmp_2_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="7" slack="1"/>
<pin id="127" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="tmp_121_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_121 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="80"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="56" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="81" pin=3"/></net>

<net id="94"><net_src comp="81" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="95"><net_src comp="91" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="56" pin="2"/><net_sink comp="96" pin=1"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="109"><net_src comp="76" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="118"><net_src comp="106" pin="1"/><net_sink comp="110" pin=3"/></net>

<net id="119"><net_src comp="110" pin="4"/><net_sink comp="62" pin=2"/></net>

<net id="123"><net_src comp="69" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="128"><net_src comp="96" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="133"><net_src comp="110" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="62" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dataout_V | {4 }
 - Input state : 
	Port: nco : phasein_V | {1 }
	Port: nco : sinarray_V | {2 3 }
  - Chain level:
	State 1
	State 2
		tmp_1_cast : 1
		sinarray_V_addr : 2
		tmp_data_V : 3
	State 3
		tmp_data_V_cast : 1
		tmp_121 : 2
		StgValue_15 : 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|
| Operation|     Functional Unit    |
|----------|------------------------|
|   read   |     grp_read_fu_56     |
|----------|------------------------|
|   write  |     grp_write_fu_62    |
|----------|------------------------|
|partselect|     tmp_cast_fu_81     |
|          |       tmp_2_fu_96      |
|----------|------------------------|
|   zext   |    tmp_1_cast_fu_91    |
|          | tmp_data_V_cast_fu_106 |
|----------|------------------------|
|bitconcatenate|     tmp_121_fu_110     |
|----------|------------------------|
|   Total  |                        |
|----------|------------------------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|sinarray_V|    2   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    2   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|sinarray_V_addr_reg_120|   10   |
|    tmp_121_reg_130    |   32   |
|     tmp_2_reg_125     |    7   |
+-----------------------+--------+
|         Total         |   49   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_62 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_76 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   84   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    -   |    -   |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   49   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   49   |   18   |
+-----------+--------+--------+--------+--------+
