<!DOCTYPE html>
<html lang="en">
<head>
    <title>
dotnet/coreclr - linksfor.dev(s)    </title>
    <meta charset="utf-8">
    <link rel="alternate" type="application/rss+xml" title="Linksfor.dev(s) feed" href="https://linksfor.dev/feed.rss" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <meta name="google" value="notranslate">
    <link rel="stylesheet" type="text/css" href="/style.css" />
    <link rel="shortcut icon" href="/favicon.ico" type="image/x-icon">
    <link rel="icon" href="/favicon.ico" type="image/x-icon">
    <meta property="og:title" content="dotnet/coreclr - linksfor.dev(s)"/>
    <meta property="og:description" content="CoreCLR is the runtime for .NET Core. It includes the garbage collector, JIT compiler, primitive data types and low-level classes. - dotnet/coreclr"/>
    <meta property="og:type" content="website"/>
    <meta property="og:url" content="https://github.com/dotnet/coreclr/blob/84d4ed44b5c7f1b3db6e9ae3c71e8e1bb585bbaf/src/jit/target.h"/>

<meta property="og:site_name" content="linksfor.dev(s)" />
</head>
<body>
    <div class="devring" style="background: #222">
        <div style="text-align:center">Explore other dev related sites in this ring. If you would like to join this ring <a href="https://devring.club">click here</a>.</div>
        <div class="grid">
            <div style="display: grid; grid-template-columns: .5fr 1fr 1fr 1fr; text-align: center;">
                <span class="devring-title"><a href="https://devring.club/">devring.club</a></span>
                <a href="https://devring.club/sites/1/prev" class="devring-previous">Previous</a>
                <a href="https://devring.club/random" class="devring-random">Random</a>
                <a href="https://devring.club/sites/1/next" class="devring-next">Next</a>
            </div>
        </div>
    </div>
    <div class="grid">
        <h1>
<a href="/" style="color:inherit">linksfor.dev(s)</a>
        </h1>
        <title>linksfor.dev(s) - dotnet/coreclr</title>
<div class="readable">
        <h1>dotnet/coreclr</h1>
            <div>Reading time: 139-176 minutes</div>
        <div>Posted here: 06 Sep 2019</div>
        <p><a href="https://github.com/dotnet/coreclr/blob/84d4ed44b5c7f1b3db6e9ae3c71e8e1bb585bbaf/src/jit/target.h">https://github.com/dotnet/coreclr/blob/84d4ed44b5c7f1b3db6e9ae3c71e8e1bb585bbaf/src/jit/target.h</a></p>
        <hr/>
<div id="readability-page-1" class="page"><div itemprop="text">
      
<table data-tab-size="4">
      <tbody><tr>
        <td id="L1" data-line-number="1"></td>
        <td id="LC1"><span><span>//</span> Licensed to the .NET Foundation under one or more agreements.</span></td>
      </tr>
      <tr>
        <td id="L2" data-line-number="2"></td>
        <td id="LC2"><span><span>//</span> The .NET Foundation licenses this file to you under the MIT license.</span></td>
      </tr>
      <tr>
        <td id="L3" data-line-number="3"></td>
        <td id="LC3"><span><span>//</span> See the LICENSE file in the project root for more information.</span></td>
      </tr>
      <tr>
        <td id="L4" data-line-number="4"></td>
        <td id="LC4">
</td>
      </tr>
      <tr>
        <td id="L5" data-line-number="5"></td>
        <td id="LC5"><span><span>/*</span>***************************************************************************<span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L6" data-line-number="6"></td>
        <td id="LC6">#<span>ifndef</span> _TARGET_H_</td>
      </tr>
      <tr>
        <td id="L7" data-line-number="7"></td>
        <td id="LC7">#<span>define</span> <span>_TARGET_H_</span></td>
      </tr>
      <tr>
        <td id="L8" data-line-number="8"></td>
        <td id="LC8">
</td>
      </tr>
      <tr>
        <td id="L9" data-line-number="9"></td>
        <td id="LC9">#<span>if</span> defined(FEATURE_CORECLR) &amp;&amp; defined(_TARGET_UNIX_)</td>
      </tr>
      <tr>
        <td id="L10" data-line-number="10"></td>
        <td id="LC10">#<span>define</span> <span>FEATURE_VARARG</span> <span>0</span></td>
      </tr>
      <tr>
        <td id="L11" data-line-number="11"></td>
        <td id="LC11">#<span>else</span> <span><span>//</span> !(defined(FEATURE_CORECLR) &amp;&amp; defined(_TARGET_UNIX_))</span></td>
      </tr>
      <tr>
        <td id="L12" data-line-number="12"></td>
        <td id="LC12">#<span>define</span> <span>FEATURE_VARARG</span> <span>1</span></td>
      </tr>
      <tr>
        <td id="L13" data-line-number="13"></td>
        <td id="LC13">#<span>endif</span> <span><span>//</span> !(defined(FEATURE_CORECLR) &amp;&amp; defined(_TARGET_UNIX_))</span></td>
      </tr>
      <tr>
        <td id="L14" data-line-number="14"></td>
        <td id="LC14">
</td>
      </tr>
      <tr>
        <td id="L15" data-line-number="15"></td>
        <td id="LC15"><span><span>/*</span>***************************************************************************<span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L16" data-line-number="16"></td>
        <td id="LC16"><span><span>//</span> The following are human readable names for the target architectures</span></td>
      </tr>
      <tr>
        <td id="L17" data-line-number="17"></td>
        <td id="LC17">#<span>if</span> defined(_TARGET_X86_)</td>
      </tr>
      <tr>
        <td id="L18" data-line-number="18"></td>
        <td id="LC18">#<span>define</span> <span>TARGET_READABLE_NAME</span> <span><span>"</span>X86<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L19" data-line-number="19"></td>
        <td id="LC19">#<span>elif</span> defined(_TARGET_AMD64_)</td>
      </tr>
      <tr>
        <td id="L20" data-line-number="20"></td>
        <td id="LC20">#<span>define</span> <span>TARGET_READABLE_NAME</span> <span><span>"</span>AMD64<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L21" data-line-number="21"></td>
        <td id="LC21">#<span>elif</span> defined(_TARGET_ARM_)</td>
      </tr>
      <tr>
        <td id="L22" data-line-number="22"></td>
        <td id="LC22">#<span>define</span> <span>TARGET_READABLE_NAME</span> <span><span>"</span>ARM<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L23" data-line-number="23"></td>
        <td id="LC23">#<span>elif</span> defined(_TARGET_ARM64_)</td>
      </tr>
      <tr>
        <td id="L24" data-line-number="24"></td>
        <td id="LC24">#<span>define</span> <span>TARGET_READABLE_NAME</span> <span><span>"</span>ARM64<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L25" data-line-number="25"></td>
        <td id="LC25">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L26" data-line-number="26"></td>
        <td id="LC26">#<span>error</span> Unsupported or unset target architecture</td>
      </tr>
      <tr>
        <td id="L27" data-line-number="27"></td>
        <td id="LC27">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L28" data-line-number="28"></td>
        <td id="LC28">
</td>
      </tr>
      <tr>
        <td id="L29" data-line-number="29"></td>
        <td id="LC29"><span><span>/*</span>***************************************************************************<span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L30" data-line-number="30"></td>
        <td id="LC30"><span><span>//</span> The following are intended to capture only those #defines that cannot be replaced</span></td>
      </tr>
      <tr>
        <td id="L31" data-line-number="31"></td>
        <td id="LC31"><span><span>//</span> with static const members of Target</span></td>
      </tr>
      <tr>
        <td id="L32" data-line-number="32"></td>
        <td id="LC32">#<span>if</span> defined(_TARGET_XARCH_)</td>
      </tr>
      <tr>
        <td id="L33" data-line-number="33"></td>
        <td id="LC33">#<span>define</span> <span>REGMASK_BITS</span> <span>32</span></td>
      </tr>
      <tr>
        <td id="L34" data-line-number="34"></td>
        <td id="LC34">
</td>
      </tr>
      <tr>
        <td id="L35" data-line-number="35"></td>
        <td id="LC35">#<span>elif</span> defined(_TARGET_ARM_)</td>
      </tr>
      <tr>
        <td id="L36" data-line-number="36"></td>
        <td id="LC36">#<span>define</span> <span>REGMASK_BITS</span> <span>64</span></td>
      </tr>
      <tr>
        <td id="L37" data-line-number="37"></td>
        <td id="LC37">
</td>
      </tr>
      <tr>
        <td id="L38" data-line-number="38"></td>
        <td id="LC38">#<span>elif</span> defined(_TARGET_ARM64_)</td>
      </tr>
      <tr>
        <td id="L39" data-line-number="39"></td>
        <td id="LC39">#<span>define</span> <span>REGMASK_BITS</span> <span>64</span></td>
      </tr>
      <tr>
        <td id="L40" data-line-number="40"></td>
        <td id="LC40">
</td>
      </tr>
      <tr>
        <td id="L41" data-line-number="41"></td>
        <td id="LC41">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L42" data-line-number="42"></td>
        <td id="LC42">#<span>error</span> Unsupported or unset target architecture</td>
      </tr>
      <tr>
        <td id="L43" data-line-number="43"></td>
        <td id="LC43">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L44" data-line-number="44"></td>
        <td id="LC44">
</td>
      </tr>
      <tr>
        <td id="L45" data-line-number="45"></td>
        <td id="LC45"><span><span>//</span>------------------------------------------------------------------------</span></td>
      </tr>
      <tr>
        <td id="L46" data-line-number="46"></td>
        <td id="LC46"><span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L47" data-line-number="47"></td>
        <td id="LC47"><span><span>//</span> Each register list in register.h must declare REG_STK as the last value.</span></td>
      </tr>
      <tr>
        <td id="L48" data-line-number="48"></td>
        <td id="LC48"><span><span>//</span> In the following enum declarations, the following REG_XXX are created beyond</span></td>
      </tr>
      <tr>
        <td id="L49" data-line-number="49"></td>
        <td id="LC49"><span><span>//</span> the "real" registers:</span></td>
      </tr>
      <tr>
        <td id="L50" data-line-number="50"></td>
        <td id="LC50"><span><span>//</span>    REG_STK          - Used to indicate something evaluated onto the stack.</span></td>
      </tr>
      <tr>
        <td id="L51" data-line-number="51"></td>
        <td id="LC51"><span><span>//</span>    ACTUAL_REG_COUNT - The number of physical registers. (same as REG_STK).</span></td>
      </tr>
      <tr>
        <td id="L52" data-line-number="52"></td>
        <td id="LC52"><span><span>//</span>    REG_COUNT        - The number of physical register + REG_STK. This is the count of values that may</span></td>
      </tr>
      <tr>
        <td id="L53" data-line-number="53"></td>
        <td id="LC53"><span><span>//</span>                       be assigned during register allocation.</span></td>
      </tr>
      <tr>
        <td id="L54" data-line-number="54"></td>
        <td id="LC54"><span><span>//</span>    REG_NA           - Used to indicate that a register is either not yet assigned or not required.</span></td>
      </tr>
      <tr>
        <td id="L55" data-line-number="55"></td>
        <td id="LC55"><span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L56" data-line-number="56"></td>
        <td id="LC56">#<span>if</span> defined(_TARGET_ARM_)</td>
      </tr>
      <tr>
        <td id="L57" data-line-number="57"></td>
        <td id="LC57"><span>enum</span> _regNumber_enum : <span>unsigned</span></td>
      </tr>
      <tr>
        <td id="L58" data-line-number="58"></td>
        <td id="LC58">{</td>
      </tr>
      <tr>
        <td id="L59" data-line-number="59"></td>
        <td id="LC59">#<span>define</span> <span>REGDEF</span>(<span>name, rnum, mask, sname</span>) REG_##name = rnum,</td>
      </tr>
      <tr>
        <td id="L60" data-line-number="60"></td>
        <td id="LC60">#<span>define</span> <span>REGALIAS</span>(<span>alias, realname</span>) REG_##alias = REG_##realname,</td>
      </tr>
      <tr>
        <td id="L61" data-line-number="61"></td>
        <td id="LC61">#<span>include</span> <span><span>"</span>register.h<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L62" data-line-number="62"></td>
        <td id="LC62">
</td>
      </tr>
      <tr>
        <td id="L63" data-line-number="63"></td>
        <td id="LC63">    REG_COUNT,</td>
      </tr>
      <tr>
        <td id="L64" data-line-number="64"></td>
        <td id="LC64">    REG_NA           = REG_COUNT,</td>
      </tr>
      <tr>
        <td id="L65" data-line-number="65"></td>
        <td id="LC65">    ACTUAL_REG_COUNT = REG_COUNT - <span>1</span> <span><span>//</span> everything but REG_STK (only real regs)</span></td>
      </tr>
      <tr>
        <td id="L66" data-line-number="66"></td>
        <td id="LC66">};</td>
      </tr>
      <tr>
        <td id="L67" data-line-number="67"></td>
        <td id="LC67">
</td>
      </tr>
      <tr>
        <td id="L68" data-line-number="68"></td>
        <td id="LC68"><span>enum</span> _regMask_enum : <span>unsigned</span> __int64</td>
      </tr>
      <tr>
        <td id="L69" data-line-number="69"></td>
        <td id="LC69">{</td>
      </tr>
      <tr>
        <td id="L70" data-line-number="70"></td>
        <td id="LC70">    RBM_NONE = <span>0</span>,</td>
      </tr>
      <tr>
        <td id="L71" data-line-number="71"></td>
        <td id="LC71">#<span>define</span> <span>REGDEF</span>(<span>name, rnum, mask, sname</span>) RBM_##name = mask,</td>
      </tr>
      <tr>
        <td id="L72" data-line-number="72"></td>
        <td id="LC72">#<span>define</span> <span>REGALIAS</span>(<span>alias, realname</span>) RBM_##alias = RBM_##realname,</td>
      </tr>
      <tr>
        <td id="L73" data-line-number="73"></td>
        <td id="LC73">#<span>include</span> <span><span>"</span>register.h<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L74" data-line-number="74"></td>
        <td id="LC74">};</td>
      </tr>
      <tr>
        <td id="L75" data-line-number="75"></td>
        <td id="LC75">
</td>
      </tr>
      <tr>
        <td id="L76" data-line-number="76"></td>
        <td id="LC76">#<span>elif</span> defined(_TARGET_ARM64_)</td>
      </tr>
      <tr>
        <td id="L77" data-line-number="77"></td>
        <td id="LC77">
</td>
      </tr>
      <tr>
        <td id="L78" data-line-number="78"></td>
        <td id="LC78"><span>enum</span> _regNumber_enum : <span>unsigned</span></td>
      </tr>
      <tr>
        <td id="L79" data-line-number="79"></td>
        <td id="LC79">{</td>
      </tr>
      <tr>
        <td id="L80" data-line-number="80"></td>
        <td id="LC80">#<span>define</span> <span>REGDEF</span>(<span>name, rnum, mask, xname, wname</span>) REG_##name = rnum,</td>
      </tr>
      <tr>
        <td id="L81" data-line-number="81"></td>
        <td id="LC81">#<span>define</span> <span>REGALIAS</span>(<span>alias, realname</span>) REG_##alias = REG_##realname,</td>
      </tr>
      <tr>
        <td id="L82" data-line-number="82"></td>
        <td id="LC82">#<span>include</span> <span><span>"</span>register.h<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L83" data-line-number="83"></td>
        <td id="LC83">
</td>
      </tr>
      <tr>
        <td id="L84" data-line-number="84"></td>
        <td id="LC84">    REG_COUNT,</td>
      </tr>
      <tr>
        <td id="L85" data-line-number="85"></td>
        <td id="LC85">    REG_NA           = REG_COUNT,</td>
      </tr>
      <tr>
        <td id="L86" data-line-number="86"></td>
        <td id="LC86">    ACTUAL_REG_COUNT = REG_COUNT - <span>1</span> <span><span>//</span> everything but REG_STK (only real regs)</span></td>
      </tr>
      <tr>
        <td id="L87" data-line-number="87"></td>
        <td id="LC87">};</td>
      </tr>
      <tr>
        <td id="L88" data-line-number="88"></td>
        <td id="LC88">
</td>
      </tr>
      <tr>
        <td id="L89" data-line-number="89"></td>
        <td id="LC89"><span>enum</span> _regMask_enum : <span>unsigned</span> __int64</td>
      </tr>
      <tr>
        <td id="L90" data-line-number="90"></td>
        <td id="LC90">{</td>
      </tr>
      <tr>
        <td id="L91" data-line-number="91"></td>
        <td id="LC91">    RBM_NONE = <span>0</span>,</td>
      </tr>
      <tr>
        <td id="L92" data-line-number="92"></td>
        <td id="LC92">#<span>define</span> <span>REGDEF</span>(<span>name, rnum, mask, xname, wname</span>) RBM_##name = mask,</td>
      </tr>
      <tr>
        <td id="L93" data-line-number="93"></td>
        <td id="LC93">#<span>define</span> <span>REGALIAS</span>(<span>alias, realname</span>) RBM_##alias = RBM_##realname,</td>
      </tr>
      <tr>
        <td id="L94" data-line-number="94"></td>
        <td id="LC94">#<span>include</span> <span><span>"</span>register.h<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L95" data-line-number="95"></td>
        <td id="LC95">};</td>
      </tr>
      <tr>
        <td id="L96" data-line-number="96"></td>
        <td id="LC96">
</td>
      </tr>
      <tr>
        <td id="L97" data-line-number="97"></td>
        <td id="LC97">#<span>elif</span> defined(_TARGET_AMD64_)</td>
      </tr>
      <tr>
        <td id="L98" data-line-number="98"></td>
        <td id="LC98">
</td>
      </tr>
      <tr>
        <td id="L99" data-line-number="99"></td>
        <td id="LC99"><span>enum</span> _regNumber_enum : <span>unsigned</span></td>
      </tr>
      <tr>
        <td id="L100" data-line-number="100"></td>
        <td id="LC100">{</td>
      </tr>
      <tr>
        <td id="L101" data-line-number="101"></td>
        <td id="LC101">#<span>define</span> <span>REGDEF</span>(<span>name, rnum, mask, sname</span>) REG_##name = rnum,</td>
      </tr>
      <tr>
        <td id="L102" data-line-number="102"></td>
        <td id="LC102">#<span>define</span> <span>REGALIAS</span>(<span>alias, realname</span>) REG_##alias = REG_##realname,</td>
      </tr>
      <tr>
        <td id="L103" data-line-number="103"></td>
        <td id="LC103">#<span>include</span> <span><span>"</span>register.h<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L104" data-line-number="104"></td>
        <td id="LC104">
</td>
      </tr>
      <tr>
        <td id="L105" data-line-number="105"></td>
        <td id="LC105">    REG_COUNT,</td>
      </tr>
      <tr>
        <td id="L106" data-line-number="106"></td>
        <td id="LC106">    REG_NA           = REG_COUNT,</td>
      </tr>
      <tr>
        <td id="L107" data-line-number="107"></td>
        <td id="LC107">    ACTUAL_REG_COUNT = REG_COUNT - <span>1</span> <span><span>//</span> everything but REG_STK (only real regs)</span></td>
      </tr>
      <tr>
        <td id="L108" data-line-number="108"></td>
        <td id="LC108">};</td>
      </tr>
      <tr>
        <td id="L109" data-line-number="109"></td>
        <td id="LC109">
</td>
      </tr>
      <tr>
        <td id="L110" data-line-number="110"></td>
        <td id="LC110"><span>enum</span> _regMask_enum : <span>unsigned</span></td>
      </tr>
      <tr>
        <td id="L111" data-line-number="111"></td>
        <td id="LC111">{</td>
      </tr>
      <tr>
        <td id="L112" data-line-number="112"></td>
        <td id="LC112">    RBM_NONE = <span>0</span>,</td>
      </tr>
      <tr>
        <td id="L113" data-line-number="113"></td>
        <td id="LC113">
</td>
      </tr>
      <tr>
        <td id="L114" data-line-number="114"></td>
        <td id="LC114">#<span>define</span> <span>REGDEF</span>(<span>name, rnum, mask, sname</span>) RBM_##name = mask,</td>
      </tr>
      <tr>
        <td id="L115" data-line-number="115"></td>
        <td id="LC115">#<span>define</span> <span>REGALIAS</span>(<span>alias, realname</span>) RBM_##alias = RBM_##realname,</td>
      </tr>
      <tr>
        <td id="L116" data-line-number="116"></td>
        <td id="LC116">#<span>include</span> <span><span>"</span>register.h<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L117" data-line-number="117"></td>
        <td id="LC117">};</td>
      </tr>
      <tr>
        <td id="L118" data-line-number="118"></td>
        <td id="LC118">
</td>
      </tr>
      <tr>
        <td id="L119" data-line-number="119"></td>
        <td id="LC119">#<span>elif</span> defined(_TARGET_X86_)</td>
      </tr>
      <tr>
        <td id="L120" data-line-number="120"></td>
        <td id="LC120">
</td>
      </tr>
      <tr>
        <td id="L121" data-line-number="121"></td>
        <td id="LC121"><span>enum</span> _regNumber_enum : <span>unsigned</span></td>
      </tr>
      <tr>
        <td id="L122" data-line-number="122"></td>
        <td id="LC122">{</td>
      </tr>
      <tr>
        <td id="L123" data-line-number="123"></td>
        <td id="LC123">#<span>define</span> <span>REGDEF</span>(<span>name, rnum, mask, sname</span>) REG_##name = rnum,</td>
      </tr>
      <tr>
        <td id="L124" data-line-number="124"></td>
        <td id="LC124">#<span>define</span> <span>REGALIAS</span>(<span>alias, realname</span>) REG_##alias = REG_##realname,</td>
      </tr>
      <tr>
        <td id="L125" data-line-number="125"></td>
        <td id="LC125">#<span>include</span> <span><span>"</span>register.h<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L126" data-line-number="126"></td>
        <td id="LC126">
</td>
      </tr>
      <tr>
        <td id="L127" data-line-number="127"></td>
        <td id="LC127">    REG_COUNT,</td>
      </tr>
      <tr>
        <td id="L128" data-line-number="128"></td>
        <td id="LC128">    REG_NA           = REG_COUNT,</td>
      </tr>
      <tr>
        <td id="L129" data-line-number="129"></td>
        <td id="LC129">    ACTUAL_REG_COUNT = REG_COUNT - <span>1</span> <span><span>//</span> everything but REG_STK (only real regs)</span></td>
      </tr>
      <tr>
        <td id="L130" data-line-number="130"></td>
        <td id="LC130">};</td>
      </tr>
      <tr>
        <td id="L131" data-line-number="131"></td>
        <td id="LC131">
</td>
      </tr>
      <tr>
        <td id="L132" data-line-number="132"></td>
        <td id="LC132"><span>enum</span> _regMask_enum : <span>unsigned</span></td>
      </tr>
      <tr>
        <td id="L133" data-line-number="133"></td>
        <td id="LC133">{</td>
      </tr>
      <tr>
        <td id="L134" data-line-number="134"></td>
        <td id="LC134">    RBM_NONE = <span>0</span>,</td>
      </tr>
      <tr>
        <td id="L135" data-line-number="135"></td>
        <td id="LC135">
</td>
      </tr>
      <tr>
        <td id="L136" data-line-number="136"></td>
        <td id="LC136">#<span>define</span> <span>REGDEF</span>(<span>name, rnum, mask, sname</span>) RBM_##name = mask,</td>
      </tr>
      <tr>
        <td id="L137" data-line-number="137"></td>
        <td id="LC137">#<span>define</span> <span>REGALIAS</span>(<span>alias, realname</span>) RBM_##alias = RBM_##realname,</td>
      </tr>
      <tr>
        <td id="L138" data-line-number="138"></td>
        <td id="LC138">#<span>include</span> <span><span>"</span>register.h<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L139" data-line-number="139"></td>
        <td id="LC139">};</td>
      </tr>
      <tr>
        <td id="L140" data-line-number="140"></td>
        <td id="LC140">
</td>
      </tr>
      <tr>
        <td id="L141" data-line-number="141"></td>
        <td id="LC141">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L142" data-line-number="142"></td>
        <td id="LC142">#<span>error</span> Unsupported target architecture</td>
      </tr>
      <tr>
        <td id="L143" data-line-number="143"></td>
        <td id="LC143">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L144" data-line-number="144"></td>
        <td id="LC144">
</td>
      </tr>
      <tr>
        <td id="L145" data-line-number="145"></td>
        <td id="LC145"><span><span>/*</span>***************************************************************************<span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L146" data-line-number="146"></td>
        <td id="LC146">
</td>
      </tr>
      <tr>
        <td id="L147" data-line-number="147"></td>
        <td id="LC147"><span><span>//</span> TODO-Cleanup: The types defined below are mildly confusing: why are there both?</span></td>
      </tr>
      <tr>
        <td id="L148" data-line-number="148"></td>
        <td id="LC148"><span><span>//</span> regMaskSmall is large enough to represent the entire set of registers.</span></td>
      </tr>
      <tr>
        <td id="L149" data-line-number="149"></td>
        <td id="LC149"><span><span>//</span> If regMaskSmall is smaller than a "natural" integer type, regMaskTP is wider, based</span></td>
      </tr>
      <tr>
        <td id="L150" data-line-number="150"></td>
        <td id="LC150"><span><span>//</span> on a belief by the original authors of the JIT that in some situations it is more</span></td>
      </tr>
      <tr>
        <td id="L151" data-line-number="151"></td>
        <td id="LC151"><span><span>//</span> efficient to have the wider representation.  This belief should be tested, and if it</span></td>
      </tr>
      <tr>
        <td id="L152" data-line-number="152"></td>
        <td id="LC152"><span><span>//</span> is false, then we should coalesce these two types into one (the Small width, probably).</span></td>
      </tr>
      <tr>
        <td id="L153" data-line-number="153"></td>
        <td id="LC153"><span><span>//</span> In any case, we believe that is OK to freely cast between these types; no information will</span></td>
      </tr>
      <tr>
        <td id="L154" data-line-number="154"></td>
        <td id="LC154"><span><span>//</span> be lost.</span></td>
      </tr>
      <tr>
        <td id="L155" data-line-number="155"></td>
        <td id="LC155">
</td>
      </tr>
      <tr>
        <td id="L156" data-line-number="156"></td>
        <td id="LC156">#<span>ifdef</span> _TARGET_ARMARCH_</td>
      </tr>
      <tr>
        <td id="L157" data-line-number="157"></td>
        <td id="LC157"><span>typedef</span> <span>unsigned</span> __int64 regMaskTP;</td>
      </tr>
      <tr>
        <td id="L158" data-line-number="158"></td>
        <td id="LC158">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L159" data-line-number="159"></td>
        <td id="LC159"><span>typedef</span> <span>unsigned</span>       regMaskTP;</td>
      </tr>
      <tr>
        <td id="L160" data-line-number="160"></td>
        <td id="LC160">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L161" data-line-number="161"></td>
        <td id="LC161">
</td>
      </tr>
      <tr>
        <td id="L162" data-line-number="162"></td>
        <td id="LC162">#<span>if</span> REGMASK_BITS == 8</td>
      </tr>
      <tr>
        <td id="L163" data-line-number="163"></td>
        <td id="LC163"><span>typedef</span> <span>unsigned</span> <span>char</span> regMaskSmall;</td>
      </tr>
      <tr>
        <td id="L164" data-line-number="164"></td>
        <td id="LC164">#<span>define</span> <span>REG_MASK_INT_FMT</span> <span><span>"</span><span>%02X</span><span>"</span></span></td>
      </tr>
      <tr>
        <td id="L165" data-line-number="165"></td>
        <td id="LC165">#<span>define</span> <span>REG_MASK_ALL_FMT</span> <span><span>"</span><span>%02X</span><span>"</span></span></td>
      </tr>
      <tr>
        <td id="L166" data-line-number="166"></td>
        <td id="LC166">#<span>elif</span> REGMASK_BITS == 16</td>
      </tr>
      <tr>
        <td id="L167" data-line-number="167"></td>
        <td id="LC167"><span>typedef</span> <span>unsigned</span> <span>short</span> regMaskSmall;</td>
      </tr>
      <tr>
        <td id="L168" data-line-number="168"></td>
        <td id="LC168">#<span>define</span> <span>REG_MASK_INT_FMT</span> <span><span>"</span><span>%04X</span><span>"</span></span></td>
      </tr>
      <tr>
        <td id="L169" data-line-number="169"></td>
        <td id="LC169">#<span>define</span> <span>REG_MASK_ALL_FMT</span> <span><span>"</span><span>%04X</span><span>"</span></span></td>
      </tr>
      <tr>
        <td id="L170" data-line-number="170"></td>
        <td id="LC170">#<span>elif</span> REGMASK_BITS == 32</td>
      </tr>
      <tr>
        <td id="L171" data-line-number="171"></td>
        <td id="LC171"><span>typedef</span> <span>unsigned</span> regMaskSmall;</td>
      </tr>
      <tr>
        <td id="L172" data-line-number="172"></td>
        <td id="LC172">#<span>define</span> <span>REG_MASK_INT_FMT</span> <span><span>"</span><span>%08X</span><span>"</span></span></td>
      </tr>
      <tr>
        <td id="L173" data-line-number="173"></td>
        <td id="LC173">#<span>define</span> <span>REG_MASK_ALL_FMT</span> <span><span>"</span><span>%08X</span><span>"</span></span></td>
      </tr>
      <tr>
        <td id="L174" data-line-number="174"></td>
        <td id="LC174">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L175" data-line-number="175"></td>
        <td id="LC175"><span>typedef</span> <span>unsigned</span> __int64 regMaskSmall;</td>
      </tr>
      <tr>
        <td id="L176" data-line-number="176"></td>
        <td id="LC176">#<span>define</span> <span>REG_MASK_INT_FMT</span> <span><span>"</span><span>%04llX</span><span>"</span></span></td>
      </tr>
      <tr>
        <td id="L177" data-line-number="177"></td>
        <td id="LC177">#<span>define</span> <span>REG_MASK_ALL_FMT</span> <span><span>"</span><span>%016llX</span><span>"</span></span></td>
      </tr>
      <tr>
        <td id="L178" data-line-number="178"></td>
        <td id="LC178">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L179" data-line-number="179"></td>
        <td id="LC179">
</td>
      </tr>
      <tr>
        <td id="L180" data-line-number="180"></td>
        <td id="LC180"><span>typedef</span> _regNumber_enum regNumber;</td>
      </tr>
      <tr>
        <td id="L181" data-line-number="181"></td>
        <td id="LC181"><span>typedef</span> <span>unsigned</span> <span>char</span>   regNumberSmall;</td>
      </tr>
      <tr>
        <td id="L182" data-line-number="182"></td>
        <td id="LC182">
</td>
      </tr>
      <tr>
        <td id="L183" data-line-number="183"></td>
        <td id="LC183"><span><span>/*</span>***************************************************************************<span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L184" data-line-number="184"></td>
        <td id="LC184">
</td>
      </tr>
      <tr>
        <td id="L185" data-line-number="185"></td>
        <td id="LC185">#<span>define</span> <span>LEA_AVAILABLE</span> <span>1</span></td>
      </tr>
      <tr>
        <td id="L186" data-line-number="186"></td>
        <td id="LC186">#<span>define</span> <span>SCALED_ADDR_MODES</span> <span>1</span></td>
      </tr>
      <tr>
        <td id="L187" data-line-number="187"></td>
        <td id="LC187">
</td>
      </tr>
      <tr>
        <td id="L188" data-line-number="188"></td>
        <td id="LC188"><span><span>/*</span>***************************************************************************<span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L189" data-line-number="189"></td>
        <td id="LC189">
</td>
      </tr>
      <tr>
        <td id="L190" data-line-number="190"></td>
        <td id="LC190">#<span>ifdef</span> DEBUG</td>
      </tr>
      <tr>
        <td id="L191" data-line-number="191"></td>
        <td id="LC191">#<span>define</span> <span>DSP_SRC_OPER_LEFT</span> <span>0</span></td>
      </tr>
      <tr>
        <td id="L192" data-line-number="192"></td>
        <td id="LC192">#<span>define</span> <span>DSP_SRC_OPER_RIGHT</span> <span>1</span></td>
      </tr>
      <tr>
        <td id="L193" data-line-number="193"></td>
        <td id="LC193">#<span>define</span> <span>DSP_DST_OPER_LEFT</span> <span>1</span></td>
      </tr>
      <tr>
        <td id="L194" data-line-number="194"></td>
        <td id="LC194">#<span>define</span> <span>DSP_DST_OPER_RIGHT</span> <span>0</span></td>
      </tr>
      <tr>
        <td id="L195" data-line-number="195"></td>
        <td id="LC195">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L196" data-line-number="196"></td>
        <td id="LC196">
</td>
      </tr>
      <tr>
        <td id="L197" data-line-number="197"></td>
        <td id="LC197"><span><span>/*</span>***************************************************************************<span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L198" data-line-number="198"></td>
        <td id="LC198">
</td>
      </tr>
      <tr>
        <td id="L199" data-line-number="199"></td>
        <td id="LC199"><span><span>//</span> The pseudorandom nop insertion is not necessary for current CoreCLR scenarios</span></td>
      </tr>
      <tr>
        <td id="L200" data-line-number="200"></td>
        <td id="LC200"><span><span>//</span> #if defined(FEATURE_CORECLR) &amp;&amp; !defined(_TARGET_ARM_)</span></td>
      </tr>
      <tr>
        <td id="L201" data-line-number="201"></td>
        <td id="LC201"><span><span>//</span> #define PSEUDORANDOM_NOP_INSERTION</span></td>
      </tr>
      <tr>
        <td id="L202" data-line-number="202"></td>
        <td id="LC202"><span><span>//</span> #endif</span></td>
      </tr>
      <tr>
        <td id="L203" data-line-number="203"></td>
        <td id="LC203">
</td>
      </tr>
      <tr>
        <td id="L204" data-line-number="204"></td>
        <td id="LC204"><span><span>/*</span>***************************************************************************<span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L205" data-line-number="205"></td>
        <td id="LC205">
</td>
      </tr>
      <tr>
        <td id="L206" data-line-number="206"></td>
        <td id="LC206"><span><span>//</span> clang-format off</span></td>
      </tr>
      <tr>
        <td id="L207" data-line-number="207"></td>
        <td id="LC207">#<span>if</span> defined(_TARGET_X86_)</td>
      </tr>
      <tr>
        <td id="L208" data-line-number="208"></td>
        <td id="LC208">
</td>
      </tr>
      <tr>
        <td id="L209" data-line-number="209"></td>
        <td id="LC209">  #<span>define</span> <span>CPU_LOAD_STORE_ARCH</span>      <span>0</span></td>
      </tr>
      <tr>
        <td id="L210" data-line-number="210"></td>
        <td id="LC210">  #<span>define</span> <span>CPU_HAS_FP_SUPPORT</span>       <span>1</span></td>
      </tr>
      <tr>
        <td id="L211" data-line-number="211"></td>
        <td id="LC211">  #<span>define</span> <span>ROUND_FLOAT</span>              <span>1</span>       <span><span>//</span> round intermed float expression results</span></td>
      </tr>
      <tr>
        <td id="L212" data-line-number="212"></td>
        <td id="LC212">  #<span>define</span> <span>CPU_HAS_BYTE_REGS</span>        <span>1</span></td>
      </tr>
      <tr>
        <td id="L213" data-line-number="213"></td>
        <td id="LC213">
</td>
      </tr>
      <tr>
        <td id="L214" data-line-number="214"></td>
        <td id="LC214">  <span><span>//</span> TODO-CQ: Fine tune the following xxBlk threshold values:</span></td>
      </tr>
      <tr>
        <td id="L215" data-line-number="215"></td>
        <td id="LC215">
</td>
      </tr>
      <tr>
        <td id="L216" data-line-number="216"></td>
        <td id="LC216">  #<span>define</span> <span>CPBLK_MOVS_LIMIT</span>         <span>16</span>      <span><span>//</span> When generating code for CpBlk, this is the buffer size </span></td>
      </tr>
      <tr>
        <td id="L217" data-line-number="217"></td>
        <td id="LC217">                                           <span><span>//</span> threshold to stop generating rep movs and switch to the helper call.</span></td>
      </tr>
      <tr>
        <td id="L218" data-line-number="218"></td>
        <td id="LC218">                                           <span><span>//</span> NOTE: Using rep movs is currently disabled since we found it has bad performance</span></td>
      </tr>
      <tr>
        <td id="L219" data-line-number="219"></td>
        <td id="LC219">                                           <span><span>//</span>       on pre-Ivy Bridge hardware.</span></td>
      </tr>
      <tr>
        <td id="L220" data-line-number="220"></td>
        <td id="LC220">                                           </td>
      </tr>
      <tr>
        <td id="L221" data-line-number="221"></td>
        <td id="LC221">  #<span>define</span> <span>CPBLK_UNROLL_LIMIT</span>       <span>64</span>      <span><span>//</span> Upper bound to let the code generator to loop unroll CpBlk.</span></td>
      </tr>
      <tr>
        <td id="L222" data-line-number="222"></td>
        <td id="LC222">  #<span>define</span> <span>INITBLK_STOS_LIMIT</span>       <span>64</span>      <span><span>//</span> When generating code for InitBlk, this is the buffer size </span></td>
      </tr>
      <tr>
        <td id="L223" data-line-number="223"></td>
        <td id="LC223">                                           <span><span>//</span> NOTE: Using rep stos is currently disabled since we found it has bad performance</span></td>
      </tr>
      <tr>
        <td id="L224" data-line-number="224"></td>
        <td id="LC224">                                           <span><span>//</span>       on pre-Ivy Bridge hardware.</span></td>
      </tr>
      <tr>
        <td id="L225" data-line-number="225"></td>
        <td id="LC225">                                           <span><span>//</span> threshold to stop generating rep movs and switch to the helper call.</span></td>
      </tr>
      <tr>
        <td id="L226" data-line-number="226"></td>
        <td id="LC226">  #<span>define</span> <span>INITBLK_UNROLL_LIMIT</span>     <span>128</span>     <span><span>//</span> Upper bound to let the code generator to loop unroll InitBlk.</span></td>
      </tr>
      <tr>
        <td id="L227" data-line-number="227"></td>
        <td id="LC227">  #<span>define</span> <span>CPOBJ_NONGC_SLOTS_LIMIT</span>  <span>4</span>       <span><span>//</span> For CpObj code generation, this is the the threshold of the number </span></td>
      </tr>
      <tr>
        <td id="L228" data-line-number="228"></td>
        <td id="LC228">                                           <span><span>//</span> of contiguous non-gc slots that trigger generating rep movsq instead of </span></td>
      </tr>
      <tr>
        <td id="L229" data-line-number="229"></td>
        <td id="LC229">                                           <span><span>//</span> sequences of movsq instructions</span></td>
      </tr>
      <tr>
        <td id="L230" data-line-number="230"></td>
        <td id="LC230">                                           <span><span>//</span> The way we're currently disabling rep movs/stos is by setting a limit less than</span></td>
      </tr>
      <tr>
        <td id="L231" data-line-number="231"></td>
        <td id="LC231">                                           <span><span>//</span> its unrolling counterparts.  When lower takes the decision on which one to make it</span></td>
      </tr>
      <tr>
        <td id="L232" data-line-number="232"></td>
        <td id="LC232">                                           <span><span>//</span> always asks for the unrolling limit first so you can say the JIT 'favors' unrolling.</span></td>
      </tr>
      <tr>
        <td id="L233" data-line-number="233"></td>
        <td id="LC233">                                           <span><span>//</span> Setting the limit to something lower than that makes lower to never consider it.</span></td>
      </tr>
      <tr>
        <td id="L234" data-line-number="234"></td>
        <td id="LC234">
</td>
      </tr>
      <tr>
        <td id="L235" data-line-number="235"></td>
        <td id="LC235">#<span>ifdef</span> FEATURE_SIMD</td>
      </tr>
      <tr>
        <td id="L236" data-line-number="236"></td>
        <td id="LC236">  #<span>define</span> <span>ALIGN_SIMD_TYPES</span>         <span>1</span>       <span><span>//</span> whether SIMD type locals are to be aligned</span></td>
      </tr>
      <tr>
        <td id="L237" data-line-number="237"></td>
        <td id="LC237">#<span>endif</span> <span><span>//</span> FEATURE_SIMD</span></td>
      </tr>
      <tr>
        <td id="L238" data-line-number="238"></td>
        <td id="LC238">
</td>
      </tr>
      <tr>
        <td id="L239" data-line-number="239"></td>
        <td id="LC239">  #<span>define</span> <span>FEATURE_FIXED_OUT_ARGS</span>   <span>0</span>       <span><span>//</span> X86 uses push instructions to pass args</span></td>
      </tr>
      <tr>
        <td id="L240" data-line-number="240"></td>
        <td id="LC240">  #<span>define</span> <span>FEATURE_STRUCTPROMOTE</span>    <span>1</span>       <span><span>//</span> JIT Optimization to promote fields of structs into registers</span></td>
      </tr>
      <tr>
        <td id="L241" data-line-number="241"></td>
        <td id="LC241">  #<span>define</span> <span>FEATURE_MULTIREG_STRUCT_PROMOTE</span>  <span>0</span>  <span><span>//</span> True when we want to promote fields of a multireg struct into registers</span></td>
      </tr>
      <tr>
        <td id="L242" data-line-number="242"></td>
        <td id="LC242">  #<span>define</span> <span>FEATURE_FASTTAILCALL</span>     <span>0</span>       <span><span>//</span> Tail calls made as epilog+jmp</span></td>
      </tr>
      <tr>
        <td id="L243" data-line-number="243"></td>
        <td id="LC243">  #<span>define</span> <span>FEATURE_TAILCALL_OPT</span>     <span>0</span>       <span><span>//</span> opportunistic Tail calls (without ".tail" prefix) made as fast tail calls.</span></td>
      </tr>
      <tr>
        <td id="L244" data-line-number="244"></td>
        <td id="LC244">  #<span>define</span> <span>FEATURE_SET_FLAGS</span>        <span>0</span>       <span><span>//</span> Set to true to force the JIT to mark the trees with GTF_SET_FLAGS when</span></td>
      </tr>
      <tr>
        <td id="L245" data-line-number="245"></td>
        <td id="LC245">                                           <span><span>//</span> the flags need to be set</span></td>
      </tr>
      <tr>
        <td id="L246" data-line-number="246"></td>
        <td id="LC246">  #<span>define</span> <span>FEATURE_MULTIREG_ARGS_OR_RET</span>  <span>1</span>  <span><span>//</span> Support for passing and/or returning single values in more than one register</span></td>
      </tr>
      <tr>
        <td id="L247" data-line-number="247"></td>
        <td id="LC247">  #<span>define</span> <span>FEATURE_MULTIREG_ARGS</span>         <span>0</span>  <span><span>//</span> Support for passing a single argument in more than one register  </span></td>
      </tr>
      <tr>
        <td id="L248" data-line-number="248"></td>
        <td id="LC248">  #<span>define</span> <span>FEATURE_MULTIREG_RET</span>          <span>1</span>  <span><span>//</span> Support for returning a single value in more than one register</span></td>
      </tr>
      <tr>
        <td id="L249" data-line-number="249"></td>
        <td id="LC249">  #<span>define</span> <span>MAX_PASS_SINGLEREG_BYTES</span>      <span>8</span>  <span><span>//</span> Maximum size of a struct passed in a single register (double).</span></td>
      </tr>
      <tr>
        <td id="L250" data-line-number="250"></td>
        <td id="LC250">  #<span>define</span> <span>MAX_PASS_MULTIREG_BYTES</span>       <span>0</span>  <span><span>//</span> No multireg arguments (note this seems wrong as MAX_ARG_REG_COUNT is 2)</span></td>
      </tr>
      <tr>
        <td id="L251" data-line-number="251"></td>
        <td id="LC251">  #<span>define</span> <span>MAX_RET_MULTIREG_BYTES</span>        <span>8</span>  <span><span>//</span> Maximum size of a struct that could be returned in more than one register</span></td>
      </tr>
      <tr>
        <td id="L252" data-line-number="252"></td>
        <td id="LC252">
</td>
      </tr>
      <tr>
        <td id="L253" data-line-number="253"></td>
        <td id="LC253">  #<span>define</span> <span>MAX_ARG_REG_COUNT</span>             <span>2</span>  <span><span>//</span> Maximum registers used to pass an argument.</span></td>
      </tr>
      <tr>
        <td id="L254" data-line-number="254"></td>
        <td id="LC254">  #<span>define</span> <span>MAX_RET_REG_COUNT</span>             <span>2</span>  <span><span>//</span> Maximum registers used to return a value.</span></td>
      </tr>
      <tr>
        <td id="L255" data-line-number="255"></td>
        <td id="LC255">
</td>
      </tr>
      <tr>
        <td id="L256" data-line-number="256"></td>
        <td id="LC256">#<span>ifdef</span> FEATURE_USE_ASM_GC_WRITE_BARRIERS</td>
      </tr>
      <tr>
        <td id="L257" data-line-number="257"></td>
        <td id="LC257">  #<span>define</span> <span>NOGC_WRITE_BARRIERS</span>      <span>1</span>       <span><span>//</span> We have specialized WriteBarrier JIT Helpers that DO-NOT trash the</span></td>
      </tr>
      <tr>
        <td id="L258" data-line-number="258"></td>
        <td id="LC258">                                           <span><span>//</span> RBM_CALLEE_TRASH registers</span></td>
      </tr>
      <tr>
        <td id="L259" data-line-number="259"></td>
        <td id="LC259">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L260" data-line-number="260"></td>
        <td id="LC260">  #<span>define</span> <span>NOGC_WRITE_BARRIERS</span>      <span>0</span>       <span><span>//</span> Do not modify this -- modify the definition above.  (If we're not using</span></td>
      </tr>
      <tr>
        <td id="L261" data-line-number="261"></td>
        <td id="LC261">                                           <span><span>//</span> ASM barriers we definitely don't have NOGC barriers).</span></td>
      </tr>
      <tr>
        <td id="L262" data-line-number="262"></td>
        <td id="LC262">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L263" data-line-number="263"></td>
        <td id="LC263">  #<span>define</span> <span>USER_ARGS_COME_LAST</span>      <span>0</span></td>
      </tr>
      <tr>
        <td id="L264" data-line-number="264"></td>
        <td id="LC264">  #<span>define</span> <span>EMIT_TRACK_STACK_DEPTH</span>   <span>1</span></td>
      </tr>
      <tr>
        <td id="L265" data-line-number="265"></td>
        <td id="LC265">  #<span>define</span> <span>TARGET_POINTER_SIZE</span>      <span>4</span>       <span><span>//</span> equal to sizeof(void*) and the managed pointer size in bytes for this</span></td>
      </tr>
      <tr>
        <td id="L266" data-line-number="266"></td>
        <td id="LC266">                                           <span><span>//</span> target</span></td>
      </tr>
      <tr>
        <td id="L267" data-line-number="267"></td>
        <td id="LC267">  #<span>define</span> <span>FEATURE_EH</span>               <span>1</span>       <span><span>//</span> To aid platform bring-up, eliminate exceptional EH clauses (catch, filter,</span></td>
      </tr>
      <tr>
        <td id="L268" data-line-number="268"></td>
        <td id="LC268">                                           <span><span>//</span> filter-handler, fault) and directly execute 'finally' clauses.</span></td>
      </tr>
      <tr>
        <td id="L269" data-line-number="269"></td>
        <td id="LC269">
</td>
      </tr>
      <tr>
        <td id="L270" data-line-number="270"></td>
        <td id="LC270">  #<span>define</span> <span>FEATURE_EH_CALLFINALLY_THUNKS</span> <span>0</span>  <span><span>//</span> Generate call-to-finally code in "thunks" in the enclosing EH region,</span></td>
      </tr>
      <tr>
        <td id="L271" data-line-number="271"></td>
        <td id="LC271">                                           <span><span>//</span> protected by "cloned finally" clauses.</span></td>
      </tr>
      <tr>
        <td id="L272" data-line-number="272"></td>
        <td id="LC272">  #<span>define</span> <span>ETW_EBP_FRAMED</span>           <span>1</span>       <span><span>//</span> if 1 we cannot use EBP as a scratch register and must create EBP based</span></td>
      </tr>
      <tr>
        <td id="L273" data-line-number="273"></td>
        <td id="LC273">                                           <span><span>//</span> frames for most methods</span></td>
      </tr>
      <tr>
        <td id="L274" data-line-number="274"></td>
        <td id="LC274">  #<span>define</span> <span>CSE_CONSTS</span>               <span>1</span>       <span><span>//</span> Enable if we want to CSE constants</span></td>
      </tr>
      <tr>
        <td id="L275" data-line-number="275"></td>
        <td id="LC275">
</td>
      </tr>
      <tr>
        <td id="L276" data-line-number="276"></td>
        <td id="LC276">  <span><span>//</span> The following defines are useful for iterating a regNumber</span></td>
      </tr>
      <tr>
        <td id="L277" data-line-number="277"></td>
        <td id="LC277">  #<span>define</span> <span>REG_FIRST</span>                REG_EAX</td>
      </tr>
      <tr>
        <td id="L278" data-line-number="278"></td>
        <td id="LC278">  #<span>define</span> <span>REG_INT_FIRST</span>            REG_EAX</td>
      </tr>
      <tr>
        <td id="L279" data-line-number="279"></td>
        <td id="LC279">  #<span>define</span> <span>REG_INT_LAST</span>             REG_EDI</td>
      </tr>
      <tr>
        <td id="L280" data-line-number="280"></td>
        <td id="LC280">  #<span>define</span> <span>REG_INT_COUNT</span>            (REG_INT_LAST - REG_INT_FIRST + <span>1</span>)</td>
      </tr>
      <tr>
        <td id="L281" data-line-number="281"></td>
        <td id="LC281">  #<span>define</span> <span>REG_NEXT</span>(<span>reg</span>)           ((regNumber)((<span>unsigned</span>)(reg) + <span>1</span>))</td>
      </tr>
      <tr>
        <td id="L282" data-line-number="282"></td>
        <td id="LC282">  #<span>define</span> <span>REG_PREV</span>(<span>reg</span>)           ((regNumber)((<span>unsigned</span>)(reg) - <span>1</span>))</td>
      </tr>
      <tr>
        <td id="L283" data-line-number="283"></td>
        <td id="LC283">
</td>
      </tr>
      <tr>
        <td id="L284" data-line-number="284"></td>
        <td id="LC284">  #<span>define</span> <span>REG_FP_FIRST</span>             REG_XMM0</td>
      </tr>
      <tr>
        <td id="L285" data-line-number="285"></td>
        <td id="LC285">  #<span>define</span> <span>REG_FP_LAST</span>              REG_XMM7</td>
      </tr>
      <tr>
        <td id="L286" data-line-number="286"></td>
        <td id="LC286">  #<span>define</span> <span>FIRST_FP_ARGREG</span>          REG_XMM0</td>
      </tr>
      <tr>
        <td id="L287" data-line-number="287"></td>
        <td id="LC287">  #<span>define</span> <span>LAST_FP_ARGREG</span>           REG_XMM3</td>
      </tr>
      <tr>
        <td id="L288" data-line-number="288"></td>
        <td id="LC288">  #<span>define</span> <span>REG_FLTARG_0</span>             REG_XMM0</td>
      </tr>
      <tr>
        <td id="L289" data-line-number="289"></td>
        <td id="LC289">  #<span>define</span> <span>REG_FLTARG_1</span>             REG_XMM1</td>
      </tr>
      <tr>
        <td id="L290" data-line-number="290"></td>
        <td id="LC290">  #<span>define</span> <span>REG_FLTARG_2</span>             REG_XMM2</td>
      </tr>
      <tr>
        <td id="L291" data-line-number="291"></td>
        <td id="LC291">  #<span>define</span> <span>REG_FLTARG_3</span>             REG_XMM3</td>
      </tr>
      <tr>
        <td id="L292" data-line-number="292"></td>
        <td id="LC292">
</td>
      </tr>
      <tr>
        <td id="L293" data-line-number="293"></td>
        <td id="LC293">  #<span>define</span> <span>RBM_FLTARG_0</span>             RBM_XMM0</td>
      </tr>
      <tr>
        <td id="L294" data-line-number="294"></td>
        <td id="LC294">  #<span>define</span> <span>RBM_FLTARG_1</span>             RBM_XMM1</td>
      </tr>
      <tr>
        <td id="L295" data-line-number="295"></td>
        <td id="LC295">  #<span>define</span> <span>RBM_FLTARG_2</span>             RBM_XMM2</td>
      </tr>
      <tr>
        <td id="L296" data-line-number="296"></td>
        <td id="LC296">  #<span>define</span> <span>RBM_FLTARG_3</span>             RBM_XMM3</td>
      </tr>
      <tr>
        <td id="L297" data-line-number="297"></td>
        <td id="LC297">
</td>
      </tr>
      <tr>
        <td id="L298" data-line-number="298"></td>
        <td id="LC298">  #<span>define</span> <span>RBM_FLTARG_REGS</span>         (RBM_FLTARG_0|RBM_FLTARG_1|RBM_FLTARG_2|RBM_FLTARG_3)</td>
      </tr>
      <tr>
        <td id="L299" data-line-number="299"></td>
        <td id="LC299">
</td>
      </tr>
      <tr>
        <td id="L300" data-line-number="300"></td>
        <td id="LC300">  #<span>define</span> <span>RBM_ALLFLOAT</span>            (RBM_XMM0 | RBM_XMM1 | RBM_XMM2 | RBM_XMM3 | RBM_XMM4 | RBM_XMM5 | RBM_XMM6 | RBM_XMM7)</td>
      </tr>
      <tr>
        <td id="L301" data-line-number="301"></td>
        <td id="LC301">  #<span>define</span> <span>RBM_ALLDOUBLE</span>            RBM_ALLFLOAT</td>
      </tr>
      <tr>
        <td id="L302" data-line-number="302"></td>
        <td id="LC302">
</td>
      </tr>
      <tr>
        <td id="L303" data-line-number="303"></td>
        <td id="LC303">  <span><span>//</span> TODO-CQ: Currently we are following the x86 ABI for SSE2 registers.</span></td>
      </tr>
      <tr>
        <td id="L304" data-line-number="304"></td>
        <td id="LC304">  <span><span>//</span> This should be reconsidered.</span></td>
      </tr>
      <tr>
        <td id="L305" data-line-number="305"></td>
        <td id="LC305">  #<span>define</span> <span>RBM_FLT_CALLEE_SAVED</span>     RBM_NONE</td>
      </tr>
      <tr>
        <td id="L306" data-line-number="306"></td>
        <td id="LC306">  #<span>define</span> <span>RBM_FLT_CALLEE_TRASH</span>     RBM_ALLFLOAT</td>
      </tr>
      <tr>
        <td id="L307" data-line-number="307"></td>
        <td id="LC307">  #<span>define</span> <span>REG_VAR_ORDER_FLT</span>        REG_XMM0, REG_XMM1, REG_XMM2, REG_XMM3, REG_XMM4, REG_XMM5, REG_XMM6, REG_XMM7</td>
      </tr>
      <tr>
        <td id="L308" data-line-number="308"></td>
        <td id="LC308">
</td>
      </tr>
      <tr>
        <td id="L309" data-line-number="309"></td>
        <td id="LC309">  #<span>define</span> <span>REG_FLT_CALLEE_SAVED_FIRST</span>   REG_XMM6</td>
      </tr>
      <tr>
        <td id="L310" data-line-number="310"></td>
        <td id="LC310">  #<span>define</span> <span>REG_FLT_CALLEE_SAVED_LAST</span>    REG_XMM7</td>
      </tr>
      <tr>
        <td id="L311" data-line-number="311"></td>
        <td id="LC311">
</td>
      </tr>
      <tr>
        <td id="L312" data-line-number="312"></td>
        <td id="LC312">  #<span>define</span> <span>XMM_REGSIZE_BYTES</span>        <span>16</span>      <span><span>//</span> XMM register size in bytes</span></td>
      </tr>
      <tr>
        <td id="L313" data-line-number="313"></td>
        <td id="LC313">  #<span>define</span> <span>YMM_REGSIZE_BYTES</span>        <span>32</span>      <span><span>//</span> YMM register size in bytes</span></td>
      </tr>
      <tr>
        <td id="L314" data-line-number="314"></td>
        <td id="LC314">
</td>
      </tr>
      <tr>
        <td id="L315" data-line-number="315"></td>
        <td id="LC315">  #<span>define</span> <span>REGNUM_BITS</span>              <span>6</span>       <span><span>//</span> number of bits in a REG_*</span></td>
      </tr>
      <tr>
        <td id="L316" data-line-number="316"></td>
        <td id="LC316">
</td>
      </tr>
      <tr>
        <td id="L317" data-line-number="317"></td>
        <td id="LC317">  #<span>define</span> <span>REGSIZE_BYTES</span>            <span>4</span>       <span><span>//</span> number of bytes in one register</span></td>
      </tr>
      <tr>
        <td id="L318" data-line-number="318"></td>
        <td id="LC318">  #<span>define</span> <span>MIN_ARG_AREA_FOR_CALL</span>    <span>0</span>       <span><span>//</span> Minimum required outgoing argument space for a call.</span></td>
      </tr>
      <tr>
        <td id="L319" data-line-number="319"></td>
        <td id="LC319">
</td>
      </tr>
      <tr>
        <td id="L320" data-line-number="320"></td>
        <td id="LC320">  #<span>define</span> <span>CODE_ALIGN</span>               <span>1</span>       <span><span>//</span> code alignment requirement</span></td>
      </tr>
      <tr>
        <td id="L321" data-line-number="321"></td>
        <td id="LC321">#<span>if</span> !defined(UNIX_X86_ABI)</td>
      </tr>
      <tr>
        <td id="L322" data-line-number="322"></td>
        <td id="LC322">  #<span>define</span> <span>STACK_ALIGN</span>              <span>4</span>       <span><span>//</span> stack alignment requirement</span></td>
      </tr>
      <tr>
        <td id="L323" data-line-number="323"></td>
        <td id="LC323">  #<span>define</span> <span>STACK_ALIGN_SHIFT</span>        <span>2</span>       <span><span>//</span> Shift-right amount to convert size in bytes to size in STACK_ALIGN units == log2(STACK_ALIGN)</span></td>
      </tr>
      <tr>
        <td id="L324" data-line-number="324"></td>
        <td id="LC324">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L325" data-line-number="325"></td>
        <td id="LC325">  #<span>define</span> <span>STACK_ALIGN</span>              <span>16</span>      <span><span>//</span> stack alignment requirement</span></td>
      </tr>
      <tr>
        <td id="L326" data-line-number="326"></td>
        <td id="LC326">  #<span>define</span> <span>STACK_ALIGN_SHIFT</span>        <span>4</span>       <span><span>//</span> Shift-right amount to convert size in bytes to size in STACK_ALIGN units == log2(STACK_ALIGN)</span></td>
      </tr>
      <tr>
        <td id="L327" data-line-number="327"></td>
        <td id="LC327">#<span>endif</span> <span><span>//</span> !UNIX_X86_ABI</span></td>
      </tr>
      <tr>
        <td id="L328" data-line-number="328"></td>
        <td id="LC328">
</td>
      </tr>
      <tr>
        <td id="L329" data-line-number="329"></td>
        <td id="LC329">  #<span>define</span> <span>RBM_INT_CALLEE_SAVED</span>    (RBM_EBX|RBM_ESI|RBM_EDI)</td>
      </tr>
      <tr>
        <td id="L330" data-line-number="330"></td>
        <td id="LC330">  #<span>define</span> <span>RBM_INT_CALLEE_TRASH</span>    (RBM_EAX|RBM_ECX|RBM_EDX)</td>
      </tr>
      <tr>
        <td id="L331" data-line-number="331"></td>
        <td id="LC331">
</td>
      </tr>
      <tr>
        <td id="L332" data-line-number="332"></td>
        <td id="LC332">  #<span>define</span> <span>RBM_CALLEE_SAVED</span>        (RBM_INT_CALLEE_SAVED | RBM_FLT_CALLEE_SAVED)</td>
      </tr>
      <tr>
        <td id="L333" data-line-number="333"></td>
        <td id="LC333">  #<span>define</span> <span>RBM_CALLEE_TRASH</span>        (RBM_INT_CALLEE_TRASH | RBM_FLT_CALLEE_TRASH)</td>
      </tr>
      <tr>
        <td id="L334" data-line-number="334"></td>
        <td id="LC334">
</td>
      </tr>
      <tr>
        <td id="L335" data-line-number="335"></td>
        <td id="LC335">  #<span>define</span> <span>RBM_ALLINT</span>              (RBM_INT_CALLEE_SAVED | RBM_INT_CALLEE_TRASH)</td>
      </tr>
      <tr>
        <td id="L336" data-line-number="336"></td>
        <td id="LC336">
</td>
      </tr>
      <tr>
        <td id="L337" data-line-number="337"></td>
        <td id="LC337">  #<span>define</span> <span>REG_VAR_ORDER</span>            REG_EAX,REG_EDX,REG_ECX,REG_ESI,REG_EDI,REG_EBX</td>
      </tr>
      <tr>
        <td id="L338" data-line-number="338"></td>
        <td id="LC338">  #<span>define</span> <span>MAX_VAR_ORDER_SIZE</span>       <span>6</span></td>
      </tr>
      <tr>
        <td id="L339" data-line-number="339"></td>
        <td id="LC339">
</td>
      </tr>
      <tr>
        <td id="L340" data-line-number="340"></td>
        <td id="LC340">  <span><span>//</span> The order here is fixed: it must agree with an order assumed in eetwain...</span></td>
      </tr>
      <tr>
        <td id="L341" data-line-number="341"></td>
        <td id="LC341">  #<span>define</span> <span>REG_CALLEE_SAVED_ORDER</span>   REG_EDI,REG_ESI,REG_EBX,REG_EBP</td>
      </tr>
      <tr>
        <td id="L342" data-line-number="342"></td>
        <td id="LC342">  #<span>define</span> <span>RBM_CALLEE_SAVED_ORDER</span>   RBM_EDI,RBM_ESI,RBM_EBX,RBM_EBP</td>
      </tr>
      <tr>
        <td id="L343" data-line-number="343"></td>
        <td id="LC343">
</td>
      </tr>
      <tr>
        <td id="L344" data-line-number="344"></td>
        <td id="LC344">  #<span>define</span> <span>CNT_CALLEE_SAVED</span>        (<span>4</span>)</td>
      </tr>
      <tr>
        <td id="L345" data-line-number="345"></td>
        <td id="LC345">  #<span>define</span> <span>CNT_CALLEE_TRASH</span>        (<span>3</span>)</td>
      </tr>
      <tr>
        <td id="L346" data-line-number="346"></td>
        <td id="LC346">  #<span>define</span> <span>CNT_CALLEE_ENREG</span>        (CNT_CALLEE_SAVED-<span>1</span>)</td>
      </tr>
      <tr>
        <td id="L347" data-line-number="347"></td>
        <td id="LC347">
</td>
      </tr>
      <tr>
        <td id="L348" data-line-number="348"></td>
        <td id="LC348">  #<span>define</span> <span>CNT_CALLEE_SAVED_FLOAT</span>  (<span>0</span>)</td>
      </tr>
      <tr>
        <td id="L349" data-line-number="349"></td>
        <td id="LC349">  #<span>define</span> <span>CNT_CALLEE_TRASH_FLOAT</span>  (<span>6</span>)</td>
      </tr>
      <tr>
        <td id="L350" data-line-number="350"></td>
        <td id="LC350">
</td>
      </tr>
      <tr>
        <td id="L351" data-line-number="351"></td>
        <td id="LC351">  #<span>define</span> <span>CALLEE_SAVED_REG_MAXSZ</span>  (CNT_CALLEE_SAVED*REGSIZE_BYTES)  <span><span>//</span> EBX,ESI,EDI,EBP</span></td>
      </tr>
      <tr>
        <td id="L352" data-line-number="352"></td>
        <td id="LC352">
</td>
      </tr>
      <tr>
        <td id="L353" data-line-number="353"></td>
        <td id="LC353">  #<span>define</span> <span>REG_TMP_0</span>                REG_EAX</td>
      </tr>
      <tr>
        <td id="L354" data-line-number="354"></td>
        <td id="LC354">
</td>
      </tr>
      <tr>
        <td id="L355" data-line-number="355"></td>
        <td id="LC355">  #<span>define</span> <span>REG_LNGARG_LO</span>             REG_EAX</td>
      </tr>
      <tr>
        <td id="L356" data-line-number="356"></td>
        <td id="LC356">  #<span>define</span> <span>RBM_LNGARG_LO</span>             RBM_EAX</td>
      </tr>
      <tr>
        <td id="L357" data-line-number="357"></td>
        <td id="LC357">  #<span>define</span> <span>REG_LNGARG_HI</span>             REG_EDX</td>
      </tr>
      <tr>
        <td id="L358" data-line-number="358"></td>
        <td id="LC358">  #<span>define</span> <span>RBM_LNGARG_HI</span>             RBM_EDX</td>
      </tr>
      <tr>
        <td id="L359" data-line-number="359"></td>
        <td id="LC359">  <span><span>//</span> register to hold shift amount</span></td>
      </tr>
      <tr>
        <td id="L360" data-line-number="360"></td>
        <td id="LC360">  #<span>define</span> <span>REG_SHIFT</span>                REG_ECX</td>
      </tr>
      <tr>
        <td id="L361" data-line-number="361"></td>
        <td id="LC361">  #<span>define</span> <span>RBM_SHIFT</span>                RBM_ECX</td>
      </tr>
      <tr>
        <td id="L362" data-line-number="362"></td>
        <td id="LC362">  </td>
      </tr>
      <tr>
        <td id="L363" data-line-number="363"></td>
        <td id="LC363">  <span><span>//</span> register to hold shift amount when shifting 64-bit values</span></td>
      </tr>
      <tr>
        <td id="L364" data-line-number="364"></td>
        <td id="LC364">  #<span>define</span> <span>REG_SHIFT_LNG</span>            REG_ECX</td>
      </tr>
      <tr>
        <td id="L365" data-line-number="365"></td>
        <td id="LC365">  #<span>define</span> <span>RBM_SHIFT_LNG</span>            RBM_ECX</td>
      </tr>
      <tr>
        <td id="L366" data-line-number="366"></td>
        <td id="LC366">  </td>
      </tr>
      <tr>
        <td id="L367" data-line-number="367"></td>
        <td id="LC367">  <span><span>//</span> This is a general scratch register that does not conflict with the argument registers</span></td>
      </tr>
      <tr>
        <td id="L368" data-line-number="368"></td>
        <td id="LC368">  #<span>define</span> <span>REG_SCRATCH</span>              REG_EAX</td>
      </tr>
      <tr>
        <td id="L369" data-line-number="369"></td>
        <td id="LC369">
</td>
      </tr>
      <tr>
        <td id="L370" data-line-number="370"></td>
        <td id="LC370">  <span><span>//</span> Where is the exception object on entry to the handler block?</span></td>
      </tr>
      <tr>
        <td id="L371" data-line-number="371"></td>
        <td id="LC371">  #<span>define</span> <span>REG_EXCEPTION_OBJECT</span>     REG_EAX</td>
      </tr>
      <tr>
        <td id="L372" data-line-number="372"></td>
        <td id="LC372">  #<span>define</span> <span>RBM_EXCEPTION_OBJECT</span>     RBM_EAX</td>
      </tr>
      <tr>
        <td id="L373" data-line-number="373"></td>
        <td id="LC373">
</td>
      </tr>
      <tr>
        <td id="L374" data-line-number="374"></td>
        <td id="LC374">  <span><span>//</span> Only used on ARM for GTF_CALL_M_VIRTSTUB_REL_INDIRECT</span></td>
      </tr>
      <tr>
        <td id="L375" data-line-number="375"></td>
        <td id="LC375">  #<span>define</span> <span>REG_JUMP_THUNK_PARAM</span>     REG_EAX</td>
      </tr>
      <tr>
        <td id="L376" data-line-number="376"></td>
        <td id="LC376">  #<span>define</span> <span>RBM_JUMP_THUNK_PARAM</span>     RBM_EAX</td>
      </tr>
      <tr>
        <td id="L377" data-line-number="377"></td>
        <td id="LC377">
</td>
      </tr>
      <tr>
        <td id="L378" data-line-number="378"></td>
        <td id="LC378">#<span>if</span> NOGC_WRITE_BARRIERS</td>
      </tr>
      <tr>
        <td id="L379" data-line-number="379"></td>
        <td id="LC379">  #<span>define</span> <span>REG_WRITE_BARRIER</span>        REG_EDX</td>
      </tr>
      <tr>
        <td id="L380" data-line-number="380"></td>
        <td id="LC380">  #<span>define</span> <span>RBM_WRITE_BARRIER</span>        RBM_EDX</td>
      </tr>
      <tr>
        <td id="L381" data-line-number="381"></td>
        <td id="LC381">
</td>
      </tr>
      <tr>
        <td id="L382" data-line-number="382"></td>
        <td id="LC382">  <span><span>//</span> We don't allow using ebp as a source register. Maybe we should only prevent this for ETW_EBP_FRAMED (but that is always set right now).</span></td>
      </tr>
      <tr>
        <td id="L383" data-line-number="383"></td>
        <td id="LC383">  #<span>define</span> <span>RBM_WRITE_BARRIER_SRC</span>    (RBM_EAX|RBM_ECX|RBM_EBX|RBM_ESI|RBM_EDI)</td>
      </tr>
      <tr>
        <td id="L384" data-line-number="384"></td>
        <td id="LC384">
</td>
      </tr>
      <tr>
        <td id="L385" data-line-number="385"></td>
        <td id="LC385">  #<span>define</span> <span>RBM_CALLEE_TRASH_NOGC</span>    RBM_EDX</td>
      </tr>
      <tr>
        <td id="L386" data-line-number="386"></td>
        <td id="LC386">#<span>endif</span> <span><span>//</span> NOGC_WRITE_BARRIERS</span></td>
      </tr>
      <tr>
        <td id="L387" data-line-number="387"></td>
        <td id="LC387">
</td>
      </tr>
      <tr>
        <td id="L388" data-line-number="388"></td>
        <td id="LC388">  <span><span>//</span> GenericPInvokeCalliHelper unmanaged target parameter</span></td>
      </tr>
      <tr>
        <td id="L389" data-line-number="389"></td>
        <td id="LC389">  #<span>define</span> <span>REG_PINVOKE_TARGET_PARAM</span> REG_EAX</td>
      </tr>
      <tr>
        <td id="L390" data-line-number="390"></td>
        <td id="LC390">  #<span>define</span> <span>RBM_PINVOKE_TARGET_PARAM</span> RBM_EAX</td>
      </tr>
      <tr>
        <td id="L391" data-line-number="391"></td>
        <td id="LC391">
</td>
      </tr>
      <tr>
        <td id="L392" data-line-number="392"></td>
        <td id="LC392">  <span><span>//</span> GenericPInvokeCalliHelper cookie parameter</span></td>
      </tr>
      <tr>
        <td id="L393" data-line-number="393"></td>
        <td id="LC393">  #<span>define</span> <span>REG_PINVOKE_COOKIE_PARAM</span> REG_STK</td>
      </tr>
      <tr>
        <td id="L394" data-line-number="394"></td>
        <td id="LC394">
</td>
      </tr>
      <tr>
        <td id="L395" data-line-number="395"></td>
        <td id="LC395">  <span><span>//</span> IL stub's secret parameter (JitFlags::JIT_FLAG_PUBLISH_SECRET_PARAM)</span></td>
      </tr>
      <tr>
        <td id="L396" data-line-number="396"></td>
        <td id="LC396">  #<span>define</span> <span>REG_SECRET_STUB_PARAM</span>    REG_EAX</td>
      </tr>
      <tr>
        <td id="L397" data-line-number="397"></td>
        <td id="LC397">  #<span>define</span> <span>RBM_SECRET_STUB_PARAM</span>    RBM_EAX</td>
      </tr>
      <tr>
        <td id="L398" data-line-number="398"></td>
        <td id="LC398">
</td>
      </tr>
      <tr>
        <td id="L399" data-line-number="399"></td>
        <td id="LC399">  <span><span>//</span> VSD target address register</span></td>
      </tr>
      <tr>
        <td id="L400" data-line-number="400"></td>
        <td id="LC400">  #<span>define</span> <span>REG_VIRTUAL_STUB_TARGET</span>  REG_EAX</td>
      </tr>
      <tr>
        <td id="L401" data-line-number="401"></td>
        <td id="LC401">  #<span>define</span> <span>RBM_VIRTUAL_STUB_TARGET</span>  RBM_EAX</td>
      </tr>
      <tr>
        <td id="L402" data-line-number="402"></td>
        <td id="LC402">
</td>
      </tr>
      <tr>
        <td id="L403" data-line-number="403"></td>
        <td id="LC403">  <span><span>//</span> Registers used by PInvoke frame setup</span></td>
      </tr>
      <tr>
        <td id="L404" data-line-number="404"></td>
        <td id="LC404">  #<span>define</span> <span>REG_PINVOKE_FRAME</span>        REG_EDI      <span><span>//</span> EDI is p/invoke "Frame" pointer argument to CORINFO_HELP_INIT_PINVOKE_FRAME helper</span></td>
      </tr>
      <tr>
        <td id="L405" data-line-number="405"></td>
        <td id="LC405">  #<span>define</span> <span>RBM_PINVOKE_FRAME</span>        RBM_EDI</td>
      </tr>
      <tr>
        <td id="L406" data-line-number="406"></td>
        <td id="LC406">  #<span>define</span> <span>REG_PINVOKE_TCB</span>          REG_ESI      <span><span>//</span> ESI is set to Thread Control Block (TCB) on return from</span></td>
      </tr>
      <tr>
        <td id="L407" data-line-number="407"></td>
        <td id="LC407">                                                <span><span>//</span> CORINFO_HELP_INIT_PINVOKE_FRAME helper</span></td>
      </tr>
      <tr>
        <td id="L408" data-line-number="408"></td>
        <td id="LC408">  #<span>define</span> <span>RBM_PINVOKE_TCB</span>          RBM_ESI</td>
      </tr>
      <tr>
        <td id="L409" data-line-number="409"></td>
        <td id="LC409">  #<span>define</span> <span>REG_PINVOKE_SCRATCH</span>      REG_EAX      <span><span>//</span> EAX is trashed by CORINFO_HELP_INIT_PINVOKE_FRAME helper</span></td>
      </tr>
      <tr>
        <td id="L410" data-line-number="410"></td>
        <td id="LC410">  #<span>define</span> <span>RBM_PINVOKE_SCRATCH</span>      RBM_EAX</td>
      </tr>
      <tr>
        <td id="L411" data-line-number="411"></td>
        <td id="LC411">
</td>
      </tr>
      <tr>
        <td id="L412" data-line-number="412"></td>
        <td id="LC412">  <span><span>//</span> The following defines are useful for iterating a regNumber</span></td>
      </tr>
      <tr>
        <td id="L413" data-line-number="413"></td>
        <td id="LC413">  #<span>define</span> <span>REG_FIRST</span>                REG_EAX</td>
      </tr>
      <tr>
        <td id="L414" data-line-number="414"></td>
        <td id="LC414">  #<span>define</span> <span>REG_INT_FIRST</span>            REG_EAX</td>
      </tr>
      <tr>
        <td id="L415" data-line-number="415"></td>
        <td id="LC415">  #<span>define</span> <span>REG_INT_LAST</span>             REG_EDI</td>
      </tr>
      <tr>
        <td id="L416" data-line-number="416"></td>
        <td id="LC416">  #<span>define</span> <span>REG_INT_COUNT</span>            (REG_INT_LAST - REG_INT_FIRST + <span>1</span>)</td>
      </tr>
      <tr>
        <td id="L417" data-line-number="417"></td>
        <td id="LC417">  #<span>define</span> <span>REG_NEXT</span>(<span>reg</span>)           ((regNumber)((<span>unsigned</span>)(reg) + <span>1</span>))</td>
      </tr>
      <tr>
        <td id="L418" data-line-number="418"></td>
        <td id="LC418">  #<span>define</span> <span>REG_PREV</span>(<span>reg</span>)           ((regNumber)((<span>unsigned</span>)(reg) - <span>1</span>))</td>
      </tr>
      <tr>
        <td id="L419" data-line-number="419"></td>
        <td id="LC419">
</td>
      </tr>
      <tr>
        <td id="L420" data-line-number="420"></td>
        <td id="LC420">  <span><span>//</span> Which register are int and long values returned in ?</span></td>
      </tr>
      <tr>
        <td id="L421" data-line-number="421"></td>
        <td id="LC421">  #<span>define</span> <span>REG_INTRET</span>               REG_EAX</td>
      </tr>
      <tr>
        <td id="L422" data-line-number="422"></td>
        <td id="LC422">  #<span>define</span> <span>RBM_INTRET</span>               RBM_EAX</td>
      </tr>
      <tr>
        <td id="L423" data-line-number="423"></td>
        <td id="LC423">  #<span>define</span> <span>RBM_LNGRET</span>              (RBM_EDX|RBM_EAX)</td>
      </tr>
      <tr>
        <td id="L424" data-line-number="424"></td>
        <td id="LC424">  #<span>define</span> <span>REG_LNGRET_LO</span>            REG_EAX</td>
      </tr>
      <tr>
        <td id="L425" data-line-number="425"></td>
        <td id="LC425">  #<span>define</span> <span>RBM_LNGRET_LO</span>            RBM_EAX</td>
      </tr>
      <tr>
        <td id="L426" data-line-number="426"></td>
        <td id="LC426">  #<span>define</span> <span>REG_LNGRET_HI</span>            REG_EDX</td>
      </tr>
      <tr>
        <td id="L427" data-line-number="427"></td>
        <td id="LC427">  #<span>define</span> <span>RBM_LNGRET_HI</span>            RBM_EDX</td>
      </tr>
      <tr>
        <td id="L428" data-line-number="428"></td>
        <td id="LC428">
</td>
      </tr>
      <tr>
        <td id="L429" data-line-number="429"></td>
        <td id="LC429">  #<span>define</span> <span>REG_FLOATRET</span>             REG_NA</td>
      </tr>
      <tr>
        <td id="L430" data-line-number="430"></td>
        <td id="LC430">  #<span>define</span> <span>RBM_FLOATRET</span>             RBM_NONE</td>
      </tr>
      <tr>
        <td id="L431" data-line-number="431"></td>
        <td id="LC431">  #<span>define</span> <span>RBM_DOUBLERET</span>            RBM_NONE</td>
      </tr>
      <tr>
        <td id="L432" data-line-number="432"></td>
        <td id="LC432">
</td>
      </tr>
      <tr>
        <td id="L433" data-line-number="433"></td>
        <td id="LC433">  <span><span>//</span> The registers trashed by the CORINFO_HELP_STOP_FOR_GC helper</span></td>
      </tr>
      <tr>
        <td id="L434" data-line-number="434"></td>
        <td id="LC434">  #<span>define</span> <span>RBM_STOP_FOR_GC_TRASH</span>    RBM_CALLEE_TRASH</td>
      </tr>
      <tr>
        <td id="L435" data-line-number="435"></td>
        <td id="LC435">
</td>
      </tr>
      <tr>
        <td id="L436" data-line-number="436"></td>
        <td id="LC436">  <span><span>//</span> The registers trashed by the CORINFO_HELP_INIT_PINVOKE_FRAME helper. On x86, this helper has a custom calling</span></td>
      </tr>
      <tr>
        <td id="L437" data-line-number="437"></td>
        <td id="LC437">  <span><span>//</span> convention that takes EDI as argument (but doesn't trash it), trashes EAX, and returns ESI.</span></td>
      </tr>
      <tr>
        <td id="L438" data-line-number="438"></td>
        <td id="LC438">  #<span>define</span> <span>RBM_INIT_PINVOKE_FRAME_TRASH</span>  (RBM_PINVOKE_SCRATCH | RBM_PINVOKE_TCB)</td>
      </tr>
      <tr>
        <td id="L439" data-line-number="439"></td>
        <td id="LC439">
</td>
      </tr>
      <tr>
        <td id="L440" data-line-number="440"></td>
        <td id="LC440">  #<span>define</span> <span>REG_FPBASE</span>               REG_EBP</td>
      </tr>
      <tr>
        <td id="L441" data-line-number="441"></td>
        <td id="LC441">  #<span>define</span> <span>RBM_FPBASE</span>               RBM_EBP</td>
      </tr>
      <tr>
        <td id="L442" data-line-number="442"></td>
        <td id="LC442">  #<span>define</span> <span>STR_FPBASE</span>               <span><span>"</span>ebp<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L443" data-line-number="443"></td>
        <td id="LC443">  #<span>define</span> <span>REG_SPBASE</span>               REG_ESP</td>
      </tr>
      <tr>
        <td id="L444" data-line-number="444"></td>
        <td id="LC444">  #<span>define</span> <span>RBM_SPBASE</span>               RBM_ESP</td>
      </tr>
      <tr>
        <td id="L445" data-line-number="445"></td>
        <td id="LC445">  #<span>define</span> <span>STR_SPBASE</span>               <span><span>"</span>esp<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L446" data-line-number="446"></td>
        <td id="LC446">
</td>
      </tr>
      <tr>
        <td id="L447" data-line-number="447"></td>
        <td id="LC447">  #<span>define</span> <span>FIRST_ARG_STACK_OFFS</span>    (<span>2</span>*REGSIZE_BYTES)   <span><span>//</span> Caller's saved EBP and return address</span></td>
      </tr>
      <tr>
        <td id="L448" data-line-number="448"></td>
        <td id="LC448">
</td>
      </tr>
      <tr>
        <td id="L449" data-line-number="449"></td>
        <td id="LC449">  #<span>define</span> <span>MAX_REG_ARG</span>              <span>2</span></td>
      </tr>
      <tr>
        <td id="L450" data-line-number="450"></td>
        <td id="LC450">  #<span>define</span> <span>MAX_FLOAT_REG_ARG</span>        <span>0</span></td>
      </tr>
      <tr>
        <td id="L451" data-line-number="451"></td>
        <td id="LC451">  #<span>define</span> <span>REG_ARG_FIRST</span>            REG_ECX</td>
      </tr>
      <tr>
        <td id="L452" data-line-number="452"></td>
        <td id="LC452">  #<span>define</span> <span>REG_ARG_LAST</span>             REG_EDX</td>
      </tr>
      <tr>
        <td id="L453" data-line-number="453"></td>
        <td id="LC453">  #<span>define</span> <span>INIT_ARG_STACK_SLOT</span>      <span>0</span>                  <span><span>//</span> No outgoing reserved stack slots</span></td>
      </tr>
      <tr>
        <td id="L454" data-line-number="454"></td>
        <td id="LC454">
</td>
      </tr>
      <tr>
        <td id="L455" data-line-number="455"></td>
        <td id="LC455">  #<span>define</span> <span>REG_ARG_0</span>                REG_ECX</td>
      </tr>
      <tr>
        <td id="L456" data-line-number="456"></td>
        <td id="LC456">  #<span>define</span> <span>REG_ARG_1</span>                REG_EDX</td>
      </tr>
      <tr>
        <td id="L457" data-line-number="457"></td>
        <td id="LC457">
</td>
      </tr>
      <tr>
        <td id="L458" data-line-number="458"></td>
        <td id="LC458">  SELECTANY <span>const</span> regNumber intArgRegs [] = {REG_ECX, REG_EDX};</td>
      </tr>
      <tr>
        <td id="L459" data-line-number="459"></td>
        <td id="LC459">  SELECTANY <span>const</span> regMaskTP intArgMasks[] = {RBM_ECX, RBM_EDX};</td>
      </tr>
      <tr>
        <td id="L460" data-line-number="460"></td>
        <td id="LC460">  SELECTANY <span>const</span> regNumber fltArgRegs [] = {REG_XMM0, REG_XMM1, REG_XMM2, REG_XMM3};</td>
      </tr>
      <tr>
        <td id="L461" data-line-number="461"></td>
        <td id="LC461">  SELECTANY <span>const</span> regMaskTP fltArgMasks[] = {RBM_XMM0, RBM_XMM1, RBM_XMM2, RBM_XMM3};</td>
      </tr>
      <tr>
        <td id="L462" data-line-number="462"></td>
        <td id="LC462">
</td>
      </tr>
      <tr>
        <td id="L463" data-line-number="463"></td>
        <td id="LC463">  #<span>define</span> <span>RBM_ARG_0</span>                RBM_ECX</td>
      </tr>
      <tr>
        <td id="L464" data-line-number="464"></td>
        <td id="LC464">  #<span>define</span> <span>RBM_ARG_1</span>                RBM_EDX</td>
      </tr>
      <tr>
        <td id="L465" data-line-number="465"></td>
        <td id="LC465">
</td>
      </tr>
      <tr>
        <td id="L466" data-line-number="466"></td>
        <td id="LC466">  #<span>define</span> <span>RBM_ARG_REGS</span>            (RBM_ARG_0|RBM_ARG_1)</td>
      </tr>
      <tr>
        <td id="L467" data-line-number="467"></td>
        <td id="LC467">
</td>
      </tr>
      <tr>
        <td id="L468" data-line-number="468"></td>
        <td id="LC468">  <span><span>//</span> The registers trashed by profiler enter/leave/tailcall hook</span></td>
      </tr>
      <tr>
        <td id="L469" data-line-number="469"></td>
        <td id="LC469">  <span><span>//</span> See vm\i386\asmhelpers.asm for more details.</span></td>
      </tr>
      <tr>
        <td id="L470" data-line-number="470"></td>
        <td id="LC470">  #<span>define</span> <span>RBM_PROFILER_ENTER_TRASH</span>     RBM_NONE</td>
      </tr>
      <tr>
        <td id="L471" data-line-number="471"></td>
        <td id="LC471">  #<span>define</span> <span>RBM_PROFILER_LEAVE_TRASH</span>     RBM_NONE</td>
      </tr>
      <tr>
        <td id="L472" data-line-number="472"></td>
        <td id="LC472">  #<span>define</span> <span>RBM_PROFILER_TAILCALL_TRASH</span>  (RBM_ALLINT &amp; ~RBM_ARG_REGS)</td>
      </tr>
      <tr>
        <td id="L473" data-line-number="473"></td>
        <td id="LC473">
</td>
      </tr>
      <tr>
        <td id="L474" data-line-number="474"></td>
        <td id="LC474">  <span><span>//</span> What sort of reloc do we use for [disp32] address mode</span></td>
      </tr>
      <tr>
        <td id="L475" data-line-number="475"></td>
        <td id="LC475">  #<span>define</span> <span>IMAGE_REL_BASED_DISP32</span>   IMAGE_REL_BASED_HIGHLOW</td>
      </tr>
      <tr>
        <td id="L476" data-line-number="476"></td>
        <td id="LC476">
</td>
      </tr>
      <tr>
        <td id="L477" data-line-number="477"></td>
        <td id="LC477">  <span><span>//</span> What sort of reloc to we use for 'moffset' address mode (for 'mov eax, moffset' or 'mov moffset, eax')</span></td>
      </tr>
      <tr>
        <td id="L478" data-line-number="478"></td>
        <td id="LC478">  #<span>define</span> <span>IMAGE_REL_BASED_MOFFSET</span>  IMAGE_REL_BASED_HIGHLOW</td>
      </tr>
      <tr>
        <td id="L479" data-line-number="479"></td>
        <td id="LC479">
</td>
      </tr>
      <tr>
        <td id="L480" data-line-number="480"></td>
        <td id="LC480">  <span><span>//</span> Pointer-sized string move instructions</span></td>
      </tr>
      <tr>
        <td id="L481" data-line-number="481"></td>
        <td id="LC481">  #<span>define</span> <span>INS_movsp</span>                INS_movsd</td>
      </tr>
      <tr>
        <td id="L482" data-line-number="482"></td>
        <td id="LC482">  #<span>define</span> <span>INS_r_movsp</span>              INS_r_movsd</td>
      </tr>
      <tr>
        <td id="L483" data-line-number="483"></td>
        <td id="LC483">  #<span>define</span> <span>INS_stosp</span>                INS_stosd</td>
      </tr>
      <tr>
        <td id="L484" data-line-number="484"></td>
        <td id="LC484">  #<span>define</span> <span>INS_r_stosp</span>              INS_r_stosd</td>
      </tr>
      <tr>
        <td id="L485" data-line-number="485"></td>
        <td id="LC485">
</td>
      </tr>
      <tr>
        <td id="L486" data-line-number="486"></td>
        <td id="LC486">  <span><span>//</span> Any stack pointer adjustments larger than this (in bytes) when setting up outgoing call arguments</span></td>
      </tr>
      <tr>
        <td id="L487" data-line-number="487"></td>
        <td id="LC487">  <span><span>//</span> requires a stack probe. Set it large enough so all normal stack arguments don't get a probe.</span></td>
      </tr>
      <tr>
        <td id="L488" data-line-number="488"></td>
        <td id="LC488">  #<span>define</span> <span>ARG_STACK_PROBE_THRESHOLD_BYTES</span> <span>1024</span></td>
      </tr>
      <tr>
        <td id="L489" data-line-number="489"></td>
        <td id="LC489">
</td>
      </tr>
      <tr>
        <td id="L490" data-line-number="490"></td>
        <td id="LC490">  <span><span>//</span> The number of bytes from the end the last probed page that must also be probed, to allow for some</span></td>
      </tr>
      <tr>
        <td id="L491" data-line-number="491"></td>
        <td id="LC491">  <span><span>//</span> small SP adjustments without probes. If zero, then the stack pointer can point to the last byte/word</span></td>
      </tr>
      <tr>
        <td id="L492" data-line-number="492"></td>
        <td id="LC492">  <span><span>//</span> on the stack guard page, and must be touched before any further "SUB SP".</span></td>
      </tr>
      <tr>
        <td id="L493" data-line-number="493"></td>
        <td id="LC493">  #<span>define</span> <span>STACK_PROBE_BOUNDARY_THRESHOLD_BYTES</span> ARG_STACK_PROBE_THRESHOLD_BYTES</td>
      </tr>
      <tr>
        <td id="L494" data-line-number="494"></td>
        <td id="LC494">
</td>
      </tr>
      <tr>
        <td id="L495" data-line-number="495"></td>
        <td id="LC495">#<span>elif</span> defined(_TARGET_AMD64_)</td>
      </tr>
      <tr>
        <td id="L496" data-line-number="496"></td>
        <td id="LC496">  <span><span>//</span> TODO-AMD64-CQ: Fine tune the following xxBlk threshold values:</span></td>
      </tr>
      <tr>
        <td id="L497" data-line-number="497"></td>
        <td id="LC497"> </td>
      </tr>
      <tr>
        <td id="L498" data-line-number="498"></td>
        <td id="LC498">  #<span>define</span> <span>CPU_LOAD_STORE_ARCH</span>      <span>0</span></td>
      </tr>
      <tr>
        <td id="L499" data-line-number="499"></td>
        <td id="LC499">  #<span>define</span> <span>CPU_HAS_FP_SUPPORT</span>       <span>1</span></td>
      </tr>
      <tr>
        <td id="L500" data-line-number="500"></td>
        <td id="LC500">  #<span>define</span> <span>ROUND_FLOAT</span>              <span>0</span>       <span><span>//</span> Do not round intermed float expression results</span></td>
      </tr>
      <tr>
        <td id="L501" data-line-number="501"></td>
        <td id="LC501">  #<span>define</span> <span>CPU_HAS_BYTE_REGS</span>        <span>0</span></td>
      </tr>
      <tr>
        <td id="L502" data-line-number="502"></td>
        <td id="LC502">
</td>
      </tr>
      <tr>
        <td id="L503" data-line-number="503"></td>
        <td id="LC503">  #<span>define</span> <span>CPBLK_MOVS_LIMIT</span>         <span>16</span>      <span><span>//</span> When generating code for CpBlk, this is the buffer size </span></td>
      </tr>
      <tr>
        <td id="L504" data-line-number="504"></td>
        <td id="LC504">                                           <span><span>//</span> threshold to stop generating rep movs and switch to the helper call.</span></td>
      </tr>
      <tr>
        <td id="L505" data-line-number="505"></td>
        <td id="LC505">                                           <span><span>//</span> NOTE: Using rep movs is currently disabled since we found it has bad performance</span></td>
      </tr>
      <tr>
        <td id="L506" data-line-number="506"></td>
        <td id="LC506">                                           <span><span>//</span>       on pre-Ivy Bridge hardware.</span></td>
      </tr>
      <tr>
        <td id="L507" data-line-number="507"></td>
        <td id="LC507">                                           </td>
      </tr>
      <tr>
        <td id="L508" data-line-number="508"></td>
        <td id="LC508">  #<span>define</span> <span>CPBLK_UNROLL_LIMIT</span>       <span>64</span>      <span><span>//</span> Upper bound to let the code generator to loop unroll CpBlk.</span></td>
      </tr>
      <tr>
        <td id="L509" data-line-number="509"></td>
        <td id="LC509">  #<span>define</span> <span>INITBLK_STOS_LIMIT</span>       <span>64</span>      <span><span>//</span> When generating code for InitBlk, this is the buffer size </span></td>
      </tr>
      <tr>
        <td id="L510" data-line-number="510"></td>
        <td id="LC510">                                           <span><span>//</span> NOTE: Using rep stos is currently disabled since we found it has bad performance</span></td>
      </tr>
      <tr>
        <td id="L511" data-line-number="511"></td>
        <td id="LC511">                                           <span><span>//</span>       on pre-Ivy Bridge hardware.</span></td>
      </tr>
      <tr>
        <td id="L512" data-line-number="512"></td>
        <td id="LC512">                                           <span><span>//</span> threshold to stop generating rep movs and switch to the helper call.</span></td>
      </tr>
      <tr>
        <td id="L513" data-line-number="513"></td>
        <td id="LC513">  #<span>define</span> <span>INITBLK_UNROLL_LIMIT</span>     <span>128</span>     <span><span>//</span> Upper bound to let the code generator to loop unroll InitBlk.</span></td>
      </tr>
      <tr>
        <td id="L514" data-line-number="514"></td>
        <td id="LC514">  #<span>define</span> <span>CPOBJ_NONGC_SLOTS_LIMIT</span>  <span>4</span>       <span><span>//</span> For CpObj code generation, this is the the threshold of the number </span></td>
      </tr>
      <tr>
        <td id="L515" data-line-number="515"></td>
        <td id="LC515">                                           <span><span>//</span> of contiguous non-gc slots that trigger generating rep movsq instead of </span></td>
      </tr>
      <tr>
        <td id="L516" data-line-number="516"></td>
        <td id="LC516">                                           <span><span>//</span> sequences of movsq instructions</span></td>
      </tr>
      <tr>
        <td id="L517" data-line-number="517"></td>
        <td id="LC517">
</td>
      </tr>
      <tr>
        <td id="L518" data-line-number="518"></td>
        <td id="LC518">                                           <span><span>//</span> The way we're currently disabling rep movs/stos is by setting a limit less than</span></td>
      </tr>
      <tr>
        <td id="L519" data-line-number="519"></td>
        <td id="LC519">                                           <span><span>//</span> its unrolling counterparts.  When lower takes the decision on which one to make it</span></td>
      </tr>
      <tr>
        <td id="L520" data-line-number="520"></td>
        <td id="LC520">                                           <span><span>//</span> always asks for the unrolling limit first so you can say the JIT 'favors' unrolling.</span></td>
      </tr>
      <tr>
        <td id="L521" data-line-number="521"></td>
        <td id="LC521">                                           <span><span>//</span> Setting the limit to something lower than that makes lower to never consider it.</span></td>
      </tr>
      <tr>
        <td id="L522" data-line-number="522"></td>
        <td id="LC522">
</td>
      </tr>
      <tr>
        <td id="L523" data-line-number="523"></td>
        <td id="LC523">
</td>
      </tr>
      <tr>
        <td id="L524" data-line-number="524"></td>
        <td id="LC524">#<span>ifdef</span> FEATURE_SIMD</td>
      </tr>
      <tr>
        <td id="L525" data-line-number="525"></td>
        <td id="LC525">  #<span>define</span> <span>ALIGN_SIMD_TYPES</span>         <span>1</span>       <span><span>//</span> whether SIMD type locals are to be aligned</span></td>
      </tr>
      <tr>
        <td id="L526" data-line-number="526"></td>
        <td id="LC526">#<span>if</span> defined(UNIX_AMD64_ABI)</td>
      </tr>
      <tr>
        <td id="L527" data-line-number="527"></td>
        <td id="LC527">  #<span>define</span> <span>FEATURE_PARTIAL_SIMD_CALLEE_SAVE</span> <span>0</span> <span><span>//</span> Whether SIMD registers are partially saved at calls</span></td>
      </tr>
      <tr>
        <td id="L528" data-line-number="528"></td>
        <td id="LC528">#<span>else</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L529" data-line-number="529"></td>
        <td id="LC529">  #<span>define</span> <span>FEATURE_PARTIAL_SIMD_CALLEE_SAVE</span> <span>1</span> <span><span>//</span> Whether SIMD registers are partially saved at calls</span></td>
      </tr>
      <tr>
        <td id="L530" data-line-number="530"></td>
        <td id="LC530">#<span>endif</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L531" data-line-number="531"></td>
        <td id="LC531">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L532" data-line-number="532"></td>
        <td id="LC532">  #<span>define</span> <span>FEATURE_FIXED_OUT_ARGS</span>   <span>1</span>       <span><span>//</span> Preallocate the outgoing arg area in the prolog</span></td>
      </tr>
      <tr>
        <td id="L533" data-line-number="533"></td>
        <td id="LC533">  #<span>define</span> <span>FEATURE_STRUCTPROMOTE</span>    <span>1</span>       <span><span>//</span> JIT Optimization to promote fields of structs into registers</span></td>
      </tr>
      <tr>
        <td id="L534" data-line-number="534"></td>
        <td id="LC534">  #<span>define</span> <span>FEATURE_MULTIREG_STRUCT_PROMOTE</span>  <span>0</span>  <span><span>//</span> True when we want to promote fields of a multireg struct into registers</span></td>
      </tr>
      <tr>
        <td id="L535" data-line-number="535"></td>
        <td id="LC535">  #<span>define</span> <span>FEATURE_FASTTAILCALL</span>     <span>1</span>       <span><span>//</span> Tail calls made as epilog+jmp</span></td>
      </tr>
      <tr>
        <td id="L536" data-line-number="536"></td>
        <td id="LC536">  #<span>define</span> <span>FEATURE_TAILCALL_OPT</span>     <span>1</span>       <span><span>//</span> opportunistic Tail calls (i.e. without ".tail" prefix) made as fast tail calls.</span></td>
      </tr>
      <tr>
        <td id="L537" data-line-number="537"></td>
        <td id="LC537">  #<span>define</span> <span>FEATURE_SET_FLAGS</span>        <span>0</span>       <span><span>//</span> Set to true to force the JIT to mark the trees with GTF_SET_FLAGS when the flags need to be set</span></td>
      </tr>
      <tr>
        <td id="L538" data-line-number="538"></td>
        <td id="LC538">  #<span>define</span> <span>MAX_PASS_SINGLEREG_BYTES</span>      <span>8</span>  <span><span>//</span> Maximum size of a struct passed in a single register (double).</span></td>
      </tr>
      <tr>
        <td id="L539" data-line-number="539"></td>
        <td id="LC539">#<span>ifdef</span>    UNIX_AMD64_ABI</td>
      </tr>
      <tr>
        <td id="L540" data-line-number="540"></td>
        <td id="LC540">  #<span>define</span> <span>FEATURE_MULTIREG_ARGS_OR_RET</span>  <span>1</span>  <span><span>//</span> Support for passing and/or returning single values in more than one register</span></td>
      </tr>
      <tr>
        <td id="L541" data-line-number="541"></td>
        <td id="LC541">  #<span>define</span> <span>FEATURE_MULTIREG_ARGS</span>         <span>1</span>  <span><span>//</span> Support for passing a single argument in more than one register  </span></td>
      </tr>
      <tr>
        <td id="L542" data-line-number="542"></td>
        <td id="LC542">  #<span>define</span> <span>FEATURE_MULTIREG_RET</span>          <span>1</span>  <span><span>//</span> Support for returning a single value in more than one register</span></td>
      </tr>
      <tr>
        <td id="L543" data-line-number="543"></td>
        <td id="LC543">  #<span>define</span> <span>FEATURE_STRUCT_CLASSIFIER</span>     <span>1</span>  <span><span>//</span> Uses a classifier function to determine if structs are passed/returned in more than one register</span></td>
      </tr>
      <tr>
        <td id="L544" data-line-number="544"></td>
        <td id="LC544">  #<span>define</span> <span>MAX_PASS_MULTIREG_BYTES</span>      <span>32</span>  <span><span>//</span> Maximum size of a struct that could be passed in more than one register (Max is two SIMD16s)</span></td>
      </tr>
      <tr>
        <td id="L545" data-line-number="545"></td>
        <td id="LC545">  #<span>define</span> <span>MAX_RET_MULTIREG_BYTES</span>       <span>32</span>  <span><span>//</span> Maximum size of a struct that could be returned in more than one register  (Max is two SIMD16s)</span></td>
      </tr>
      <tr>
        <td id="L546" data-line-number="546"></td>
        <td id="LC546">  #<span>define</span> <span>MAX_ARG_REG_COUNT</span>             <span>2</span>  <span><span>//</span> Maximum registers used to pass a single argument in multiple registers.</span></td>
      </tr>
      <tr>
        <td id="L547" data-line-number="547"></td>
        <td id="LC547">  #<span>define</span> <span>MAX_RET_REG_COUNT</span>             <span>2</span>  <span><span>//</span> Maximum registers used to return a value.</span></td>
      </tr>
      <tr>
        <td id="L548" data-line-number="548"></td>
        <td id="LC548">#<span>else</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L549" data-line-number="549"></td>
        <td id="LC549">  #<span>define</span> <span>WINDOWS_AMD64_ABI</span>                <span><span>//</span> Uses the Windows ABI for AMD64</span></td>
      </tr>
      <tr>
        <td id="L550" data-line-number="550"></td>
        <td id="LC550">  #<span>define</span> <span>FEATURE_MULTIREG_ARGS_OR_RET</span>  <span>0</span>  <span><span>//</span> Support for passing and/or returning single values in more than one register</span></td>
      </tr>
      <tr>
        <td id="L551" data-line-number="551"></td>
        <td id="LC551">  #<span>define</span> <span>FEATURE_MULTIREG_ARGS</span>         <span>0</span>  <span><span>//</span> Support for passing a single argument in more than one register  </span></td>
      </tr>
      <tr>
        <td id="L552" data-line-number="552"></td>
        <td id="LC552">  #<span>define</span> <span>FEATURE_MULTIREG_RET</span>          <span>0</span>  <span><span>//</span> Support for returning a single value in more than one register</span></td>
      </tr>
      <tr>
        <td id="L553" data-line-number="553"></td>
        <td id="LC553">  #<span>define</span> <span>MAX_PASS_MULTIREG_BYTES</span>       <span>0</span>  <span><span>//</span> No multireg arguments </span></td>
      </tr>
      <tr>
        <td id="L554" data-line-number="554"></td>
        <td id="LC554">  #<span>define</span> <span>MAX_RET_MULTIREG_BYTES</span>        <span>0</span>  <span><span>//</span> No multireg return values </span></td>
      </tr>
      <tr>
        <td id="L555" data-line-number="555"></td>
        <td id="LC555">  #<span>define</span> <span>MAX_ARG_REG_COUNT</span>             <span>1</span>  <span><span>//</span> Maximum registers used to pass a single argument (no arguments are passed using multiple registers)</span></td>
      </tr>
      <tr>
        <td id="L556" data-line-number="556"></td>
        <td id="LC556">  #<span>define</span> <span>MAX_RET_REG_COUNT</span>             <span>1</span>  <span><span>//</span> Maximum registers used to return a value.</span></td>
      </tr>
      <tr>
        <td id="L557" data-line-number="557"></td>
        <td id="LC557">#<span>endif</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L558" data-line-number="558"></td>
        <td id="LC558">
</td>
      </tr>
      <tr>
        <td id="L559" data-line-number="559"></td>
        <td id="LC559">  #<span>define</span> <span>NOGC_WRITE_BARRIERS</span>      <span>0</span>       <span><span>//</span> We DO-NOT have specialized WriteBarrier JIT Helpers that DO-NOT trash the RBM_CALLEE_TRASH registers</span></td>
      </tr>
      <tr>
        <td id="L560" data-line-number="560"></td>
        <td id="LC560">  #<span>define</span> <span>USER_ARGS_COME_LAST</span>      <span>1</span></td>
      </tr>
      <tr>
        <td id="L561" data-line-number="561"></td>
        <td id="LC561">  #<span>define</span> <span>EMIT_TRACK_STACK_DEPTH</span>   <span>1</span></td>
      </tr>
      <tr>
        <td id="L562" data-line-number="562"></td>
        <td id="LC562">  #<span>define</span> <span>TARGET_POINTER_SIZE</span>      <span>8</span>       <span><span>//</span> equal to sizeof(void*) and the managed pointer size in bytes for this target</span></td>
      </tr>
      <tr>
        <td id="L563" data-line-number="563"></td>
        <td id="LC563">  #<span>define</span> <span>FEATURE_EH</span>               <span>1</span>       <span><span>//</span> To aid platform bring-up, eliminate exceptional EH clauses (catch, filter, filter-handler, fault) and directly execute 'finally' clauses.</span></td>
      </tr>
      <tr>
        <td id="L564" data-line-number="564"></td>
        <td id="LC564">  #<span>define</span> <span>FEATURE_EH_CALLFINALLY_THUNKS</span> <span>1</span>  <span><span>//</span> Generate call-to-finally code in "thunks" in the enclosing EH region, protected by "cloned finally" clauses.</span></td>
      </tr>
      <tr>
        <td id="L565" data-line-number="565"></td>
        <td id="LC565">#<span>ifdef</span>    UNIX_AMD64_ABI</td>
      </tr>
      <tr>
        <td id="L566" data-line-number="566"></td>
        <td id="LC566">  #<span>define</span> <span>ETW_EBP_FRAMED</span>           <span>1</span>       <span><span>//</span> if 1 we cannot use EBP as a scratch register and must create EBP based frames for most methods</span></td>
      </tr>
      <tr>
        <td id="L567" data-line-number="567"></td>
        <td id="LC567">#<span>else</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L568" data-line-number="568"></td>
        <td id="LC568">  #<span>define</span> <span>ETW_EBP_FRAMED</span>           <span>0</span>       <span><span>//</span> if 1 we cannot use EBP as a scratch register and must create EBP based frames for most methods</span></td>
      </tr>
      <tr>
        <td id="L569" data-line-number="569"></td>
        <td id="LC569">#<span>endif</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L570" data-line-number="570"></td>
        <td id="LC570">  #<span>define</span> <span>CSE_CONSTS</span>               <span>1</span>       <span><span>//</span> Enable if we want to CSE constants</span></td>
      </tr>
      <tr>
        <td id="L571" data-line-number="571"></td>
        <td id="LC571">
</td>
      </tr>
      <tr>
        <td id="L572" data-line-number="572"></td>
        <td id="LC572">  #<span>define</span> <span>RBM_ALLFLOAT</span>            (RBM_XMM0 | RBM_XMM1 | RBM_XMM2 | RBM_XMM3 | RBM_XMM4 | RBM_XMM5 | RBM_XMM6 | RBM_XMM7 | RBM_XMM8 | RBM_XMM9 | RBM_XMM10 | RBM_XMM11 | RBM_XMM12 | RBM_XMM13 | RBM_XMM14 | RBM_XMM15)</td>
      </tr>
      <tr>
        <td id="L573" data-line-number="573"></td>
        <td id="LC573">  #<span>define</span> <span>RBM_ALLDOUBLE</span>            RBM_ALLFLOAT</td>
      </tr>
      <tr>
        <td id="L574" data-line-number="574"></td>
        <td id="LC574">  #<span>define</span> <span>REG_FP_FIRST</span>             REG_XMM0</td>
      </tr>
      <tr>
        <td id="L575" data-line-number="575"></td>
        <td id="LC575">  #<span>define</span> <span>REG_FP_LAST</span>              REG_XMM15</td>
      </tr>
      <tr>
        <td id="L576" data-line-number="576"></td>
        <td id="LC576">  #<span>define</span> <span>FIRST_FP_ARGREG</span>          REG_XMM0</td>
      </tr>
      <tr>
        <td id="L577" data-line-number="577"></td>
        <td id="LC577">
</td>
      </tr>
      <tr>
        <td id="L578" data-line-number="578"></td>
        <td id="LC578">#<span>ifdef</span>    UNIX_AMD64_ABI</td>
      </tr>
      <tr>
        <td id="L579" data-line-number="579"></td>
        <td id="LC579">  #<span>define</span> <span>LAST_FP_ARGREG</span>        REG_XMM7</td>
      </tr>
      <tr>
        <td id="L580" data-line-number="580"></td>
        <td id="LC580">#<span>else</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L581" data-line-number="581"></td>
        <td id="LC581">  #<span>define</span> <span>LAST_FP_ARGREG</span>        REG_XMM3</td>
      </tr>
      <tr>
        <td id="L582" data-line-number="582"></td>
        <td id="LC582">#<span>endif</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L583" data-line-number="583"></td>
        <td id="LC583">
</td>
      </tr>
      <tr>
        <td id="L584" data-line-number="584"></td>
        <td id="LC584">  #<span>define</span> <span>REGNUM_BITS</span>              <span>6</span>       <span><span>//</span> number of bits in a REG_*</span></td>
      </tr>
      <tr>
        <td id="L585" data-line-number="585"></td>
        <td id="LC585">  #<span>define</span> <span>REGMASK_BITS</span>             <span>32</span>      <span><span>//</span> number of bits in a REGNUM_MASK</span></td>
      </tr>
      <tr>
        <td id="L586" data-line-number="586"></td>
        <td id="LC586">  #<span>define</span> <span>REGSIZE_BYTES</span>            <span>8</span>       <span><span>//</span> number of bytes in one register</span></td>
      </tr>
      <tr>
        <td id="L587" data-line-number="587"></td>
        <td id="LC587">  #<span>define</span> <span>XMM_REGSIZE_BYTES</span>        <span>16</span>      <span><span>//</span> XMM register size in bytes</span></td>
      </tr>
      <tr>
        <td id="L588" data-line-number="588"></td>
        <td id="LC588">  #<span>define</span> <span>YMM_REGSIZE_BYTES</span>        <span>32</span>      <span><span>//</span> YMM register size in bytes</span></td>
      </tr>
      <tr>
        <td id="L589" data-line-number="589"></td>
        <td id="LC589">
</td>
      </tr>
      <tr>
        <td id="L590" data-line-number="590"></td>
        <td id="LC590">  #<span>define</span> <span>CODE_ALIGN</span>               <span>1</span>       <span><span>//</span> code alignment requirement</span></td>
      </tr>
      <tr>
        <td id="L591" data-line-number="591"></td>
        <td id="LC591">  #<span>define</span> <span>STACK_ALIGN</span>              <span>16</span>      <span><span>//</span> stack alignment requirement</span></td>
      </tr>
      <tr>
        <td id="L592" data-line-number="592"></td>
        <td id="LC592">  #<span>define</span> <span>STACK_ALIGN_SHIFT</span>        <span>4</span>       <span><span>//</span> Shift-right amount to convert size in bytes to size in STACK_ALIGN units == log2(STACK_ALIGN)</span></td>
      </tr>
      <tr>
        <td id="L593" data-line-number="593"></td>
        <td id="LC593">
</td>
      </tr>
      <tr>
        <td id="L594" data-line-number="594"></td>
        <td id="LC594">#<span>if</span> ETW_EBP_FRAMED</td>
      </tr>
      <tr>
        <td id="L595" data-line-number="595"></td>
        <td id="LC595">  #<span>define</span> <span>RBM_ETW_FRAMED_EBP</span>        RBM_NONE</td>
      </tr>
      <tr>
        <td id="L596" data-line-number="596"></td>
        <td id="LC596">  #<span>define</span> <span>RBM_ETW_FRAMED_EBP_LIST</span></td>
      </tr>
      <tr>
        <td id="L597" data-line-number="597"></td>
        <td id="LC597">  #<span>define</span> <span>REG_ETW_FRAMED_EBP_LIST</span></td>
      </tr>
      <tr>
        <td id="L598" data-line-number="598"></td>
        <td id="LC598">  #<span>define</span> <span>REG_ETW_FRAMED_EBP_COUNT</span>  <span>0</span></td>
      </tr>
      <tr>
        <td id="L599" data-line-number="599"></td>
        <td id="LC599">#<span>else</span> <span><span>//</span> !ETW_EBP_FRAMED</span></td>
      </tr>
      <tr>
        <td id="L600" data-line-number="600"></td>
        <td id="LC600">  #<span>define</span> <span>RBM_ETW_FRAMED_EBP</span>        RBM_EBP</td>
      </tr>
      <tr>
        <td id="L601" data-line-number="601"></td>
        <td id="LC601">  #<span>define</span> <span>RBM_ETW_FRAMED_EBP_LIST</span>   RBM_EBP,</td>
      </tr>
      <tr>
        <td id="L602" data-line-number="602"></td>
        <td id="LC602">  #<span>define</span> <span>REG_ETW_FRAMED_EBP_LIST</span>   REG_EBP,</td>
      </tr>
      <tr>
        <td id="L603" data-line-number="603"></td>
        <td id="LC603">  #<span>define</span> <span>REG_ETW_FRAMED_EBP_COUNT</span>  <span>1</span></td>
      </tr>
      <tr>
        <td id="L604" data-line-number="604"></td>
        <td id="LC604">#<span>endif</span> <span><span>//</span> !ETW_EBP_FRAMED</span></td>
      </tr>
      <tr>
        <td id="L605" data-line-number="605"></td>
        <td id="LC605">
</td>
      </tr>
      <tr>
        <td id="L606" data-line-number="606"></td>
        <td id="LC606">#<span>ifdef</span> UNIX_AMD64_ABI</td>
      </tr>
      <tr>
        <td id="L607" data-line-number="607"></td>
        <td id="LC607">  #<span>define</span> <span>MIN_ARG_AREA_FOR_CALL</span>   <span>0</span>       <span><span>//</span> Minimum required outgoing argument space for a call.</span></td>
      </tr>
      <tr>
        <td id="L608" data-line-number="608"></td>
        <td id="LC608">
</td>
      </tr>
      <tr>
        <td id="L609" data-line-number="609"></td>
        <td id="LC609">  #<span>define</span> <span>RBM_INT_CALLEE_SAVED</span>    (RBM_EBX|RBM_ETW_FRAMED_EBP|RBM_R12|RBM_R13|RBM_R14|RBM_R15)</td>
      </tr>
      <tr>
        <td id="L610" data-line-number="610"></td>
        <td id="LC610">  #<span>define</span> <span>RBM_INT_CALLEE_TRASH</span>    (RBM_EAX|RBM_RDI|RBM_RSI|RBM_EDX|RBM_ECX|RBM_R8|RBM_R9|RBM_R10|RBM_R11)</td>
      </tr>
      <tr>
        <td id="L611" data-line-number="611"></td>
        <td id="LC611">  #<span>define</span> <span>RBM_FLT_CALLEE_SAVED</span>    (<span>0</span>)</td>
      </tr>
      <tr>
        <td id="L612" data-line-number="612"></td>
        <td id="LC612">  #<span>define</span> <span>RBM_FLT_CALLEE_TRASH</span>    (RBM_XMM0|RBM_XMM1|RBM_XMM2|RBM_XMM3|RBM_XMM4|RBM_XMM5|RBM_XMM6|RBM_XMM7| \</td>
      </tr>
      <tr>
        <td id="L613" data-line-number="613"></td>
        <td id="LC613">                                   RBM_XMM8|RBM_XMM9|RBM_XMM10|RBM_XMM11|RBM_XMM12|RBM_XMM13|RBM_XMM14|RBM_XMM15)</td>
      </tr>
      <tr>
        <td id="L614" data-line-number="614"></td>
        <td id="LC614">  #<span>define</span> <span>REG_PROFILER_ENTER_ARG_0</span> REG_R14</td>
      </tr>
      <tr>
        <td id="L615" data-line-number="615"></td>
        <td id="LC615">  #<span>define</span> <span>RBM_PROFILER_ENTER_ARG_0</span> RBM_R14</td>
      </tr>
      <tr>
        <td id="L616" data-line-number="616"></td>
        <td id="LC616">  #<span>define</span> <span>REG_PROFILER_ENTER_ARG_1</span> REG_R15</td>
      </tr>
      <tr>
        <td id="L617" data-line-number="617"></td>
        <td id="LC617">  #<span>define</span> <span>RBM_PROFILER_ENTER_ARG_1</span> RBM_R15</td>
      </tr>
      <tr>
        <td id="L618" data-line-number="618"></td>
        <td id="LC618">
</td>
      </tr>
      <tr>
        <td id="L619" data-line-number="619"></td>
        <td id="LC619">  #<span>define</span> <span>REG_DEFAULT_PROFILER_CALL_TARGET</span> REG_R11</td>
      </tr>
      <tr>
        <td id="L620" data-line-number="620"></td>
        <td id="LC620">
</td>
      </tr>
      <tr>
        <td id="L621" data-line-number="621"></td>
        <td id="LC621">#<span>else</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L622" data-line-number="622"></td>
        <td id="LC622">#<span>define</span> <span>MIN_ARG_AREA_FOR_CALL</span>     (<span>4</span> * REGSIZE_BYTES)       <span><span>//</span> Minimum required outgoing argument space for a call.</span></td>
      </tr>
      <tr>
        <td id="L623" data-line-number="623"></td>
        <td id="LC623">
</td>
      </tr>
      <tr>
        <td id="L624" data-line-number="624"></td>
        <td id="LC624">  #<span>define</span> <span>RBM_INT_CALLEE_SAVED</span>    (RBM_EBX|RBM_ESI|RBM_EDI|RBM_ETW_FRAMED_EBP|RBM_R12|RBM_R13|RBM_R14|RBM_R15)</td>
      </tr>
      <tr>
        <td id="L625" data-line-number="625"></td>
        <td id="LC625">  #<span>define</span> <span>RBM_INT_CALLEE_TRASH</span>    (RBM_EAX|RBM_ECX|RBM_EDX|RBM_R8|RBM_R9|RBM_R10|RBM_R11)</td>
      </tr>
      <tr>
        <td id="L626" data-line-number="626"></td>
        <td id="LC626">  #<span>define</span> <span>RBM_FLT_CALLEE_SAVED</span>    (RBM_XMM6|RBM_XMM7|RBM_XMM8|RBM_XMM9|RBM_XMM10|RBM_XMM11|RBM_XMM12|RBM_XMM13|RBM_XMM14|RBM_XMM15)</td>
      </tr>
      <tr>
        <td id="L627" data-line-number="627"></td>
        <td id="LC627">  #<span>define</span> <span>RBM_FLT_CALLEE_TRASH</span>    (RBM_XMM0|RBM_XMM1|RBM_XMM2|RBM_XMM3|RBM_XMM4|RBM_XMM5)</td>
      </tr>
      <tr>
        <td id="L628" data-line-number="628"></td>
        <td id="LC628">#<span>endif</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L629" data-line-number="629"></td>
        <td id="LC629">  </td>
      </tr>
      <tr>
        <td id="L630" data-line-number="630"></td>
        <td id="LC630">  #<span>define</span> <span>REG_FLT_CALLEE_SAVED_FIRST</span>   REG_XMM6</td>
      </tr>
      <tr>
        <td id="L631" data-line-number="631"></td>
        <td id="LC631">  #<span>define</span> <span>REG_FLT_CALLEE_SAVED_LAST</span>    REG_XMM15</td>
      </tr>
      <tr>
        <td id="L632" data-line-number="632"></td>
        <td id="LC632">
</td>
      </tr>
      <tr>
        <td id="L633" data-line-number="633"></td>
        <td id="LC633">  #<span>define</span> <span>RBM_CALLEE_TRASH</span>        (RBM_INT_CALLEE_TRASH | RBM_FLT_CALLEE_TRASH)</td>
      </tr>
      <tr>
        <td id="L634" data-line-number="634"></td>
        <td id="LC634">  #<span>define</span> <span>RBM_CALLEE_SAVED</span>        (RBM_INT_CALLEE_SAVED | RBM_FLT_CALLEE_SAVED)      </td>
      </tr>
      <tr>
        <td id="L635" data-line-number="635"></td>
        <td id="LC635">
</td>
      </tr>
      <tr>
        <td id="L636" data-line-number="636"></td>
        <td id="LC636">  #<span>define</span> <span>RBM_CALLEE_TRASH_NOGC</span>   RBM_CALLEE_TRASH</td>
      </tr>
      <tr>
        <td id="L637" data-line-number="637"></td>
        <td id="LC637">
</td>
      </tr>
      <tr>
        <td id="L638" data-line-number="638"></td>
        <td id="LC638">  #<span>define</span> <span>RBM_ALLINT</span>              (RBM_INT_CALLEE_SAVED | RBM_INT_CALLEE_TRASH)</td>
      </tr>
      <tr>
        <td id="L639" data-line-number="639"></td>
        <td id="LC639">
</td>
      </tr>
      <tr>
        <td id="L640" data-line-number="640"></td>
        <td id="LC640">#<span>if</span> <span>0</span></td>
      </tr>
      <tr>
        <td id="L641" data-line-number="641"></td>
        <td id="LC641">#define REG_VAR_ORDER            REG_EAX,REG_EDX,REG_ECX,REG_ESI,REG_EDI,REG_EBX,REG_ETW_FRAMED_EBP_LIST \</td>
      </tr>
      <tr>
        <td id="L642" data-line-number="642"></td>
        <td id="LC642">                                 REG_R8,REG_R9,REG_R10,REG_R11,REG_R14,REG_R15,REG_R12,REG_R13</td>
      </tr>
      <tr>
        <td id="L643" data-line-number="643"></td>
        <td id="LC643">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L644" data-line-number="644"></td>
        <td id="LC644">  <span><span>//</span> TEMPORARY ORDER TO AVOID CALLEE-SAVES</span></td>
      </tr>
      <tr>
        <td id="L645" data-line-number="645"></td>
        <td id="LC645">  <span><span>//</span> TODO-CQ: Review this and set appropriately</span></td>
      </tr>
      <tr>
        <td id="L646" data-line-number="646"></td>
        <td id="LC646">#<span>ifdef</span> UNIX_AMD64_ABI</td>
      </tr>
      <tr>
        <td id="L647" data-line-number="647"></td>
        <td id="LC647">  #<span>define</span> <span>REG_VAR_ORDER</span>          REG_EAX,REG_EDI,REG_ESI, \</td>
      </tr>
      <tr>
        <td id="L648" data-line-number="648"></td>
        <td id="LC648">                                 REG_EDX,REG_ECX,REG_R8,REG_R9, \</td>
      </tr>
      <tr>
        <td id="L649" data-line-number="649"></td>
        <td id="LC649">                                 REG_R10,REG_R11,REG_EBX,REG_ETW_FRAMED_EBP_LIST \</td>
      </tr>
      <tr>
        <td id="L650" data-line-number="650"></td>
        <td id="LC650">                                 REG_R14,REG_R15,REG_R12,REG_R13</td>
      </tr>
      <tr>
        <td id="L651" data-line-number="651"></td>
        <td id="LC651">#<span>else</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L652" data-line-number="652"></td>
        <td id="LC652">  #<span>define</span> <span>REG_VAR_ORDER</span>          REG_EAX,REG_EDX,REG_ECX, \</td>
      </tr>
      <tr>
        <td id="L653" data-line-number="653"></td>
        <td id="LC653">                                 REG_R8,REG_R9,REG_R10,REG_R11, \</td>
      </tr>
      <tr>
        <td id="L654" data-line-number="654"></td>
        <td id="LC654">                                 REG_ESI,REG_EDI,REG_EBX,REG_ETW_FRAMED_EBP_LIST \</td>
      </tr>
      <tr>
        <td id="L655" data-line-number="655"></td>
        <td id="LC655">                                 REG_R14,REG_R15,REG_R12,REG_R13</td>
      </tr>
      <tr>
        <td id="L656" data-line-number="656"></td>
        <td id="LC656">#<span>endif</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L657" data-line-number="657"></td>
        <td id="LC657">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L658" data-line-number="658"></td>
        <td id="LC658">
</td>
      </tr>
      <tr>
        <td id="L659" data-line-number="659"></td>
        <td id="LC659">  #<span>define</span> <span>REG_VAR_ORDER_FLT</span>      REG_XMM0,REG_XMM1,REG_XMM2,REG_XMM3,REG_XMM4,REG_XMM5,REG_XMM6,REG_XMM7,REG_XMM8,REG_XMM9,REG_XMM10,REG_XMM11,REG_XMM12,REG_XMM13,REG_XMM14,REG_XMM15</td>
      </tr>
      <tr>
        <td id="L660" data-line-number="660"></td>
        <td id="LC660">
</td>
      </tr>
      <tr>
        <td id="L661" data-line-number="661"></td>
        <td id="LC661">#<span>ifdef</span> UNIX_AMD64_ABI</td>
      </tr>
      <tr>
        <td id="L662" data-line-number="662"></td>
        <td id="LC662">  #<span>define</span> <span>CNT_CALLEE_SAVED</span>         (<span>5</span> + REG_ETW_FRAMED_EBP_COUNT)</td>
      </tr>
      <tr>
        <td id="L663" data-line-number="663"></td>
        <td id="LC663">  #<span>define</span> <span>CNT_CALLEE_TRASH</span>         (<span>9</span>)</td>
      </tr>
      <tr>
        <td id="L664" data-line-number="664"></td>
        <td id="LC664">  #<span>define</span> <span>CNT_CALLEE_ENREG</span>         (CNT_CALLEE_SAVED)</td>
      </tr>
      <tr>
        <td id="L665" data-line-number="665"></td>
        <td id="LC665">
</td>
      </tr>
      <tr>
        <td id="L666" data-line-number="666"></td>
        <td id="LC666">  #<span>define</span> <span>CNT_CALLEE_SAVED_FLOAT</span>   (<span>0</span>)</td>
      </tr>
      <tr>
        <td id="L667" data-line-number="667"></td>
        <td id="LC667">  #<span>define</span> <span>CNT_CALLEE_TRASH_FLOAT</span>   (<span>16</span>)</td>
      </tr>
      <tr>
        <td id="L668" data-line-number="668"></td>
        <td id="LC668">
</td>
      </tr>
      <tr>
        <td id="L669" data-line-number="669"></td>
        <td id="LC669">  #<span>define</span> <span>REG_CALLEE_SAVED_ORDER</span>   REG_EBX,REG_ETW_FRAMED_EBP_LIST REG_R12,REG_R13,REG_R14,REG_R15</td>
      </tr>
      <tr>
        <td id="L670" data-line-number="670"></td>
        <td id="LC670">  #<span>define</span> <span>RBM_CALLEE_SAVED_ORDER</span>   RBM_EBX,RBM_ETW_FRAMED_EBP_LIST RBM_R12,RBM_R13,RBM_R14,RBM_R15</td>
      </tr>
      <tr>
        <td id="L671" data-line-number="671"></td>
        <td id="LC671">#<span>else</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L672" data-line-number="672"></td>
        <td id="LC672">  #<span>define</span> <span>CNT_CALLEE_SAVED</span>         (<span>7</span> + REG_ETW_FRAMED_EBP_COUNT)</td>
      </tr>
      <tr>
        <td id="L673" data-line-number="673"></td>
        <td id="LC673">  #<span>define</span> <span>CNT_CALLEE_TRASH</span>         (<span>7</span>)</td>
      </tr>
      <tr>
        <td id="L674" data-line-number="674"></td>
        <td id="LC674">  #<span>define</span> <span>CNT_CALLEE_ENREG</span>         (CNT_CALLEE_SAVED)</td>
      </tr>
      <tr>
        <td id="L675" data-line-number="675"></td>
        <td id="LC675">
</td>
      </tr>
      <tr>
        <td id="L676" data-line-number="676"></td>
        <td id="LC676">  #<span>define</span> <span>CNT_CALLEE_SAVED_FLOAT</span>   (<span>10</span>)</td>
      </tr>
      <tr>
        <td id="L677" data-line-number="677"></td>
        <td id="LC677">  #<span>define</span> <span>CNT_CALLEE_TRASH_FLOAT</span>   (<span>6</span>)</td>
      </tr>
      <tr>
        <td id="L678" data-line-number="678"></td>
        <td id="LC678">
</td>
      </tr>
      <tr>
        <td id="L679" data-line-number="679"></td>
        <td id="LC679">  #<span>define</span> <span>REG_CALLEE_SAVED_ORDER</span>   REG_EBX,REG_ESI,REG_EDI,REG_ETW_FRAMED_EBP_LIST REG_R12,REG_R13,REG_R14,REG_R15</td>
      </tr>
      <tr>
        <td id="L680" data-line-number="680"></td>
        <td id="LC680">  #<span>define</span> <span>RBM_CALLEE_SAVED_ORDER</span>   RBM_EBX,RBM_ESI,RBM_EDI,RBM_ETW_FRAMED_EBP_LIST RBM_R12,RBM_R13,RBM_R14,RBM_R15</td>
      </tr>
      <tr>
        <td id="L681" data-line-number="681"></td>
        <td id="LC681">#<span>endif</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L682" data-line-number="682"></td>
        <td id="LC682">
</td>
      </tr>
      <tr>
        <td id="L683" data-line-number="683"></td>
        <td id="LC683">  #<span>define</span> <span>CALLEE_SAVED_REG_MAXSZ</span>   (CNT_CALLEE_SAVED*REGSIZE_BYTES)</td>
      </tr>
      <tr>
        <td id="L684" data-line-number="684"></td>
        <td id="LC684">  #<span>define</span> <span>CALLEE_SAVED_FLOAT_MAXSZ</span> (CNT_CALLEE_SAVED_FLOAT*<span>16</span>)</td>
      </tr>
      <tr>
        <td id="L685" data-line-number="685"></td>
        <td id="LC685">
</td>
      </tr>
      <tr>
        <td id="L686" data-line-number="686"></td>
        <td id="LC686">  #<span>define</span> <span>REG_TMP_0</span>                REG_EAX</td>
      </tr>
      <tr>
        <td id="L687" data-line-number="687"></td>
        <td id="LC687">  </td>
      </tr>
      <tr>
        <td id="L688" data-line-number="688"></td>
        <td id="LC688">  <span><span>//</span> register to hold shift amount</span></td>
      </tr>
      <tr>
        <td id="L689" data-line-number="689"></td>
        <td id="LC689">  #<span>define</span> <span>REG_SHIFT</span>                REG_ECX</td>
      </tr>
      <tr>
        <td id="L690" data-line-number="690"></td>
        <td id="LC690">  #<span>define</span> <span>RBM_SHIFT</span>                RBM_ECX</td>
      </tr>
      <tr>
        <td id="L691" data-line-number="691"></td>
        <td id="LC691">  </td>
      </tr>
      <tr>
        <td id="L692" data-line-number="692"></td>
        <td id="LC692">  <span><span>//</span> This is a general scratch register that does not conflict with the argument registers</span></td>
      </tr>
      <tr>
        <td id="L693" data-line-number="693"></td>
        <td id="LC693">  #<span>define</span> <span>REG_SCRATCH</span>              REG_EAX</td>
      </tr>
      <tr>
        <td id="L694" data-line-number="694"></td>
        <td id="LC694">
</td>
      </tr>
      <tr>
        <td id="L695" data-line-number="695"></td>
        <td id="LC695"><span><span>//</span> Where is the exception object on entry to the handler block?</span></td>
      </tr>
      <tr>
        <td id="L696" data-line-number="696"></td>
        <td id="LC696">#<span>ifdef</span> UNIX_AMD64_ABI</td>
      </tr>
      <tr>
        <td id="L697" data-line-number="697"></td>
        <td id="LC697">  #<span>define</span> <span>REG_EXCEPTION_OBJECT</span>     REG_ESI</td>
      </tr>
      <tr>
        <td id="L698" data-line-number="698"></td>
        <td id="LC698">  #<span>define</span> <span>RBM_EXCEPTION_OBJECT</span>     RBM_ESI</td>
      </tr>
      <tr>
        <td id="L699" data-line-number="699"></td>
        <td id="LC699">#<span>else</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L700" data-line-number="700"></td>
        <td id="LC700">  #<span>define</span> <span>REG_EXCEPTION_OBJECT</span>     REG_EDX</td>
      </tr>
      <tr>
        <td id="L701" data-line-number="701"></td>
        <td id="LC701">  #<span>define</span> <span>RBM_EXCEPTION_OBJECT</span>     RBM_EDX</td>
      </tr>
      <tr>
        <td id="L702" data-line-number="702"></td>
        <td id="LC702">#<span>endif</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L703" data-line-number="703"></td>
        <td id="LC703">
</td>
      </tr>
      <tr>
        <td id="L704" data-line-number="704"></td>
        <td id="LC704">  #<span>define</span> <span>REG_JUMP_THUNK_PARAM</span>     REG_EAX</td>
      </tr>
      <tr>
        <td id="L705" data-line-number="705"></td>
        <td id="LC705">  #<span>define</span> <span>RBM_JUMP_THUNK_PARAM</span>     RBM_EAX</td>
      </tr>
      <tr>
        <td id="L706" data-line-number="706"></td>
        <td id="LC706">
</td>
      </tr>
      <tr>
        <td id="L707" data-line-number="707"></td>
        <td id="LC707">  <span><span>//</span> Register to be used for emitting helper calls whose call target is an indir of an</span></td>
      </tr>
      <tr>
        <td id="L708" data-line-number="708"></td>
        <td id="LC708">  <span><span>//</span> absolute memory address in case of Rel32 overflow i.e. a data address could not be</span></td>
      </tr>
      <tr>
        <td id="L709" data-line-number="709"></td>
        <td id="LC709">  <span><span>//</span> encoded as PC-relative 32-bit offset.</span></td>
      </tr>
      <tr>
        <td id="L710" data-line-number="710"></td>
        <td id="LC710">  <span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L711" data-line-number="711"></td>
        <td id="LC711">  <span><span>//</span> Notes:</span></td>
      </tr>
      <tr>
        <td id="L712" data-line-number="712"></td>
        <td id="LC712">  <span><span>//</span> 1) that RAX is callee trash register that is not used for passing parameter and</span></td>
      </tr>
      <tr>
        <td id="L713" data-line-number="713"></td>
        <td id="LC713">  <span><span>//</span>    also results in smaller instruction encoding.  </span></td>
      </tr>
      <tr>
        <td id="L714" data-line-number="714"></td>
        <td id="LC714">  <span><span>//</span> 2) Profiler Leave callback requires the return value to be preserved</span></td>
      </tr>
      <tr>
        <td id="L715" data-line-number="715"></td>
        <td id="LC715">  <span><span>//</span>    in some form.  We can use custom calling convention for Leave callback.</span></td>
      </tr>
      <tr>
        <td id="L716" data-line-number="716"></td>
        <td id="LC716">  <span><span>//</span>    For e.g return value could be preserved in rcx so that it is available for</span></td>
      </tr>
      <tr>
        <td id="L717" data-line-number="717"></td>
        <td id="LC717">  <span><span>//</span>    profiler.</span></td>
      </tr>
      <tr>
        <td id="L718" data-line-number="718"></td>
        <td id="LC718">  #<span>define</span> <span>REG_DEFAULT_HELPER_CALL_TARGET</span>    REG_RAX</td>
      </tr>
      <tr>
        <td id="L719" data-line-number="719"></td>
        <td id="LC719">  #<span>define</span> <span>RBM_DEFAULT_HELPER_CALL_TARGET</span>    RBM_RAX</td>
      </tr>
      <tr>
        <td id="L720" data-line-number="720"></td>
        <td id="LC720">
</td>
      </tr>
      <tr>
        <td id="L721" data-line-number="721"></td>
        <td id="LC721">  <span><span>//</span> GenericPInvokeCalliHelper VASigCookie Parameter</span></td>
      </tr>
      <tr>
        <td id="L722" data-line-number="722"></td>
        <td id="LC722">  #<span>define</span> <span>REG_PINVOKE_COOKIE_PARAM</span>          REG_R11</td>
      </tr>
      <tr>
        <td id="L723" data-line-number="723"></td>
        <td id="LC723">  #<span>define</span> <span>RBM_PINVOKE_COOKIE_PARAM</span>          RBM_R11</td>
      </tr>
      <tr>
        <td id="L724" data-line-number="724"></td>
        <td id="LC724">
</td>
      </tr>
      <tr>
        <td id="L725" data-line-number="725"></td>
        <td id="LC725">  <span><span>//</span> GenericPInvokeCalliHelper unmanaged target Parameter </span></td>
      </tr>
      <tr>
        <td id="L726" data-line-number="726"></td>
        <td id="LC726">  #<span>define</span> <span>REG_PINVOKE_TARGET_PARAM</span>          REG_R10</td>
      </tr>
      <tr>
        <td id="L727" data-line-number="727"></td>
        <td id="LC727">  #<span>define</span> <span>RBM_PINVOKE_TARGET_PARAM</span>          RBM_R10</td>
      </tr>
      <tr>
        <td id="L728" data-line-number="728"></td>
        <td id="LC728">
</td>
      </tr>
      <tr>
        <td id="L729" data-line-number="729"></td>
        <td id="LC729">  <span><span>//</span> IL stub's secret MethodDesc parameter (JitFlags::JIT_FLAG_PUBLISH_SECRET_PARAM)</span></td>
      </tr>
      <tr>
        <td id="L730" data-line-number="730"></td>
        <td id="LC730">  #<span>define</span> <span>REG_SECRET_STUB_PARAM</span>    REG_R10</td>
      </tr>
      <tr>
        <td id="L731" data-line-number="731"></td>
        <td id="LC731">  #<span>define</span> <span>RBM_SECRET_STUB_PARAM</span>    RBM_R10</td>
      </tr>
      <tr>
        <td id="L732" data-line-number="732"></td>
        <td id="LC732">
</td>
      </tr>
      <tr>
        <td id="L733" data-line-number="733"></td>
        <td id="LC733">  <span><span>//</span> Registers used by PInvoke frame setup</span></td>
      </tr>
      <tr>
        <td id="L734" data-line-number="734"></td>
        <td id="LC734">  #<span>define</span> <span>REG_PINVOKE_FRAME</span>        REG_EDI</td>
      </tr>
      <tr>
        <td id="L735" data-line-number="735"></td>
        <td id="LC735">  #<span>define</span> <span>RBM_PINVOKE_FRAME</span>        RBM_EDI</td>
      </tr>
      <tr>
        <td id="L736" data-line-number="736"></td>
        <td id="LC736">  #<span>define</span> <span>REG_PINVOKE_TCB</span>          REG_EAX</td>
      </tr>
      <tr>
        <td id="L737" data-line-number="737"></td>
        <td id="LC737">  #<span>define</span> <span>RBM_PINVOKE_TCB</span>          RBM_EAX</td>
      </tr>
      <tr>
        <td id="L738" data-line-number="738"></td>
        <td id="LC738">  #<span>define</span> <span>REG_PINVOKE_SCRATCH</span>      REG_EAX</td>
      </tr>
      <tr>
        <td id="L739" data-line-number="739"></td>
        <td id="LC739">  #<span>define</span> <span>RBM_PINVOKE_SCRATCH</span>      RBM_EAX</td>
      </tr>
      <tr>
        <td id="L740" data-line-number="740"></td>
        <td id="LC740">
</td>
      </tr>
      <tr>
        <td id="L741" data-line-number="741"></td>
        <td id="LC741">  <span><span>//</span> The following defines are useful for iterating a regNumber</span></td>
      </tr>
      <tr>
        <td id="L742" data-line-number="742"></td>
        <td id="LC742">  #<span>define</span> <span>REG_FIRST</span>                REG_EAX</td>
      </tr>
      <tr>
        <td id="L743" data-line-number="743"></td>
        <td id="LC743">  #<span>define</span> <span>REG_INT_FIRST</span>            REG_EAX</td>
      </tr>
      <tr>
        <td id="L744" data-line-number="744"></td>
        <td id="LC744">  #<span>define</span> <span>REG_INT_LAST</span>             REG_R15</td>
      </tr>
      <tr>
        <td id="L745" data-line-number="745"></td>
        <td id="LC745">  #<span>define</span> <span>REG_INT_COUNT</span>            (REG_INT_LAST - REG_INT_FIRST + <span>1</span>)</td>
      </tr>
      <tr>
        <td id="L746" data-line-number="746"></td>
        <td id="LC746">  #<span>define</span> <span>REG_NEXT</span>(<span>reg</span>)           ((regNumber)((<span>unsigned</span>)(reg) + <span>1</span>))</td>
      </tr>
      <tr>
        <td id="L747" data-line-number="747"></td>
        <td id="LC747">  #<span>define</span> <span>REG_PREV</span>(<span>reg</span>)           ((regNumber)((<span>unsigned</span>)(reg) - <span>1</span>))</td>
      </tr>
      <tr>
        <td id="L748" data-line-number="748"></td>
        <td id="LC748">
</td>
      </tr>
      <tr>
        <td id="L749" data-line-number="749"></td>
        <td id="LC749">  <span><span>//</span> Which register are int and long values returned in ?</span></td>
      </tr>
      <tr>
        <td id="L750" data-line-number="750"></td>
        <td id="LC750">  #<span>define</span> <span>REG_INTRET</span>               REG_EAX</td>
      </tr>
      <tr>
        <td id="L751" data-line-number="751"></td>
        <td id="LC751">  #<span>define</span> <span>RBM_INTRET</span>               RBM_EAX</td>
      </tr>
      <tr>
        <td id="L752" data-line-number="752"></td>
        <td id="LC752">
</td>
      </tr>
      <tr>
        <td id="L753" data-line-number="753"></td>
        <td id="LC753">  #<span>define</span> <span>RBM_LNGRET</span>               RBM_EAX</td>
      </tr>
      <tr>
        <td id="L754" data-line-number="754"></td>
        <td id="LC754">
</td>
      </tr>
      <tr>
        <td id="L755" data-line-number="755"></td>
        <td id="LC755">#<span>ifdef</span> UNIX_AMD64_ABI</td>
      </tr>
      <tr>
        <td id="L756" data-line-number="756"></td>
        <td id="LC756">    #<span>define</span> <span>REG_INTRET_1</span>           REG_RDX</td>
      </tr>
      <tr>
        <td id="L757" data-line-number="757"></td>
        <td id="LC757">    #<span>define</span> <span>RBM_INTRET_1</span>           RBM_RDX</td>
      </tr>
      <tr>
        <td id="L758" data-line-number="758"></td>
        <td id="LC758">
</td>
      </tr>
      <tr>
        <td id="L759" data-line-number="759"></td>
        <td id="LC759">    #<span>define</span> <span>REG_LNGRET_1</span>           REG_RDX</td>
      </tr>
      <tr>
        <td id="L760" data-line-number="760"></td>
        <td id="LC760">    #<span>define</span> <span>RBM_LNGRET_1</span>           RBM_RDX</td>
      </tr>
      <tr>
        <td id="L761" data-line-number="761"></td>
        <td id="LC761">#<span>endif</span> <span><span>//</span> UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L762" data-line-number="762"></td>
        <td id="LC762">
</td>
      </tr>
      <tr>
        <td id="L763" data-line-number="763"></td>
        <td id="LC763">
</td>
      </tr>
      <tr>
        <td id="L764" data-line-number="764"></td>
        <td id="LC764">  #<span>define</span> <span>REG_FLOATRET</span>             REG_XMM0</td>
      </tr>
      <tr>
        <td id="L765" data-line-number="765"></td>
        <td id="LC765">  #<span>define</span> <span>RBM_FLOATRET</span>             RBM_XMM0</td>
      </tr>
      <tr>
        <td id="L766" data-line-number="766"></td>
        <td id="LC766">  #<span>define</span> <span>REG_DOUBLERET</span>            REG_XMM0</td>
      </tr>
      <tr>
        <td id="L767" data-line-number="767"></td>
        <td id="LC767">  #<span>define</span> <span>RBM_DOUBLERET</span>            RBM_XMM0</td>
      </tr>
      <tr>
        <td id="L768" data-line-number="768"></td>
        <td id="LC768">
</td>
      </tr>
      <tr>
        <td id="L769" data-line-number="769"></td>
        <td id="LC769">#<span>ifdef</span> UNIX_AMD64_ABI</td>
      </tr>
      <tr>
        <td id="L770" data-line-number="770"></td>
        <td id="LC770">#<span>define</span> <span>REG_FLOATRET_1</span>             REG_XMM1</td>
      </tr>
      <tr>
        <td id="L771" data-line-number="771"></td>
        <td id="LC771">#<span>define</span> <span>RBM_FLOATRET_1</span>             RBM_XMM1</td>
      </tr>
      <tr>
        <td id="L772" data-line-number="772"></td>
        <td id="LC772">
</td>
      </tr>
      <tr>
        <td id="L773" data-line-number="773"></td>
        <td id="LC773">#<span>define</span> <span>REG_DOUBLERET_1</span>            REG_XMM1</td>
      </tr>
      <tr>
        <td id="L774" data-line-number="774"></td>
        <td id="LC774">#<span>define</span> <span>RBM_DOUBLERET_1</span>            RBM_XMM1</td>
      </tr>
      <tr>
        <td id="L775" data-line-number="775"></td>
        <td id="LC775">#<span>endif</span> <span><span>//</span> UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L776" data-line-number="776"></td>
        <td id="LC776">
</td>
      </tr>
      <tr>
        <td id="L777" data-line-number="777"></td>
        <td id="LC777">  #<span>define</span> <span>REG_FPBASE</span>               REG_EBP</td>
      </tr>
      <tr>
        <td id="L778" data-line-number="778"></td>
        <td id="LC778">  #<span>define</span> <span>RBM_FPBASE</span>               RBM_EBP</td>
      </tr>
      <tr>
        <td id="L779" data-line-number="779"></td>
        <td id="LC779">  #<span>define</span> <span>STR_FPBASE</span>               <span><span>"</span>rbp<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L780" data-line-number="780"></td>
        <td id="LC780">  #<span>define</span> <span>REG_SPBASE</span>               REG_ESP</td>
      </tr>
      <tr>
        <td id="L781" data-line-number="781"></td>
        <td id="LC781">  #<span>define</span> <span>RBM_SPBASE</span>               RBM_ESP</td>
      </tr>
      <tr>
        <td id="L782" data-line-number="782"></td>
        <td id="LC782">  #<span>define</span> <span>STR_SPBASE</span>               <span><span>"</span>rsp<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L783" data-line-number="783"></td>
        <td id="LC783">
</td>
      </tr>
      <tr>
        <td id="L784" data-line-number="784"></td>
        <td id="LC784">  #<span>define</span> <span>FIRST_ARG_STACK_OFFS</span>     (REGSIZE_BYTES)   <span><span>//</span> return address</span></td>
      </tr>
      <tr>
        <td id="L785" data-line-number="785"></td>
        <td id="LC785">
</td>
      </tr>
      <tr>
        <td id="L786" data-line-number="786"></td>
        <td id="LC786">#<span>ifdef</span> UNIX_AMD64_ABI</td>
      </tr>
      <tr>
        <td id="L787" data-line-number="787"></td>
        <td id="LC787">  #<span>define</span> <span>MAX_REG_ARG</span>              <span>6</span></td>
      </tr>
      <tr>
        <td id="L788" data-line-number="788"></td>
        <td id="LC788">  #<span>define</span> <span>MAX_FLOAT_REG_ARG</span>        <span>8</span></td>
      </tr>
      <tr>
        <td id="L789" data-line-number="789"></td>
        <td id="LC789">  #<span>define</span> <span>REG_ARG_FIRST</span>            REG_EDI</td>
      </tr>
      <tr>
        <td id="L790" data-line-number="790"></td>
        <td id="LC790">  #<span>define</span> <span>REG_ARG_LAST</span>             REG_R9</td>
      </tr>
      <tr>
        <td id="L791" data-line-number="791"></td>
        <td id="LC791">  #<span>define</span> <span>INIT_ARG_STACK_SLOT</span>      <span>0</span>                  <span><span>//</span> No outgoing reserved stack slots</span></td>
      </tr>
      <tr>
        <td id="L792" data-line-number="792"></td>
        <td id="LC792">
</td>
      </tr>
      <tr>
        <td id="L793" data-line-number="793"></td>
        <td id="LC793">  #<span>define</span> <span>REG_ARG_0</span>                REG_EDI</td>
      </tr>
      <tr>
        <td id="L794" data-line-number="794"></td>
        <td id="LC794">  #<span>define</span> <span>REG_ARG_1</span>                REG_ESI</td>
      </tr>
      <tr>
        <td id="L795" data-line-number="795"></td>
        <td id="LC795">  #<span>define</span> <span>REG_ARG_2</span>                REG_EDX</td>
      </tr>
      <tr>
        <td id="L796" data-line-number="796"></td>
        <td id="LC796">  #<span>define</span> <span>REG_ARG_3</span>                REG_ECX</td>
      </tr>
      <tr>
        <td id="L797" data-line-number="797"></td>
        <td id="LC797">  #<span>define</span> <span>REG_ARG_4</span>                REG_R8</td>
      </tr>
      <tr>
        <td id="L798" data-line-number="798"></td>
        <td id="LC798">  #<span>define</span> <span>REG_ARG_5</span>                REG_R9</td>
      </tr>
      <tr>
        <td id="L799" data-line-number="799"></td>
        <td id="LC799">
</td>
      </tr>
      <tr>
        <td id="L800" data-line-number="800"></td>
        <td id="LC800">  SELECTANY <span>const</span> regNumber intArgRegs [] = { REG_EDI, REG_ESI, REG_EDX, REG_ECX, REG_R8, REG_R9 };</td>
      </tr>
      <tr>
        <td id="L801" data-line-number="801"></td>
        <td id="LC801">  SELECTANY <span>const</span> regMaskTP intArgMasks[] = { RBM_EDI, RBM_ESI, RBM_EDX, RBM_ECX, RBM_R8, RBM_R9 };</td>
      </tr>
      <tr>
        <td id="L802" data-line-number="802"></td>
        <td id="LC802">  SELECTANY <span>const</span> regNumber fltArgRegs [] = { REG_XMM0, REG_XMM1, REG_XMM2, REG_XMM3, REG_XMM4, REG_XMM5, REG_XMM6, REG_XMM7 };</td>
      </tr>
      <tr>
        <td id="L803" data-line-number="803"></td>
        <td id="LC803">  SELECTANY <span>const</span> regMaskTP fltArgMasks[] = { RBM_XMM0, RBM_XMM1, RBM_XMM2, RBM_XMM3, RBM_XMM4, RBM_XMM5, RBM_XMM6, RBM_XMM7 };</td>
      </tr>
      <tr>
        <td id="L804" data-line-number="804"></td>
        <td id="LC804">
</td>
      </tr>
      <tr>
        <td id="L805" data-line-number="805"></td>
        <td id="LC805">  #<span>define</span> <span>RBM_ARG_0</span>                RBM_RDI</td>
      </tr>
      <tr>
        <td id="L806" data-line-number="806"></td>
        <td id="LC806">  #<span>define</span> <span>RBM_ARG_1</span>                RBM_RSI</td>
      </tr>
      <tr>
        <td id="L807" data-line-number="807"></td>
        <td id="LC807">  #<span>define</span> <span>RBM_ARG_2</span>                RBM_EDX</td>
      </tr>
      <tr>
        <td id="L808" data-line-number="808"></td>
        <td id="LC808">  #<span>define</span> <span>RBM_ARG_3</span>                RBM_ECX</td>
      </tr>
      <tr>
        <td id="L809" data-line-number="809"></td>
        <td id="LC809">  #<span>define</span> <span>RBM_ARG_4</span>                RBM_R8</td>
      </tr>
      <tr>
        <td id="L810" data-line-number="810"></td>
        <td id="LC810">  #<span>define</span> <span>RBM_ARG_5</span>                RBM_R9</td>
      </tr>
      <tr>
        <td id="L811" data-line-number="811"></td>
        <td id="LC811">#<span>else</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L812" data-line-number="812"></td>
        <td id="LC812">  #<span>define</span> <span>MAX_REG_ARG</span>              <span>4</span></td>
      </tr>
      <tr>
        <td id="L813" data-line-number="813"></td>
        <td id="LC813">  #<span>define</span> <span>MAX_FLOAT_REG_ARG</span>        <span>4</span></td>
      </tr>
      <tr>
        <td id="L814" data-line-number="814"></td>
        <td id="LC814">  #<span>define</span> <span>REG_ARG_FIRST</span>            REG_ECX</td>
      </tr>
      <tr>
        <td id="L815" data-line-number="815"></td>
        <td id="LC815">  #<span>define</span> <span>REG_ARG_LAST</span>             REG_R9</td>
      </tr>
      <tr>
        <td id="L816" data-line-number="816"></td>
        <td id="LC816">  #<span>define</span> <span>INIT_ARG_STACK_SLOT</span>      <span>4</span>                  <span><span>//</span> 4 outgoing reserved stack slots</span></td>
      </tr>
      <tr>
        <td id="L817" data-line-number="817"></td>
        <td id="LC817">
</td>
      </tr>
      <tr>
        <td id="L818" data-line-number="818"></td>
        <td id="LC818">  #<span>define</span> <span>REG_ARG_0</span>                REG_ECX</td>
      </tr>
      <tr>
        <td id="L819" data-line-number="819"></td>
        <td id="LC819">  #<span>define</span> <span>REG_ARG_1</span>                REG_EDX</td>
      </tr>
      <tr>
        <td id="L820" data-line-number="820"></td>
        <td id="LC820">  #<span>define</span> <span>REG_ARG_2</span>                REG_R8</td>
      </tr>
      <tr>
        <td id="L821" data-line-number="821"></td>
        <td id="LC821">  #<span>define</span> <span>REG_ARG_3</span>                REG_R9</td>
      </tr>
      <tr>
        <td id="L822" data-line-number="822"></td>
        <td id="LC822">
</td>
      </tr>
      <tr>
        <td id="L823" data-line-number="823"></td>
        <td id="LC823">  SELECTANY <span>const</span> regNumber intArgRegs [] = { REG_ECX, REG_EDX, REG_R8, REG_R9 };</td>
      </tr>
      <tr>
        <td id="L824" data-line-number="824"></td>
        <td id="LC824">  SELECTANY <span>const</span> regMaskTP intArgMasks[] = { RBM_ECX, RBM_EDX, RBM_R8, RBM_R9 };</td>
      </tr>
      <tr>
        <td id="L825" data-line-number="825"></td>
        <td id="LC825">  SELECTANY <span>const</span> regNumber fltArgRegs [] = { REG_XMM0, REG_XMM1, REG_XMM2, REG_XMM3 };</td>
      </tr>
      <tr>
        <td id="L826" data-line-number="826"></td>
        <td id="LC826">  SELECTANY <span>const</span> regMaskTP fltArgMasks[] = { RBM_XMM0, RBM_XMM1, RBM_XMM2, RBM_XMM3 };</td>
      </tr>
      <tr>
        <td id="L827" data-line-number="827"></td>
        <td id="LC827">
</td>
      </tr>
      <tr>
        <td id="L828" data-line-number="828"></td>
        <td id="LC828">  #<span>define</span> <span>RBM_ARG_0</span>                RBM_ECX</td>
      </tr>
      <tr>
        <td id="L829" data-line-number="829"></td>
        <td id="LC829">  #<span>define</span> <span>RBM_ARG_1</span>                RBM_EDX</td>
      </tr>
      <tr>
        <td id="L830" data-line-number="830"></td>
        <td id="LC830">  #<span>define</span> <span>RBM_ARG_2</span>                RBM_R8</td>
      </tr>
      <tr>
        <td id="L831" data-line-number="831"></td>
        <td id="LC831">  #<span>define</span> <span>RBM_ARG_3</span>                RBM_R9</td>
      </tr>
      <tr>
        <td id="L832" data-line-number="832"></td>
        <td id="LC832">#<span>endif</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L833" data-line-number="833"></td>
        <td id="LC833">
</td>
      </tr>
      <tr>
        <td id="L834" data-line-number="834"></td>
        <td id="LC834">  #<span>define</span> <span>REG_FLTARG_0</span>             REG_XMM0</td>
      </tr>
      <tr>
        <td id="L835" data-line-number="835"></td>
        <td id="LC835">  #<span>define</span> <span>REG_FLTARG_1</span>             REG_XMM1</td>
      </tr>
      <tr>
        <td id="L836" data-line-number="836"></td>
        <td id="LC836">  #<span>define</span> <span>REG_FLTARG_2</span>             REG_XMM2</td>
      </tr>
      <tr>
        <td id="L837" data-line-number="837"></td>
        <td id="LC837">  #<span>define</span> <span>REG_FLTARG_3</span>             REG_XMM3</td>
      </tr>
      <tr>
        <td id="L838" data-line-number="838"></td>
        <td id="LC838">
</td>
      </tr>
      <tr>
        <td id="L839" data-line-number="839"></td>
        <td id="LC839">  #<span>define</span> <span>RBM_FLTARG_0</span>             RBM_XMM0</td>
      </tr>
      <tr>
        <td id="L840" data-line-number="840"></td>
        <td id="LC840">  #<span>define</span> <span>RBM_FLTARG_1</span>             RBM_XMM1</td>
      </tr>
      <tr>
        <td id="L841" data-line-number="841"></td>
        <td id="LC841">  #<span>define</span> <span>RBM_FLTARG_2</span>             RBM_XMM2</td>
      </tr>
      <tr>
        <td id="L842" data-line-number="842"></td>
        <td id="LC842">  #<span>define</span> <span>RBM_FLTARG_3</span>             RBM_XMM3</td>
      </tr>
      <tr>
        <td id="L843" data-line-number="843"></td>
        <td id="LC843">
</td>
      </tr>
      <tr>
        <td id="L844" data-line-number="844"></td>
        <td id="LC844">#<span>ifdef</span> UNIX_AMD64_ABI</td>
      </tr>
      <tr>
        <td id="L845" data-line-number="845"></td>
        <td id="LC845">  #<span>define</span> <span>REG_FLTARG_4</span>             REG_XMM4</td>
      </tr>
      <tr>
        <td id="L846" data-line-number="846"></td>
        <td id="LC846">  #<span>define</span> <span>REG_FLTARG_5</span>             REG_XMM5</td>
      </tr>
      <tr>
        <td id="L847" data-line-number="847"></td>
        <td id="LC847">  #<span>define</span> <span>REG_FLTARG_6</span>             REG_XMM6</td>
      </tr>
      <tr>
        <td id="L848" data-line-number="848"></td>
        <td id="LC848">  #<span>define</span> <span>REG_FLTARG_7</span>             REG_XMM7</td>
      </tr>
      <tr>
        <td id="L849" data-line-number="849"></td>
        <td id="LC849">
</td>
      </tr>
      <tr>
        <td id="L850" data-line-number="850"></td>
        <td id="LC850">  #<span>define</span> <span>RBM_FLTARG_4</span>             RBM_XMM4</td>
      </tr>
      <tr>
        <td id="L851" data-line-number="851"></td>
        <td id="LC851">  #<span>define</span> <span>RBM_FLTARG_5</span>             RBM_XMM5</td>
      </tr>
      <tr>
        <td id="L852" data-line-number="852"></td>
        <td id="LC852">  #<span>define</span> <span>RBM_FLTARG_6</span>             RBM_XMM6</td>
      </tr>
      <tr>
        <td id="L853" data-line-number="853"></td>
        <td id="LC853">  #<span>define</span> <span>RBM_FLTARG_7</span>             RBM_XMM7</td>
      </tr>
      <tr>
        <td id="L854" data-line-number="854"></td>
        <td id="LC854">
</td>
      </tr>
      <tr>
        <td id="L855" data-line-number="855"></td>
        <td id="LC855">  #<span>define</span> <span>RBM_ARG_REGS</span>            (RBM_ARG_0|RBM_ARG_1|RBM_ARG_2|RBM_ARG_3|RBM_ARG_4|RBM_ARG_5)</td>
      </tr>
      <tr>
        <td id="L856" data-line-number="856"></td>
        <td id="LC856">  #<span>define</span> <span>RBM_FLTARG_REGS</span>         (RBM_FLTARG_0|RBM_FLTARG_1|RBM_FLTARG_2|RBM_FLTARG_3|RBM_FLTARG_4|RBM_FLTARG_5|RBM_FLTARG_6|RBM_FLTARG_7)</td>
      </tr>
      <tr>
        <td id="L857" data-line-number="857"></td>
        <td id="LC857">#<span>else</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L858" data-line-number="858"></td>
        <td id="LC858">  #<span>define</span> <span>RBM_ARG_REGS</span>            (RBM_ARG_0|RBM_ARG_1|RBM_ARG_2|RBM_ARG_3)</td>
      </tr>
      <tr>
        <td id="L859" data-line-number="859"></td>
        <td id="LC859">  #<span>define</span> <span>RBM_FLTARG_REGS</span>         (RBM_FLTARG_0|RBM_FLTARG_1|RBM_FLTARG_2|RBM_FLTARG_3)</td>
      </tr>
      <tr>
        <td id="L860" data-line-number="860"></td>
        <td id="LC860">#<span>endif</span> <span><span>//</span> !UNIX_AMD64_ABI</span></td>
      </tr>
      <tr>
        <td id="L861" data-line-number="861"></td>
        <td id="LC861">
</td>
      </tr>
      <tr>
        <td id="L862" data-line-number="862"></td>
        <td id="LC862">  <span><span>//</span> The registers trashed by profiler enter/leave/tailcall hook</span></td>
      </tr>
      <tr>
        <td id="L863" data-line-number="863"></td>
        <td id="LC863">  <span><span>//</span> See vm\amd64\asmhelpers.asm for more details.</span></td>
      </tr>
      <tr>
        <td id="L864" data-line-number="864"></td>
        <td id="LC864">  #<span>define</span> <span>RBM_PROFILER_ENTER_TRASH</span>     RBM_CALLEE_TRASH</td>
      </tr>
      <tr>
        <td id="L865" data-line-number="865"></td>
        <td id="LC865">  #<span>define</span> <span>RBM_PROFILER_LEAVE_TRASH</span>     (RBM_CALLEE_TRASH &amp; ~(RBM_FLOATRET | RBM_INTRET))</td>
      </tr>
      <tr>
        <td id="L866" data-line-number="866"></td>
        <td id="LC866">  #<span>define</span> <span>RBM_PROFILER_TAILCALL_TRASH</span>  RBM_PROFILER_LEAVE_TRASH</td>
      </tr>
      <tr>
        <td id="L867" data-line-number="867"></td>
        <td id="LC867">
</td>
      </tr>
      <tr>
        <td id="L868" data-line-number="868"></td>
        <td id="LC868">  <span><span>//</span> The registers trashed by the CORINFO_HELP_STOP_FOR_GC helper.</span></td>
      </tr>
      <tr>
        <td id="L869" data-line-number="869"></td>
        <td id="LC869">#<span>ifdef</span> UNIX_AMD64_ABI</td>
      </tr>
      <tr>
        <td id="L870" data-line-number="870"></td>
        <td id="LC870">  <span><span>//</span> See vm\amd64\unixasmhelpers.S for more details.</span></td>
      </tr>
      <tr>
        <td id="L871" data-line-number="871"></td>
        <td id="LC871">  <span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L872" data-line-number="872"></td>
        <td id="LC872">  <span><span>//</span> On Unix a struct of size &gt;=9 and &lt;=16 bytes in size is returned in two return registers.</span></td>
      </tr>
      <tr>
        <td id="L873" data-line-number="873"></td>
        <td id="LC873">  <span><span>//</span> The return registers could be any two from the set { RAX, RDX, XMM0, XMM1 }.</span></td>
      </tr>
      <tr>
        <td id="L874" data-line-number="874"></td>
        <td id="LC874">  <span><span>//</span> STOP_FOR_GC helper preserves all the 4 possible return registers.</span></td>
      </tr>
      <tr>
        <td id="L875" data-line-number="875"></td>
        <td id="LC875">  #<span>define</span> <span>RBM_STOP_FOR_GC_TRASH</span>     (RBM_CALLEE_TRASH &amp; ~(RBM_FLOATRET | RBM_INTRET | RBM_FLOATRET_1 | RBM_INTRET_1))</td>
      </tr>
      <tr>
        <td id="L876" data-line-number="876"></td>
        <td id="LC876">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L877" data-line-number="877"></td>
        <td id="LC877">  <span><span>//</span> See vm\amd64\asmhelpers.asm for more details.</span></td>
      </tr>
      <tr>
        <td id="L878" data-line-number="878"></td>
        <td id="LC878">  #<span>define</span> <span>RBM_STOP_FOR_GC_TRASH</span>     (RBM_CALLEE_TRASH &amp; ~(RBM_FLOATRET | RBM_INTRET))</td>
      </tr>
      <tr>
        <td id="L879" data-line-number="879"></td>
        <td id="LC879">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L880" data-line-number="880"></td>
        <td id="LC880">
</td>
      </tr>
      <tr>
        <td id="L881" data-line-number="881"></td>
        <td id="LC881">  <span><span>//</span> The registers trashed by the CORINFO_HELP_INIT_PINVOKE_FRAME helper.</span></td>
      </tr>
      <tr>
        <td id="L882" data-line-number="882"></td>
        <td id="LC882">  #<span>define</span> <span>RBM_INIT_PINVOKE_FRAME_TRASH</span>  RBM_CALLEE_TRASH</td>
      </tr>
      <tr>
        <td id="L883" data-line-number="883"></td>
        <td id="LC883">
</td>
      </tr>
      <tr>
        <td id="L884" data-line-number="884"></td>
        <td id="LC884">  <span><span>//</span> What sort of reloc do we use for [disp32] address mode</span></td>
      </tr>
      <tr>
        <td id="L885" data-line-number="885"></td>
        <td id="LC885">  #<span>define</span> <span>IMAGE_REL_BASED_DISP32</span>   IMAGE_REL_BASED_REL32</td>
      </tr>
      <tr>
        <td id="L886" data-line-number="886"></td>
        <td id="LC886">
</td>
      </tr>
      <tr>
        <td id="L887" data-line-number="887"></td>
        <td id="LC887">  <span><span>//</span> What sort of reloc to we use for 'moffset' address mode (for 'mov eax, moffset' or 'mov moffset, eax')</span></td>
      </tr>
      <tr>
        <td id="L888" data-line-number="888"></td>
        <td id="LC888">  #<span>define</span> <span>IMAGE_REL_BASED_MOFFSET</span>  IMAGE_REL_BASED_DIR64</td>
      </tr>
      <tr>
        <td id="L889" data-line-number="889"></td>
        <td id="LC889">
</td>
      </tr>
      <tr>
        <td id="L890" data-line-number="890"></td>
        <td id="LC890">  <span><span>//</span> Pointer-sized string move instructions</span></td>
      </tr>
      <tr>
        <td id="L891" data-line-number="891"></td>
        <td id="LC891">  #<span>define</span> <span>INS_movsp</span>                INS_movsq</td>
      </tr>
      <tr>
        <td id="L892" data-line-number="892"></td>
        <td id="LC892">  #<span>define</span> <span>INS_r_movsp</span>              INS_r_movsq</td>
      </tr>
      <tr>
        <td id="L893" data-line-number="893"></td>
        <td id="LC893">  #<span>define</span> <span>INS_stosp</span>                INS_stosq</td>
      </tr>
      <tr>
        <td id="L894" data-line-number="894"></td>
        <td id="LC894">  #<span>define</span> <span>INS_r_stosp</span>              INS_r_stosq</td>
      </tr>
      <tr>
        <td id="L895" data-line-number="895"></td>
        <td id="LC895">
</td>
      </tr>
      <tr>
        <td id="L896" data-line-number="896"></td>
        <td id="LC896">  <span><span>//</span> AMD64 uses FEATURE_FIXED_OUT_ARGS so this can be zero.</span></td>
      </tr>
      <tr>
        <td id="L897" data-line-number="897"></td>
        <td id="LC897">  #<span>define</span> <span>STACK_PROBE_BOUNDARY_THRESHOLD_BYTES</span> <span>0</span></td>
      </tr>
      <tr>
        <td id="L898" data-line-number="898"></td>
        <td id="LC898">
</td>
      </tr>
      <tr>
        <td id="L899" data-line-number="899"></td>
        <td id="LC899">#<span>elif</span> defined(_TARGET_ARM_)</td>
      </tr>
      <tr>
        <td id="L900" data-line-number="900"></td>
        <td id="LC900">
</td>
      </tr>
      <tr>
        <td id="L901" data-line-number="901"></td>
        <td id="LC901">  <span><span>//</span> TODO-ARM-CQ: Use shift for division by power of 2</span></td>
      </tr>
      <tr>
        <td id="L902" data-line-number="902"></td>
        <td id="LC902">  <span><span>//</span> TODO-ARM-CQ: Check for sdiv/udiv at runtime and generate it if available</span></td>
      </tr>
      <tr>
        <td id="L903" data-line-number="903"></td>
        <td id="LC903">  #<span>define</span> <span>USE_HELPERS_FOR_INT_DIV</span>  <span>1</span>       <span><span>//</span> BeagleBoard (ARMv7A) doesn't support SDIV/UDIV</span></td>
      </tr>
      <tr>
        <td id="L904" data-line-number="904"></td>
        <td id="LC904">  #<span>define</span> <span>CPU_LOAD_STORE_ARCH</span>      <span>1</span></td>
      </tr>
      <tr>
        <td id="L905" data-line-number="905"></td>
        <td id="LC905">  #<span>define</span> <span>CPU_HAS_FP_SUPPORT</span>       <span>1</span></td>
      </tr>
      <tr>
        <td id="L906" data-line-number="906"></td>
        <td id="LC906">  #<span>define</span> <span>ROUND_FLOAT</span>              <span>0</span>       <span><span>//</span> Do not round intermed float expression results</span></td>
      </tr>
      <tr>
        <td id="L907" data-line-number="907"></td>
        <td id="LC907">  #<span>define</span> <span>CPU_HAS_BYTE_REGS</span>        <span>0</span></td>
      </tr>
      <tr>
        <td id="L908" data-line-number="908"></td>
        <td id="LC908">
</td>
      </tr>
      <tr>
        <td id="L909" data-line-number="909"></td>
        <td id="LC909">  #<span>define</span> <span>CPBLK_UNROLL_LIMIT</span>       <span>32</span>      <span><span>//</span> Upper bound to let the code generator to loop unroll CpBlk.</span></td>
      </tr>
      <tr>
        <td id="L910" data-line-number="910"></td>
        <td id="LC910">  #<span>define</span> <span>INITBLK_UNROLL_LIMIT</span>     <span>32</span>      <span><span>//</span> Upper bound to let the code generator to loop unroll InitBlk.</span></td>
      </tr>
      <tr>
        <td id="L911" data-line-number="911"></td>
        <td id="LC911">
</td>
      </tr>
      <tr>
        <td id="L912" data-line-number="912"></td>
        <td id="LC912">  #<span>define</span> <span>FEATURE_FIXED_OUT_ARGS</span>   <span>1</span>       <span><span>//</span> Preallocate the outgoing arg area in the prolog</span></td>
      </tr>
      <tr>
        <td id="L913" data-line-number="913"></td>
        <td id="LC913">  #<span>define</span> <span>FEATURE_STRUCTPROMOTE</span>    <span>1</span>       <span><span>//</span> JIT Optimization to promote fields of structs into registers</span></td>
      </tr>
      <tr>
        <td id="L914" data-line-number="914"></td>
        <td id="LC914">  #<span>define</span> <span>FEATURE_MULTIREG_STRUCT_PROMOTE</span>  <span>0</span>  <span><span>//</span> True when we want to promote fields of a multireg struct into registers</span></td>
      </tr>
      <tr>
        <td id="L915" data-line-number="915"></td>
        <td id="LC915">  #<span>define</span> <span>FEATURE_FASTTAILCALL</span>     <span>0</span>       <span><span>//</span> Tail calls made as epilog+jmp</span></td>
      </tr>
      <tr>
        <td id="L916" data-line-number="916"></td>
        <td id="LC916">  #<span>define</span> <span>FEATURE_TAILCALL_OPT</span>     <span>0</span>       <span><span>//</span> opportunistic Tail calls (i.e. without ".tail" prefix) made as fast tail calls.</span></td>
      </tr>
      <tr>
        <td id="L917" data-line-number="917"></td>
        <td id="LC917">  #<span>define</span> <span>FEATURE_SET_FLAGS</span>        <span>1</span>       <span><span>//</span> Set to true to force the JIT to mark the trees with GTF_SET_FLAGS when the flags need to be set</span></td>
      </tr>
      <tr>
        <td id="L918" data-line-number="918"></td>
        <td id="LC918">  #<span>define</span> <span>FEATURE_MULTIREG_ARGS_OR_RET</span>  <span>1</span>  <span><span>//</span> Support for passing and/or returning single values in more than one register (including HFA support)</span></td>
      </tr>
      <tr>
        <td id="L919" data-line-number="919"></td>
        <td id="LC919">  #<span>define</span> <span>FEATURE_MULTIREG_ARGS</span>         <span>1</span>  <span><span>//</span> Support for passing a single argument in more than one register (including passing HFAs)</span></td>
      </tr>
      <tr>
        <td id="L920" data-line-number="920"></td>
        <td id="LC920">  #<span>define</span> <span>FEATURE_MULTIREG_RET</span>          <span>1</span>  <span><span>//</span> Support for returning a single value in more than one register (including HFA returns)</span></td>
      </tr>
      <tr>
        <td id="L921" data-line-number="921"></td>
        <td id="LC921">  #<span>define</span> <span>FEATURE_STRUCT_CLASSIFIER</span>     <span>0</span>  <span><span>//</span> Uses a classifier function to determine is structs are passed/returned in more than one register</span></td>
      </tr>
      <tr>
        <td id="L922" data-line-number="922"></td>
        <td id="LC922">  #<span>define</span> <span>MAX_PASS_SINGLEREG_BYTES</span>      <span>8</span>  <span><span>//</span> Maximum size of a struct passed in a single register (double).</span></td>
      </tr>
      <tr>
        <td id="L923" data-line-number="923"></td>
        <td id="LC923">  #<span>define</span> <span>MAX_PASS_MULTIREG_BYTES</span>      <span>32</span>  <span><span>//</span> Maximum size of a struct that could be passed in more than one register (Max is an HFA of 4 doubles)</span></td>
      </tr>
      <tr>
        <td id="L924" data-line-number="924"></td>
        <td id="LC924">  #<span>define</span> <span>MAX_RET_MULTIREG_BYTES</span>       <span>32</span>  <span><span>//</span> Maximum size of a struct that could be returned in more than one register (Max is an HFA of 4 doubles)</span></td>
      </tr>
      <tr>
        <td id="L925" data-line-number="925"></td>
        <td id="LC925">  #<span>define</span> <span>MAX_ARG_REG_COUNT</span>             <span>4</span>  <span><span>//</span> Maximum registers used to pass a single argument in multiple registers. (max is 4 floats or doubles using an HFA)</span></td>
      </tr>
      <tr>
        <td id="L926" data-line-number="926"></td>
        <td id="LC926">  #<span>define</span> <span>MAX_RET_REG_COUNT</span>             <span>4</span>  <span><span>//</span> Maximum registers used to return a value.</span></td>
      </tr>
      <tr>
        <td id="L927" data-line-number="927"></td>
        <td id="LC927">
</td>
      </tr>
      <tr>
        <td id="L928" data-line-number="928"></td>
        <td id="LC928">  #<span>define</span> <span>NOGC_WRITE_BARRIERS</span>      <span>0</span>       <span><span>//</span> We DO-NOT have specialized WriteBarrier JIT Helpers that DO-NOT trash the RBM_CALLEE_TRASH registers</span></td>
      </tr>
      <tr>
        <td id="L929" data-line-number="929"></td>
        <td id="LC929">  #<span>define</span> <span>USER_ARGS_COME_LAST</span>      <span>1</span></td>
      </tr>
      <tr>
        <td id="L930" data-line-number="930"></td>
        <td id="LC930">  #<span>define</span> <span>EMIT_TRACK_STACK_DEPTH</span>   <span>1</span>       <span><span>//</span> This is something of a workaround.  For both ARM and AMD64, the frame size is fixed, so we don't really</span></td>
      </tr>
      <tr>
        <td id="L931" data-line-number="931"></td>
        <td id="LC931">                                           <span><span>//</span> need to track stack depth, but this is currently necessary to get GC information reported at call sites.</span></td>
      </tr>
      <tr>
        <td id="L932" data-line-number="932"></td>
        <td id="LC932">  #<span>define</span> <span>TARGET_POINTER_SIZE</span>      <span>4</span>       <span><span>//</span> equal to sizeof(void*) and the managed pointer size in bytes for this target</span></td>
      </tr>
      <tr>
        <td id="L933" data-line-number="933"></td>
        <td id="LC933">  #<span>define</span> <span>FEATURE_EH</span>               <span>1</span>       <span><span>//</span> To aid platform bring-up, eliminate exceptional EH clauses (catch, filter, filter-handler, fault) and directly execute 'finally' clauses.</span></td>
      </tr>
      <tr>
        <td id="L934" data-line-number="934"></td>
        <td id="LC934">  #<span>define</span> <span>FEATURE_EH_CALLFINALLY_THUNKS</span> <span>0</span>  <span><span>//</span> Generate call-to-finally code in "thunks" in the enclosing EH region, protected by "cloned finally" clauses.</span></td>
      </tr>
      <tr>
        <td id="L935" data-line-number="935"></td>
        <td id="LC935">  #<span>define</span> <span>ETW_EBP_FRAMED</span>           <span>1</span>       <span><span>//</span> if 1 we cannot use REG_FP as a scratch register and must setup the frame pointer for most methods</span></td>
      </tr>
      <tr>
        <td id="L936" data-line-number="936"></td>
        <td id="LC936">  #<span>define</span> <span>CSE_CONSTS</span>               <span>1</span>       <span><span>//</span> Enable if we want to CSE constants </span></td>
      </tr>
      <tr>
        <td id="L937" data-line-number="937"></td>
        <td id="LC937">
</td>
      </tr>
      <tr>
        <td id="L938" data-line-number="938"></td>
        <td id="LC938">  #<span>define</span> <span>REG_FP_FIRST</span>             REG_F0</td>
      </tr>
      <tr>
        <td id="L939" data-line-number="939"></td>
        <td id="LC939">  #<span>define</span> <span>REG_FP_LAST</span>              REG_F31</td>
      </tr>
      <tr>
        <td id="L940" data-line-number="940"></td>
        <td id="LC940">  #<span>define</span> <span>FIRST_FP_ARGREG</span>          REG_F0</td>
      </tr>
      <tr>
        <td id="L941" data-line-number="941"></td>
        <td id="LC941">  #<span>define</span> <span>LAST_FP_ARGREG</span>           REG_F15</td>
      </tr>
      <tr>
        <td id="L942" data-line-number="942"></td>
        <td id="LC942">
</td>
      </tr>
      <tr>
        <td id="L943" data-line-number="943"></td>
        <td id="LC943">  #<span>define</span> <span>REGNUM_BITS</span>              <span>6</span>       <span><span>//</span> number of bits in a REG_*</span></td>
      </tr>
      <tr>
        <td id="L944" data-line-number="944"></td>
        <td id="LC944">  #<span>define</span> <span>REGMASK_BITS</span>             <span>64</span>      <span><span>//</span> number of bits in a REGNUM_MASK</span></td>
      </tr>
      <tr>
        <td id="L945" data-line-number="945"></td>
        <td id="LC945">  #<span>define</span> <span>REGSIZE_BYTES</span>            <span>4</span>       <span><span>//</span> number of bytes in one register</span></td>
      </tr>
      <tr>
        <td id="L946" data-line-number="946"></td>
        <td id="LC946">  #<span>define</span> <span>MIN_ARG_AREA_FOR_CALL</span>    <span>0</span>       <span><span>//</span> Minimum required outgoing argument space for a call.</span></td>
      </tr>
      <tr>
        <td id="L947" data-line-number="947"></td>
        <td id="LC947">
</td>
      </tr>
      <tr>
        <td id="L948" data-line-number="948"></td>
        <td id="LC948">  #<span>define</span> <span>CODE_ALIGN</span>               <span>2</span>       <span><span>//</span> code alignment requirement</span></td>
      </tr>
      <tr>
        <td id="L949" data-line-number="949"></td>
        <td id="LC949">  #<span>define</span> <span>STACK_ALIGN</span>              <span>8</span>       <span><span>//</span> stack alignment requirement</span></td>
      </tr>
      <tr>
        <td id="L950" data-line-number="950"></td>
        <td id="LC950">
</td>
      </tr>
      <tr>
        <td id="L951" data-line-number="951"></td>
        <td id="LC951">  #<span>define</span> <span>RBM_INT_CALLEE_SAVED</span>    (RBM_R4|RBM_R5|RBM_R6|RBM_R7|RBM_R8|RBM_R9|RBM_R10)</td>
      </tr>
      <tr>
        <td id="L952" data-line-number="952"></td>
        <td id="LC952">  #<span>define</span> <span>RBM_INT_CALLEE_TRASH</span>    (RBM_R0|RBM_R1|RBM_R2|RBM_R3|RBM_R12|RBM_LR)</td>
      </tr>
      <tr>
        <td id="L953" data-line-number="953"></td>
        <td id="LC953">  #<span>define</span> <span>RBM_FLT_CALLEE_SAVED</span>    (RBM_F16|RBM_F17|RBM_F18|RBM_F19|RBM_F20|RBM_F21|RBM_F22|RBM_F23|RBM_F24|RBM_F25|RBM_F26|RBM_F27|RBM_F28|RBM_F29|RBM_F30|RBM_F31)</td>
      </tr>
      <tr>
        <td id="L954" data-line-number="954"></td>
        <td id="LC954">  #<span>define</span> <span>RBM_FLT_CALLEE_TRASH</span>    (RBM_F0|RBM_F1|RBM_F2|RBM_F3|RBM_F4|RBM_F5|RBM_F6|RBM_F7|RBM_F8|RBM_F9|RBM_F10|RBM_F11|RBM_F12|RBM_F13|RBM_F14|RBM_F15)</td>
      </tr>
      <tr>
        <td id="L955" data-line-number="955"></td>
        <td id="LC955">
</td>
      </tr>
      <tr>
        <td id="L956" data-line-number="956"></td>
        <td id="LC956">  #<span>define</span> <span>RBM_CALLEE_SAVED</span>        (RBM_INT_CALLEE_SAVED | RBM_FLT_CALLEE_SAVED)</td>
      </tr>
      <tr>
        <td id="L957" data-line-number="957"></td>
        <td id="LC957">  #<span>define</span> <span>RBM_CALLEE_TRASH</span>        (RBM_INT_CALLEE_TRASH | RBM_FLT_CALLEE_TRASH)</td>
      </tr>
      <tr>
        <td id="L958" data-line-number="958"></td>
        <td id="LC958">
</td>
      </tr>
      <tr>
        <td id="L959" data-line-number="959"></td>
        <td id="LC959">  #<span>define</span> <span>REG_DEFAULT_HELPER_CALL_TARGET</span> REG_R12</td>
      </tr>
      <tr>
        <td id="L960" data-line-number="960"></td>
        <td id="LC960">  #<span>define</span> <span>RBM_DEFAULT_HELPER_CALL_TARGET</span> RBM_R12</td>
      </tr>
      <tr>
        <td id="L961" data-line-number="961"></td>
        <td id="LC961">
</td>
      </tr>
      <tr>
        <td id="L962" data-line-number="962"></td>
        <td id="LC962">  #<span>define</span> <span>REG_FASTTAILCALL_TARGET</span> REG_R12   <span><span>//</span> Target register for fast tail call</span></td>
      </tr>
      <tr>
        <td id="L963" data-line-number="963"></td>
        <td id="LC963">  #<span>define</span> <span>RBM_FASTTAILCALL_TARGET</span> RBM_R12</td>
      </tr>
      <tr>
        <td id="L964" data-line-number="964"></td>
        <td id="LC964">
</td>
      </tr>
      <tr>
        <td id="L965" data-line-number="965"></td>
        <td id="LC965">  #<span>define</span> <span>RBM_ALLINT</span>              (RBM_INT_CALLEE_SAVED | RBM_INT_CALLEE_TRASH)</td>
      </tr>
      <tr>
        <td id="L966" data-line-number="966"></td>
        <td id="LC966">  #<span>define</span> <span>RBM_ALLFLOAT</span>            (RBM_FLT_CALLEE_SAVED | RBM_FLT_CALLEE_TRASH)</td>
      </tr>
      <tr>
        <td id="L967" data-line-number="967"></td>
        <td id="LC967">  #<span>define</span> <span>RBM_ALLDOUBLE</span>           (RBM_F0|RBM_F2|RBM_F4|RBM_F6|RBM_F8|RBM_F10|RBM_F12|RBM_F14|RBM_F16|RBM_F18|RBM_F20|RBM_F22|RBM_F24|RBM_F26|RBM_F28|RBM_F30)</td>
      </tr>
      <tr>
        <td id="L968" data-line-number="968"></td>
        <td id="LC968">
</td>
      </tr>
      <tr>
        <td id="L969" data-line-number="969"></td>
        <td id="LC969">  #<span>define</span> <span>REG_VAR_ORDER</span>            REG_R3,REG_R2,REG_R1,REG_R0,REG_R4,REG_LR,REG_R12,\</td>
      </tr>
      <tr>
        <td id="L970" data-line-number="970"></td>
        <td id="LC970">                                   REG_R5,REG_R6,REG_R7,REG_R8,REG_R9,REG_R10</td>
      </tr>
      <tr>
        <td id="L971" data-line-number="971"></td>
        <td id="LC971">
</td>
      </tr>
      <tr>
        <td id="L972" data-line-number="972"></td>
        <td id="LC972">  #<span>define</span> <span>REG_VAR_ORDER_FLT</span>        REG_F8,  REG_F9,  REG_F10, REG_F11, \</td>
      </tr>
      <tr>
        <td id="L973" data-line-number="973"></td>
        <td id="LC973">                                   REG_F12, REG_F13, REG_F14, REG_F15, \</td>
      </tr>
      <tr>
        <td id="L974" data-line-number="974"></td>
        <td id="LC974">                                   REG_F6,  REG_F7,  REG_F4,  REG_F5,  \</td>
      </tr>
      <tr>
        <td id="L975" data-line-number="975"></td>
        <td id="LC975">                                   REG_F2,  REG_F3,  REG_F0,  REG_F1,  \</td>
      </tr>
      <tr>
        <td id="L976" data-line-number="976"></td>
        <td id="LC976">                                   REG_F16, REG_F17, REG_F18, REG_F19, \</td>
      </tr>
      <tr>
        <td id="L977" data-line-number="977"></td>
        <td id="LC977">                                   REG_F20, REG_F21, REG_F22, REG_F23, \</td>
      </tr>
      <tr>
        <td id="L978" data-line-number="978"></td>
        <td id="LC978">                                   REG_F24, REG_F25, REG_F26, REG_F27, \</td>
      </tr>
      <tr>
        <td id="L979" data-line-number="979"></td>
        <td id="LC979">                                   REG_F28, REG_F29, REG_F30, REG_F31,</td>
      </tr>
      <tr>
        <td id="L980" data-line-number="980"></td>
        <td id="LC980">
</td>
      </tr>
      <tr>
        <td id="L981" data-line-number="981"></td>
        <td id="LC981">  #<span>define</span> <span>RBM_LOW_REGS</span>            (RBM_R0|RBM_R1|RBM_R2|RBM_R3|RBM_R4|RBM_R5|RBM_R6|RBM_R7)</td>
      </tr>
      <tr>
        <td id="L982" data-line-number="982"></td>
        <td id="LC982">  #<span>define</span> <span>RBM_HIGH_REGS</span>           (RBM_R8|RBM_R9|RBM_R10|RBM_R11|RBM_R12|RBM_SP|RBM_LR|RBM_PC)</td>
      </tr>
      <tr>
        <td id="L983" data-line-number="983"></td>
        <td id="LC983">
</td>
      </tr>
      <tr>
        <td id="L984" data-line-number="984"></td>
        <td id="LC984">  #<span>define</span> <span>REG_CALLEE_SAVED_ORDER</span>   REG_R4,REG_R5,REG_R6,REG_R7,REG_R8,REG_R9,REG_R10,REG_R11</td>
      </tr>
      <tr>
        <td id="L985" data-line-number="985"></td>
        <td id="LC985">  #<span>define</span> <span>RBM_CALLEE_SAVED_ORDER</span>   RBM_R4,RBM_R5,RBM_R6,RBM_R7,RBM_R8,RBM_R9,RBM_R10,RBM_R11</td>
      </tr>
      <tr>
        <td id="L986" data-line-number="986"></td>
        <td id="LC986">
</td>
      </tr>
      <tr>
        <td id="L987" data-line-number="987"></td>
        <td id="LC987">  #<span>define</span> <span>CNT_CALLEE_SAVED</span>        (<span>8</span>)</td>
      </tr>
      <tr>
        <td id="L988" data-line-number="988"></td>
        <td id="LC988">  #<span>define</span> <span>CNT_CALLEE_TRASH</span>        (<span>6</span>)</td>
      </tr>
      <tr>
        <td id="L989" data-line-number="989"></td>
        <td id="LC989">  #<span>define</span> <span>CNT_CALLEE_ENREG</span>        (CNT_CALLEE_SAVED-<span>1</span>)</td>
      </tr>
      <tr>
        <td id="L990" data-line-number="990"></td>
        <td id="LC990">
</td>
      </tr>
      <tr>
        <td id="L991" data-line-number="991"></td>
        <td id="LC991">  #<span>define</span> <span>CNT_CALLEE_SAVED_FLOAT</span>  (<span>16</span>)</td>
      </tr>
      <tr>
        <td id="L992" data-line-number="992"></td>
        <td id="LC992">  #<span>define</span> <span>CNT_CALLEE_TRASH_FLOAT</span>  (<span>16</span>)</td>
      </tr>
      <tr>
        <td id="L993" data-line-number="993"></td>
        <td id="LC993">
</td>
      </tr>
      <tr>
        <td id="L994" data-line-number="994"></td>
        <td id="LC994">  #<span>define</span> <span>CALLEE_SAVED_REG_MAXSZ</span>    (CNT_CALLEE_SAVED*REGSIZE_BYTES)</td>
      </tr>
      <tr>
        <td id="L995" data-line-number="995"></td>
        <td id="LC995">  #<span>define</span> <span>CALLEE_SAVED_FLOAT_MAXSZ</span>  (CNT_CALLEE_SAVED_FLOAT*<span>sizeof</span>(<span>float</span>))</td>
      </tr>
      <tr>
        <td id="L996" data-line-number="996"></td>
        <td id="LC996">
</td>
      </tr>
      <tr>
        <td id="L997" data-line-number="997"></td>
        <td id="LC997">  #<span>define</span> <span>REG_TMP_0</span>                REG_R3</td>
      </tr>
      <tr>
        <td id="L998" data-line-number="998"></td>
        <td id="LC998">
</td>
      </tr>
      <tr>
        <td id="L999" data-line-number="999"></td>
        <td id="LC999">  <span><span>//</span> Temporary registers used for the GS cookie check.</span></td>
      </tr>
      <tr>
        <td id="L1000" data-line-number="1000"></td>
        <td id="LC1000">  #<span>define</span> <span>REG_GSCOOKIE_TMP_0</span>       REG_R12</td>
      </tr>
      <tr>
        <td id="L1001" data-line-number="1001"></td>
        <td id="LC1001">  #<span>define</span> <span>REG_GSCOOKIE_TMP_1</span>       REG_LR</td>
      </tr>
      <tr>
        <td id="L1002" data-line-number="1002"></td>
        <td id="LC1002">
</td>
      </tr>
      <tr>
        <td id="L1003" data-line-number="1003"></td>
        <td id="LC1003">  <span><span>//</span> register to hold shift amount; no special register is required on the ARM</span></td>
      </tr>
      <tr>
        <td id="L1004" data-line-number="1004"></td>
        <td id="LC1004">  #<span>define</span> <span>REG_SHIFT</span>                REG_NA</td>
      </tr>
      <tr>
        <td id="L1005" data-line-number="1005"></td>
        <td id="LC1005">  #<span>define</span> <span>RBM_SHIFT</span>                RBM_ALLINT</td>
      </tr>
      <tr>
        <td id="L1006" data-line-number="1006"></td>
        <td id="LC1006">
</td>
      </tr>
      <tr>
        <td id="L1007" data-line-number="1007"></td>
        <td id="LC1007">  <span><span>//</span> register to hold shift amount when shifting 64-bit values (this uses a helper call)</span></td>
      </tr>
      <tr>
        <td id="L1008" data-line-number="1008"></td>
        <td id="LC1008">  #<span>define</span> <span>REG_SHIFT_LNG</span>            REG_R2            <span><span>//</span> REG_ARG_2</span></td>
      </tr>
      <tr>
        <td id="L1009" data-line-number="1009"></td>
        <td id="LC1009">  #<span>define</span> <span>RBM_SHIFT_LNG</span>            RBM_R2            <span><span>//</span> RBM_ARG_2</span></td>
      </tr>
      <tr>
        <td id="L1010" data-line-number="1010"></td>
        <td id="LC1010">  </td>
      </tr>
      <tr>
        <td id="L1011" data-line-number="1011"></td>
        <td id="LC1011">  <span><span>//</span> This is a general scratch register that does not conflict with the argument registers</span></td>
      </tr>
      <tr>
        <td id="L1012" data-line-number="1012"></td>
        <td id="LC1012">  #<span>define</span> <span>REG_SCRATCH</span>              REG_LR</td>
      </tr>
      <tr>
        <td id="L1013" data-line-number="1013"></td>
        <td id="LC1013">
</td>
      </tr>
      <tr>
        <td id="L1014" data-line-number="1014"></td>
        <td id="LC1014">  <span><span>//</span> This is a general register that can be optionally reserved for other purposes during codegen</span></td>
      </tr>
      <tr>
        <td id="L1015" data-line-number="1015"></td>
        <td id="LC1015">  #<span>define</span> <span>REG_OPT_RSVD</span>             REG_R10</td>
      </tr>
      <tr>
        <td id="L1016" data-line-number="1016"></td>
        <td id="LC1016">  #<span>define</span> <span>RBM_OPT_RSVD</span>             RBM_R10</td>
      </tr>
      <tr>
        <td id="L1017" data-line-number="1017"></td>
        <td id="LC1017">
</td>
      </tr>
      <tr>
        <td id="L1018" data-line-number="1018"></td>
        <td id="LC1018">  <span><span>//</span> We reserve R9 to store SP on entry for stack unwinding when localloc is used</span></td>
      </tr>
      <tr>
        <td id="L1019" data-line-number="1019"></td>
        <td id="LC1019">  <span><span>//</span> This needs to stay in sync with the ARM version of InlinedCallFrame::UpdateRegDisplay code.</span></td>
      </tr>
      <tr>
        <td id="L1020" data-line-number="1020"></td>
        <td id="LC1020">  #<span>define</span> <span>REG_SAVED_LOCALLOC_SP</span>    REG_R9</td>
      </tr>
      <tr>
        <td id="L1021" data-line-number="1021"></td>
        <td id="LC1021">  #<span>define</span> <span>RBM_SAVED_LOCALLOC_SP</span>    RBM_R9</td>
      </tr>
      <tr>
        <td id="L1022" data-line-number="1022"></td>
        <td id="LC1022">
</td>
      </tr>
      <tr>
        <td id="L1023" data-line-number="1023"></td>
        <td id="LC1023">  <span><span>//</span> Where is the exception object on entry to the handler block?</span></td>
      </tr>
      <tr>
        <td id="L1024" data-line-number="1024"></td>
        <td id="LC1024">  #<span>define</span> <span>REG_EXCEPTION_OBJECT</span>     REG_R0</td>
      </tr>
      <tr>
        <td id="L1025" data-line-number="1025"></td>
        <td id="LC1025">  #<span>define</span> <span>RBM_EXCEPTION_OBJECT</span>     RBM_R0</td>
      </tr>
      <tr>
        <td id="L1026" data-line-number="1026"></td>
        <td id="LC1026">
</td>
      </tr>
      <tr>
        <td id="L1027" data-line-number="1027"></td>
        <td id="LC1027">  #<span>define</span> <span>REG_JUMP_THUNK_PARAM</span>     REG_R12</td>
      </tr>
      <tr>
        <td id="L1028" data-line-number="1028"></td>
        <td id="LC1028">  #<span>define</span> <span>RBM_JUMP_THUNK_PARAM</span>     RBM_R12</td>
      </tr>
      <tr>
        <td id="L1029" data-line-number="1029"></td>
        <td id="LC1029">
</td>
      </tr>
      <tr>
        <td id="L1030" data-line-number="1030"></td>
        <td id="LC1030">  <span><span>//</span> ARM write barrier ABI (see vm\arm\asmhelpers.asm, vm\arm\asmhelpers.S):</span></td>
      </tr>
      <tr>
        <td id="L1031" data-line-number="1031"></td>
        <td id="LC1031">  <span><span>//</span> CORINFO_HELP_ASSIGN_REF (JIT_WriteBarrier), CORINFO_HELP_CHECKED_ASSIGN_REF (JIT_CheckedWriteBarrier):</span></td>
      </tr>
      <tr>
        <td id="L1032" data-line-number="1032"></td>
        <td id="LC1032">  <span><span>//</span>     On entry:</span></td>
      </tr>
      <tr>
        <td id="L1033" data-line-number="1033"></td>
        <td id="LC1033">  <span><span>//</span>       r0: the destination address (LHS of the assignment)</span></td>
      </tr>
      <tr>
        <td id="L1034" data-line-number="1034"></td>
        <td id="LC1034">  <span><span>//</span>       r1: the object reference (RHS of the assignment)</span></td>
      </tr>
      <tr>
        <td id="L1035" data-line-number="1035"></td>
        <td id="LC1035">  <span><span>//</span>     On exit:</span></td>
      </tr>
      <tr>
        <td id="L1036" data-line-number="1036"></td>
        <td id="LC1036">  <span><span>//</span>       r0: trashed</span></td>
      </tr>
      <tr>
        <td id="L1037" data-line-number="1037"></td>
        <td id="LC1037">  <span><span>//</span>       r3: trashed</span></td>
      </tr>
      <tr>
        <td id="L1038" data-line-number="1038"></td>
        <td id="LC1038">  <span><span>//</span> CORINFO_HELP_ASSIGN_BYREF (JIT_ByRefWriteBarrier):</span></td>
      </tr>
      <tr>
        <td id="L1039" data-line-number="1039"></td>
        <td id="LC1039">  <span><span>//</span>     On entry:</span></td>
      </tr>
      <tr>
        <td id="L1040" data-line-number="1040"></td>
        <td id="LC1040">  <span><span>//</span>       r0: the destination address (object reference written here)</span></td>
      </tr>
      <tr>
        <td id="L1041" data-line-number="1041"></td>
        <td id="LC1041">  <span><span>//</span>       r1: the source address (points to object reference to write)</span></td>
      </tr>
      <tr>
        <td id="L1042" data-line-number="1042"></td>
        <td id="LC1042">  <span><span>//</span>     On exit:</span></td>
      </tr>
      <tr>
        <td id="L1043" data-line-number="1043"></td>
        <td id="LC1043">  <span><span>//</span>       r0: incremented by 4</span></td>
      </tr>
      <tr>
        <td id="L1044" data-line-number="1044"></td>
        <td id="LC1044">  <span><span>//</span>       r1: incremented by 4</span></td>
      </tr>
      <tr>
        <td id="L1045" data-line-number="1045"></td>
        <td id="LC1045">  <span><span>//</span>       r2: trashed</span></td>
      </tr>
      <tr>
        <td id="L1046" data-line-number="1046"></td>
        <td id="LC1046">  <span><span>//</span>       r3: trashed</span></td>
      </tr>
      <tr>
        <td id="L1047" data-line-number="1047"></td>
        <td id="LC1047">
</td>
      </tr>
      <tr>
        <td id="L1048" data-line-number="1048"></td>
        <td id="LC1048">  #<span>define</span> <span>REG_WRITE_BARRIER_DST_BYREF</span>    REG_ARG_0</td>
      </tr>
      <tr>
        <td id="L1049" data-line-number="1049"></td>
        <td id="LC1049">  #<span>define</span> <span>RBM_WRITE_BARRIER_DST_BYREF</span>    RBM_ARG_0</td>
      </tr>
      <tr>
        <td id="L1050" data-line-number="1050"></td>
        <td id="LC1050">
</td>
      </tr>
      <tr>
        <td id="L1051" data-line-number="1051"></td>
        <td id="LC1051">  #<span>define</span> <span>REG_WRITE_BARRIER_SRC_BYREF</span>    REG_ARG_1</td>
      </tr>
      <tr>
        <td id="L1052" data-line-number="1052"></td>
        <td id="LC1052">  #<span>define</span> <span>RBM_WRITE_BARRIER_SRC_BYREF</span>    RBM_ARG_1</td>
      </tr>
      <tr>
        <td id="L1053" data-line-number="1053"></td>
        <td id="LC1053">
</td>
      </tr>
      <tr>
        <td id="L1054" data-line-number="1054"></td>
        <td id="LC1054">  #<span>define</span> <span>RBM_CALLEE_TRASH_NOGC</span>          (RBM_R2|RBM_R3|RBM_LR|RBM_DEFAULT_HELPER_CALL_TARGET)</td>
      </tr>
      <tr>
        <td id="L1055" data-line-number="1055"></td>
        <td id="LC1055">
</td>
      </tr>
      <tr>
        <td id="L1056" data-line-number="1056"></td>
        <td id="LC1056">  <span><span>//</span> Registers killed by CORINFO_HELP_ASSIGN_REF and CORINFO_HELP_CHECKED_ASSIGN_REF.</span></td>
      </tr>
      <tr>
        <td id="L1057" data-line-number="1057"></td>
        <td id="LC1057">  #<span>define</span> <span>RBM_CALLEE_TRASH_WRITEBARRIER</span>         (RBM_R0|RBM_R3|RBM_LR|RBM_DEFAULT_HELPER_CALL_TARGET)</td>
      </tr>
      <tr>
        <td id="L1058" data-line-number="1058"></td>
        <td id="LC1058">
</td>
      </tr>
      <tr>
        <td id="L1059" data-line-number="1059"></td>
        <td id="LC1059">  <span><span>//</span> Registers no longer containing GC pointers after CORINFO_HELP_ASSIGN_REF and CORINFO_HELP_CHECKED_ASSIGN_REF.</span></td>
      </tr>
      <tr>
        <td id="L1060" data-line-number="1060"></td>
        <td id="LC1060">  #<span>define</span> <span>RBM_CALLEE_GCTRASH_WRITEBARRIER</span>       RBM_CALLEE_TRASH_WRITEBARRIER</td>
      </tr>
      <tr>
        <td id="L1061" data-line-number="1061"></td>
        <td id="LC1061">
</td>
      </tr>
      <tr>
        <td id="L1062" data-line-number="1062"></td>
        <td id="LC1062">  <span><span>//</span> Registers killed by CORINFO_HELP_ASSIGN_BYREF.</span></td>
      </tr>
      <tr>
        <td id="L1063" data-line-number="1063"></td>
        <td id="LC1063">  #<span>define</span> <span>RBM_CALLEE_TRASH_WRITEBARRIER_BYREF</span>   (RBM_WRITE_BARRIER_DST_BYREF | RBM_WRITE_BARRIER_SRC_BYREF | RBM_CALLEE_TRASH_NOGC)</td>
      </tr>
      <tr>
        <td id="L1064" data-line-number="1064"></td>
        <td id="LC1064">
</td>
      </tr>
      <tr>
        <td id="L1065" data-line-number="1065"></td>
        <td id="LC1065">  <span><span>//</span> Registers no longer containing GC pointers after CORINFO_HELP_ASSIGN_BYREF.</span></td>
      </tr>
      <tr>
        <td id="L1066" data-line-number="1066"></td>
        <td id="LC1066">  <span><span>//</span> Note that r0 and r1 are still valid byref pointers after this helper call, despite their value being changed.</span></td>
      </tr>
      <tr>
        <td id="L1067" data-line-number="1067"></td>
        <td id="LC1067">  #<span>define</span> <span>RBM_CALLEE_GCTRASH_WRITEBARRIER_BYREF</span> RBM_CALLEE_TRASH_NOGC</td>
      </tr>
      <tr>
        <td id="L1068" data-line-number="1068"></td>
        <td id="LC1068">
</td>
      </tr>
      <tr>
        <td id="L1069" data-line-number="1069"></td>
        <td id="LC1069">  <span><span>//</span> GenericPInvokeCalliHelper VASigCookie Parameter </span></td>
      </tr>
      <tr>
        <td id="L1070" data-line-number="1070"></td>
        <td id="LC1070">  #<span>define</span> <span>REG_PINVOKE_COOKIE_PARAM</span>          REG_R4</td>
      </tr>
      <tr>
        <td id="L1071" data-line-number="1071"></td>
        <td id="LC1071">  #<span>define</span> <span>RBM_PINVOKE_COOKIE_PARAM</span>          RBM_R4</td>
      </tr>
      <tr>
        <td id="L1072" data-line-number="1072"></td>
        <td id="LC1072">
</td>
      </tr>
      <tr>
        <td id="L1073" data-line-number="1073"></td>
        <td id="LC1073">  <span><span>//</span> GenericPInvokeCalliHelper unmanaged target Parameter </span></td>
      </tr>
      <tr>
        <td id="L1074" data-line-number="1074"></td>
        <td id="LC1074">  #<span>define</span> <span>REG_PINVOKE_TARGET_PARAM</span>          REG_R12</td>
      </tr>
      <tr>
        <td id="L1075" data-line-number="1075"></td>
        <td id="LC1075">  #<span>define</span> <span>RBM_PINVOKE_TARGET_PARAM</span>          RBM_R12</td>
      </tr>
      <tr>
        <td id="L1076" data-line-number="1076"></td>
        <td id="LC1076">
</td>
      </tr>
      <tr>
        <td id="L1077" data-line-number="1077"></td>
        <td id="LC1077">  <span><span>//</span> IL stub's secret MethodDesc parameter (JitFlags::JIT_FLAG_PUBLISH_SECRET_PARAM)</span></td>
      </tr>
      <tr>
        <td id="L1078" data-line-number="1078"></td>
        <td id="LC1078">  #<span>define</span> <span>REG_SECRET_STUB_PARAM</span>     REG_R12</td>
      </tr>
      <tr>
        <td id="L1079" data-line-number="1079"></td>
        <td id="LC1079">  #<span>define</span> <span>RBM_SECRET_STUB_PARAM</span>     RBM_R12</td>
      </tr>
      <tr>
        <td id="L1080" data-line-number="1080"></td>
        <td id="LC1080">
</td>
      </tr>
      <tr>
        <td id="L1081" data-line-number="1081"></td>
        <td id="LC1081">  <span><span>//</span> R2R indirect call. Use the same registers as VSD</span></td>
      </tr>
      <tr>
        <td id="L1082" data-line-number="1082"></td>
        <td id="LC1082">  #<span>define</span> <span>REG_R2R_INDIRECT_PARAM</span>          REG_R4</td>
      </tr>
      <tr>
        <td id="L1083" data-line-number="1083"></td>
        <td id="LC1083">  #<span>define</span> <span>RBM_R2R_INDIRECT_PARAM</span>          RBM_R4</td>
      </tr>
      <tr>
        <td id="L1084" data-line-number="1084"></td>
        <td id="LC1084">
</td>
      </tr>
      <tr>
        <td id="L1085" data-line-number="1085"></td>
        <td id="LC1085">  <span><span>//</span> JMP Indirect call register</span></td>
      </tr>
      <tr>
        <td id="L1086" data-line-number="1086"></td>
        <td id="LC1086">  #<span>define</span> <span>REG_INDIRECT_CALL_TARGET_REG</span> REG_R12</td>
      </tr>
      <tr>
        <td id="L1087" data-line-number="1087"></td>
        <td id="LC1087">
</td>
      </tr>
      <tr>
        <td id="L1088" data-line-number="1088"></td>
        <td id="LC1088">  <span><span>//</span> Registers used by PInvoke frame setup</span></td>
      </tr>
      <tr>
        <td id="L1089" data-line-number="1089"></td>
        <td id="LC1089">  #<span>define</span> <span>REG_PINVOKE_FRAME</span>        REG_R4</td>
      </tr>
      <tr>
        <td id="L1090" data-line-number="1090"></td>
        <td id="LC1090">  #<span>define</span> <span>RBM_PINVOKE_FRAME</span>        RBM_R4</td>
      </tr>
      <tr>
        <td id="L1091" data-line-number="1091"></td>
        <td id="LC1091">  #<span>define</span> <span>REG_PINVOKE_TCB</span>          REG_R5</td>
      </tr>
      <tr>
        <td id="L1092" data-line-number="1092"></td>
        <td id="LC1092">  #<span>define</span> <span>RBM_PINVOKE_TCB</span>          RBM_R5</td>
      </tr>
      <tr>
        <td id="L1093" data-line-number="1093"></td>
        <td id="LC1093">  #<span>define</span> <span>REG_PINVOKE_SCRATCH</span>      REG_R6</td>
      </tr>
      <tr>
        <td id="L1094" data-line-number="1094"></td>
        <td id="LC1094">  #<span>define</span> <span>RBM_PINVOKE_SCRATCH</span>      RBM_R6</td>
      </tr>
      <tr>
        <td id="L1095" data-line-number="1095"></td>
        <td id="LC1095">
</td>
      </tr>
      <tr>
        <td id="L1096" data-line-number="1096"></td>
        <td id="LC1096">  <span><span>//</span> The following defines are useful for iterating a regNumber</span></td>
      </tr>
      <tr>
        <td id="L1097" data-line-number="1097"></td>
        <td id="LC1097">  #<span>define</span> <span>REG_FIRST</span>                REG_R0</td>
      </tr>
      <tr>
        <td id="L1098" data-line-number="1098"></td>
        <td id="LC1098">  #<span>define</span> <span>REG_INT_FIRST</span>            REG_R0</td>
      </tr>
      <tr>
        <td id="L1099" data-line-number="1099"></td>
        <td id="LC1099">  #<span>define</span> <span>REG_INT_LAST</span>             REG_LR</td>
      </tr>
      <tr>
        <td id="L1100" data-line-number="1100"></td>
        <td id="LC1100">  #<span>define</span> <span>REG_INT_COUNT</span>            (REG_INT_LAST - REG_INT_FIRST + <span>1</span>)</td>
      </tr>
      <tr>
        <td id="L1101" data-line-number="1101"></td>
        <td id="LC1101">  #<span>define</span> <span>REG_NEXT</span>(<span>reg</span>)           ((regNumber)((<span>unsigned</span>)(reg) + <span>1</span>))</td>
      </tr>
      <tr>
        <td id="L1102" data-line-number="1102"></td>
        <td id="LC1102">  #<span>define</span> <span>REG_PREV</span>(<span>reg</span>)           ((regNumber)((<span>unsigned</span>)(reg) - <span>1</span>))</td>
      </tr>
      <tr>
        <td id="L1103" data-line-number="1103"></td>
        <td id="LC1103">
</td>
      </tr>
      <tr>
        <td id="L1104" data-line-number="1104"></td>
        <td id="LC1104">  <span><span>//</span> The following registers are used in emitting Enter/Leave/Tailcall profiler callbacks</span></td>
      </tr>
      <tr>
        <td id="L1105" data-line-number="1105"></td>
        <td id="LC1105">  #<span>define</span> <span>REG_PROFILER_ENTER_ARG</span>           REG_R0</td>
      </tr>
      <tr>
        <td id="L1106" data-line-number="1106"></td>
        <td id="LC1106">  #<span>define</span> <span>RBM_PROFILER_ENTER_ARG</span>           RBM_R0</td>
      </tr>
      <tr>
        <td id="L1107" data-line-number="1107"></td>
        <td id="LC1107">  #<span>define</span> <span>REG_PROFILER_RET_SCRATCH</span>         REG_R2</td>
      </tr>
      <tr>
        <td id="L1108" data-line-number="1108"></td>
        <td id="LC1108">  #<span>define</span> <span>RBM_PROFILER_RET_SCRATCH</span>         RBM_R2</td>
      </tr>
      <tr>
        <td id="L1109" data-line-number="1109"></td>
        <td id="LC1109">  #<span>define</span> <span>RBM_PROFILER_RET_USED</span>            (RBM_R0 | RBM_R1 | RBM_R2)</td>
      </tr>
      <tr>
        <td id="L1110" data-line-number="1110"></td>
        <td id="LC1110">  #<span>define</span> <span>REG_PROFILER_JMP_ARG</span>             REG_R0</td>
      </tr>
      <tr>
        <td id="L1111" data-line-number="1111"></td>
        <td id="LC1111">  #<span>define</span> <span>RBM_PROFILER_JMP_USED</span>            RBM_R0</td>
      </tr>
      <tr>
        <td id="L1112" data-line-number="1112"></td>
        <td id="LC1112">  #<span>define</span> <span>RBM_PROFILER_TAIL_USED</span>           (RBM_R0 | RBM_R12 | RBM_LR)</td>
      </tr>
      <tr>
        <td id="L1113" data-line-number="1113"></td>
        <td id="LC1113">  </td>
      </tr>
      <tr>
        <td id="L1114" data-line-number="1114"></td>
        <td id="LC1114">  <span><span>//</span> The registers trashed by profiler enter/leave/tailcall hook</span></td>
      </tr>
      <tr>
        <td id="L1115" data-line-number="1115"></td>
        <td id="LC1115">  <span><span>//</span> See vm\arm\asmhelpers.asm for more details.</span></td>
      </tr>
      <tr>
        <td id="L1116" data-line-number="1116"></td>
        <td id="LC1116">  #<span>define</span> <span>RBM_PROFILER_ENTER_TRASH</span>     RBM_NONE</td>
      </tr>
      <tr>
        <td id="L1117" data-line-number="1117"></td>
        <td id="LC1117">  #<span>define</span> <span>RBM_PROFILER_LEAVE_TRASH</span>     RBM_NONE</td>
      </tr>
      <tr>
        <td id="L1118" data-line-number="1118"></td>
        <td id="LC1118">  #<span>define</span> <span>RBM_PROFILER_TAILCALL_TRASH</span>  RBM_NONE</td>
      </tr>
      <tr>
        <td id="L1119" data-line-number="1119"></td>
        <td id="LC1119">
</td>
      </tr>
      <tr>
        <td id="L1120" data-line-number="1120"></td>
        <td id="LC1120">  <span><span>//</span> Which register are int and long values returned in ?</span></td>
      </tr>
      <tr>
        <td id="L1121" data-line-number="1121"></td>
        <td id="LC1121">  #<span>define</span> <span>REG_INTRET</span>               REG_R0</td>
      </tr>
      <tr>
        <td id="L1122" data-line-number="1122"></td>
        <td id="LC1122">  #<span>define</span> <span>RBM_INTRET</span>               RBM_R0</td>
      </tr>
      <tr>
        <td id="L1123" data-line-number="1123"></td>
        <td id="LC1123">  #<span>define</span> <span>RBM_LNGRET</span>              (RBM_R1|RBM_R0)</td>
      </tr>
      <tr>
        <td id="L1124" data-line-number="1124"></td>
        <td id="LC1124">  #<span>define</span> <span>REG_LNGRET_LO</span>            REG_R0</td>
      </tr>
      <tr>
        <td id="L1125" data-line-number="1125"></td>
        <td id="LC1125">  #<span>define</span> <span>REG_LNGRET_HI</span>            REG_R1</td>
      </tr>
      <tr>
        <td id="L1126" data-line-number="1126"></td>
        <td id="LC1126">  #<span>define</span> <span>RBM_LNGRET_LO</span>            RBM_R0</td>
      </tr>
      <tr>
        <td id="L1127" data-line-number="1127"></td>
        <td id="LC1127">  #<span>define</span> <span>RBM_LNGRET_HI</span>            RBM_R1</td>
      </tr>
      <tr>
        <td id="L1128" data-line-number="1128"></td>
        <td id="LC1128">
</td>
      </tr>
      <tr>
        <td id="L1129" data-line-number="1129"></td>
        <td id="LC1129">  #<span>define</span> <span>REG_FLOATRET</span>             REG_F0</td>
      </tr>
      <tr>
        <td id="L1130" data-line-number="1130"></td>
        <td id="LC1130">  #<span>define</span> <span>RBM_FLOATRET</span>             RBM_F0</td>
      </tr>
      <tr>
        <td id="L1131" data-line-number="1131"></td>
        <td id="LC1131">  #<span>define</span> <span>RBM_DOUBLERET</span>           (RBM_F0|RBM_F1)</td>
      </tr>
      <tr>
        <td id="L1132" data-line-number="1132"></td>
        <td id="LC1132">
</td>
      </tr>
      <tr>
        <td id="L1133" data-line-number="1133"></td>
        <td id="LC1133">  <span><span>//</span> The registers trashed by the CORINFO_HELP_STOP_FOR_GC helper (JIT_RareDisableHelper).</span></td>
      </tr>
      <tr>
        <td id="L1134" data-line-number="1134"></td>
        <td id="LC1134">  <span><span>//</span> See vm\arm\amshelpers.asm for more details.</span></td>
      </tr>
      <tr>
        <td id="L1135" data-line-number="1135"></td>
        <td id="LC1135">  #<span>define</span> <span>RBM_STOP_FOR_GC_TRASH</span>     (RBM_CALLEE_TRASH &amp; ~(RBM_LNGRET|RBM_R7|RBM_R8|RBM_R11|RBM_DOUBLERET|RBM_F2|RBM_F3|RBM_F4|RBM_F5|RBM_F6|RBM_F7))</td>
      </tr>
      <tr>
        <td id="L1136" data-line-number="1136"></td>
        <td id="LC1136">
</td>
      </tr>
      <tr>
        <td id="L1137" data-line-number="1137"></td>
        <td id="LC1137">  <span><span>//</span> The registers trashed by the CORINFO_HELP_INIT_PINVOKE_FRAME helper.</span></td>
      </tr>
      <tr>
        <td id="L1138" data-line-number="1138"></td>
        <td id="LC1138">  #<span>define</span> <span>RBM_INIT_PINVOKE_FRAME_TRASH</span> (RBM_CALLEE_TRASH | RBM_PINVOKE_TCB | RBM_PINVOKE_SCRATCH)</td>
      </tr>
      <tr>
        <td id="L1139" data-line-number="1139"></td>
        <td id="LC1139">
</td>
      </tr>
      <tr>
        <td id="L1140" data-line-number="1140"></td>
        <td id="LC1140">  #<span>define</span> <span>REG_FPBASE</span>               REG_R11</td>
      </tr>
      <tr>
        <td id="L1141" data-line-number="1141"></td>
        <td id="LC1141">  #<span>define</span> <span>RBM_FPBASE</span>               RBM_R11</td>
      </tr>
      <tr>
        <td id="L1142" data-line-number="1142"></td>
        <td id="LC1142">  #<span>define</span> <span>STR_FPBASE</span>               <span><span>"</span>r11<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L1143" data-line-number="1143"></td>
        <td id="LC1143">  #<span>define</span> <span>REG_SPBASE</span>               REG_SP</td>
      </tr>
      <tr>
        <td id="L1144" data-line-number="1144"></td>
        <td id="LC1144">  #<span>define</span> <span>RBM_SPBASE</span>               RBM_SP</td>
      </tr>
      <tr>
        <td id="L1145" data-line-number="1145"></td>
        <td id="LC1145">  #<span>define</span> <span>STR_SPBASE</span>               <span><span>"</span>sp<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L1146" data-line-number="1146"></td>
        <td id="LC1146">
</td>
      </tr>
      <tr>
        <td id="L1147" data-line-number="1147"></td>
        <td id="LC1147">  #<span>define</span> <span>FIRST_ARG_STACK_OFFS</span>    (<span>2</span>*REGSIZE_BYTES)   <span><span>//</span> Caller's saved FP and return address</span></td>
      </tr>
      <tr>
        <td id="L1148" data-line-number="1148"></td>
        <td id="LC1148">
</td>
      </tr>
      <tr>
        <td id="L1149" data-line-number="1149"></td>
        <td id="LC1149">  #<span>define</span> <span>MAX_REG_ARG</span>              <span>4</span></td>
      </tr>
      <tr>
        <td id="L1150" data-line-number="1150"></td>
        <td id="LC1150">  #<span>define</span> <span>MAX_FLOAT_REG_ARG</span>        <span>16</span></td>
      </tr>
      <tr>
        <td id="L1151" data-line-number="1151"></td>
        <td id="LC1151">  #<span>define</span> <span>MAX_HFA_RET_SLOTS</span>        <span>8</span></td>
      </tr>
      <tr>
        <td id="L1152" data-line-number="1152"></td>
        <td id="LC1152">
</td>
      </tr>
      <tr>
        <td id="L1153" data-line-number="1153"></td>
        <td id="LC1153">  #<span>define</span> <span>REG_ARG_FIRST</span>            REG_R0</td>
      </tr>
      <tr>
        <td id="L1154" data-line-number="1154"></td>
        <td id="LC1154">  #<span>define</span> <span>REG_ARG_LAST</span>             REG_R3</td>
      </tr>
      <tr>
        <td id="L1155" data-line-number="1155"></td>
        <td id="LC1155">  #<span>define</span> <span>REG_ARG_FP_FIRST</span>         REG_F0</td>
      </tr>
      <tr>
        <td id="L1156" data-line-number="1156"></td>
        <td id="LC1156">  #<span>define</span> <span>REG_ARG_FP_LAST</span>          REG_F7</td>
      </tr>
      <tr>
        <td id="L1157" data-line-number="1157"></td>
        <td id="LC1157">  #<span>define</span> <span>INIT_ARG_STACK_SLOT</span>      <span>0</span>                  <span><span>//</span> No outgoing reserved stack slots</span></td>
      </tr>
      <tr>
        <td id="L1158" data-line-number="1158"></td>
        <td id="LC1158">
</td>
      </tr>
      <tr>
        <td id="L1159" data-line-number="1159"></td>
        <td id="LC1159">  #<span>define</span> <span>REG_ARG_0</span>                REG_R0</td>
      </tr>
      <tr>
        <td id="L1160" data-line-number="1160"></td>
        <td id="LC1160">  #<span>define</span> <span>REG_ARG_1</span>                REG_R1</td>
      </tr>
      <tr>
        <td id="L1161" data-line-number="1161"></td>
        <td id="LC1161">  #<span>define</span> <span>REG_ARG_2</span>                REG_R2</td>
      </tr>
      <tr>
        <td id="L1162" data-line-number="1162"></td>
        <td id="LC1162">  #<span>define</span> <span>REG_ARG_3</span>                REG_R3</td>
      </tr>
      <tr>
        <td id="L1163" data-line-number="1163"></td>
        <td id="LC1163">
</td>
      </tr>
      <tr>
        <td id="L1164" data-line-number="1164"></td>
        <td id="LC1164">  SELECTANY <span>const</span> regNumber intArgRegs [] = {REG_R0, REG_R1, REG_R2, REG_R3};</td>
      </tr>
      <tr>
        <td id="L1165" data-line-number="1165"></td>
        <td id="LC1165">  SELECTANY <span>const</span> regMaskTP intArgMasks[] = {RBM_R0, RBM_R1, RBM_R2, RBM_R3};</td>
      </tr>
      <tr>
        <td id="L1166" data-line-number="1166"></td>
        <td id="LC1166">
</td>
      </tr>
      <tr>
        <td id="L1167" data-line-number="1167"></td>
        <td id="LC1167">  #<span>define</span> <span>RBM_ARG_0</span>                RBM_R0</td>
      </tr>
      <tr>
        <td id="L1168" data-line-number="1168"></td>
        <td id="LC1168">  #<span>define</span> <span>RBM_ARG_1</span>                RBM_R1</td>
      </tr>
      <tr>
        <td id="L1169" data-line-number="1169"></td>
        <td id="LC1169">  #<span>define</span> <span>RBM_ARG_2</span>                RBM_R2</td>
      </tr>
      <tr>
        <td id="L1170" data-line-number="1170"></td>
        <td id="LC1170">  #<span>define</span> <span>RBM_ARG_3</span>                RBM_R3</td>
      </tr>
      <tr>
        <td id="L1171" data-line-number="1171"></td>
        <td id="LC1171">
</td>
      </tr>
      <tr>
        <td id="L1172" data-line-number="1172"></td>
        <td id="LC1172">  #<span>define</span> <span>RBM_ARG_REGS</span>            (RBM_ARG_0|RBM_ARG_1|RBM_ARG_2|RBM_ARG_3)</td>
      </tr>
      <tr>
        <td id="L1173" data-line-number="1173"></td>
        <td id="LC1173">  #<span>define</span> <span>RBM_FLTARG_REGS</span>         (RBM_F0|RBM_F1|RBM_F2|RBM_F3|RBM_F4|RBM_F5|RBM_F6|RBM_F7|RBM_F8|RBM_F9|RBM_F10|RBM_F11|RBM_F12|RBM_F13|RBM_F14|RBM_F15)</td>
      </tr>
      <tr>
        <td id="L1174" data-line-number="1174"></td>
        <td id="LC1174">  #<span>define</span> <span>RBM_DBL_REGS</span>            RBM_ALLDOUBLE</td>
      </tr>
      <tr>
        <td id="L1175" data-line-number="1175"></td>
        <td id="LC1175">
</td>
      </tr>
      <tr>
        <td id="L1176" data-line-number="1176"></td>
        <td id="LC1176">  SELECTANY <span>const</span> regNumber fltArgRegs [] = {REG_F0, REG_F1, REG_F2, REG_F3, REG_F4, REG_F5, REG_F6, REG_F7, REG_F8, REG_F9, REG_F10, REG_F11, REG_F12, REG_F13, REG_F14, REG_F15 };</td>
      </tr>
      <tr>
        <td id="L1177" data-line-number="1177"></td>
        <td id="LC1177">  SELECTANY <span>const</span> regMaskTP fltArgMasks[] = {RBM_F0, RBM_F1, RBM_F2, RBM_F3, RBM_F4, RBM_F5, RBM_F6, RBM_F7, RBM_F8, RBM_F9, RBM_F10, RBM_F11, RBM_F12, RBM_F13, RBM_F14, RBM_F15 };</td>
      </tr>
      <tr>
        <td id="L1178" data-line-number="1178"></td>
        <td id="LC1178">
</td>
      </tr>
      <tr>
        <td id="L1179" data-line-number="1179"></td>
        <td id="LC1179">  #<span>define</span> <span>LBL_DIST_SMALL_MAX_NEG</span>  (<span>0</span>)</td>
      </tr>
      <tr>
        <td id="L1180" data-line-number="1180"></td>
        <td id="LC1180">  #<span>define</span> <span>LBL_DIST_SMALL_MAX_POS</span>  (+<span>1020</span>)</td>
      </tr>
      <tr>
        <td id="L1181" data-line-number="1181"></td>
        <td id="LC1181">  #<span>define</span> <span>LBL_DIST_MED_MAX_NEG</span>    (-<span>4095</span>)</td>
      </tr>
      <tr>
        <td id="L1182" data-line-number="1182"></td>
        <td id="LC1182">  #<span>define</span> <span>LBL_DIST_MED_MAX_POS</span>    (+<span>4096</span>)</td>
      </tr>
      <tr>
        <td id="L1183" data-line-number="1183"></td>
        <td id="LC1183">
</td>
      </tr>
      <tr>
        <td id="L1184" data-line-number="1184"></td>
        <td id="LC1184">  #<span>define</span> <span>JMP_DIST_SMALL_MAX_NEG</span>  (-<span>2048</span>)</td>
      </tr>
      <tr>
        <td id="L1185" data-line-number="1185"></td>
        <td id="LC1185">  #<span>define</span> <span>JMP_DIST_SMALL_MAX_POS</span>  (+<span>2046</span>)</td>
      </tr>
      <tr>
        <td id="L1186" data-line-number="1186"></td>
        <td id="LC1186">
</td>
      </tr>
      <tr>
        <td id="L1187" data-line-number="1187"></td>
        <td id="LC1187">  #<span>define</span> <span>CALL_DIST_MAX_NEG</span> (-<span>16777216</span>)</td>
      </tr>
      <tr>
        <td id="L1188" data-line-number="1188"></td>
        <td id="LC1188">  #<span>define</span> <span>CALL_DIST_MAX_POS</span> (+<span>16777214</span>)</td>
      </tr>
      <tr>
        <td id="L1189" data-line-number="1189"></td>
        <td id="LC1189">
</td>
      </tr>
      <tr>
        <td id="L1190" data-line-number="1190"></td>
        <td id="LC1190">  #<span>define</span> <span>JCC_DIST_SMALL_MAX_NEG</span>  (-<span>256</span>)</td>
      </tr>
      <tr>
        <td id="L1191" data-line-number="1191"></td>
        <td id="LC1191">  #<span>define</span> <span>JCC_DIST_SMALL_MAX_POS</span>  (+<span>254</span>)</td>
      </tr>
      <tr>
        <td id="L1192" data-line-number="1192"></td>
        <td id="LC1192">
</td>
      </tr>
      <tr>
        <td id="L1193" data-line-number="1193"></td>
        <td id="LC1193">  #<span>define</span> <span>JCC_DIST_MEDIUM_MAX_NEG</span> (-<span>1048576</span>)</td>
      </tr>
      <tr>
        <td id="L1194" data-line-number="1194"></td>
        <td id="LC1194">  #<span>define</span> <span>JCC_DIST_MEDIUM_MAX_POS</span> (+<span>1048574</span>)</td>
      </tr>
      <tr>
        <td id="L1195" data-line-number="1195"></td>
        <td id="LC1195">
</td>
      </tr>
      <tr>
        <td id="L1196" data-line-number="1196"></td>
        <td id="LC1196">  #<span>define</span> <span>LBL_SIZE_SMALL</span>          (<span>2</span>)</td>
      </tr>
      <tr>
        <td id="L1197" data-line-number="1197"></td>
        <td id="LC1197">
</td>
      </tr>
      <tr>
        <td id="L1198" data-line-number="1198"></td>
        <td id="LC1198">  #<span>define</span> <span>JMP_SIZE_SMALL</span>          (<span>2</span>)</td>
      </tr>
      <tr>
        <td id="L1199" data-line-number="1199"></td>
        <td id="LC1199">  #<span>define</span> <span>JMP_SIZE_LARGE</span>          (<span>4</span>)</td>
      </tr>
      <tr>
        <td id="L1200" data-line-number="1200"></td>
        <td id="LC1200">
</td>
      </tr>
      <tr>
        <td id="L1201" data-line-number="1201"></td>
        <td id="LC1201">  #<span>define</span> <span>JCC_SIZE_SMALL</span>          (<span>2</span>)</td>
      </tr>
      <tr>
        <td id="L1202" data-line-number="1202"></td>
        <td id="LC1202">  #<span>define</span> <span>JCC_SIZE_MEDIUM</span>         (<span>4</span>)</td>
      </tr>
      <tr>
        <td id="L1203" data-line-number="1203"></td>
        <td id="LC1203">  #<span>define</span> <span>JCC_SIZE_LARGE</span>          (<span>6</span>)</td>
      </tr>
      <tr>
        <td id="L1204" data-line-number="1204"></td>
        <td id="LC1204">
</td>
      </tr>
      <tr>
        <td id="L1205" data-line-number="1205"></td>
        <td id="LC1205">  <span><span>//</span> The first thing in an ARM32 prolog pushes LR to the stack, so this can be 0.</span></td>
      </tr>
      <tr>
        <td id="L1206" data-line-number="1206"></td>
        <td id="LC1206">  #<span>define</span> <span>STACK_PROBE_BOUNDARY_THRESHOLD_BYTES</span> <span>0</span></td>
      </tr>
      <tr>
        <td id="L1207" data-line-number="1207"></td>
        <td id="LC1207">
</td>
      </tr>
      <tr>
        <td id="L1208" data-line-number="1208"></td>
        <td id="LC1208">#<span>elif</span> defined(_TARGET_ARM64_)</td>
      </tr>
      <tr>
        <td id="L1209" data-line-number="1209"></td>
        <td id="LC1209">
</td>
      </tr>
      <tr>
        <td id="L1210" data-line-number="1210"></td>
        <td id="LC1210">  #<span>define</span> <span>CPU_LOAD_STORE_ARCH</span>      <span>1</span></td>
      </tr>
      <tr>
        <td id="L1211" data-line-number="1211"></td>
        <td id="LC1211">  #<span>define</span> <span>CPU_HAS_FP_SUPPORT</span>       <span>1</span></td>
      </tr>
      <tr>
        <td id="L1212" data-line-number="1212"></td>
        <td id="LC1212">  #<span>define</span> <span>ROUND_FLOAT</span>              <span>0</span>       <span><span>//</span> Do not round intermed float expression results</span></td>
      </tr>
      <tr>
        <td id="L1213" data-line-number="1213"></td>
        <td id="LC1213">  #<span>define</span> <span>CPU_HAS_BYTE_REGS</span>        <span>0</span></td>
      </tr>
      <tr>
        <td id="L1214" data-line-number="1214"></td>
        <td id="LC1214">
</td>
      </tr>
      <tr>
        <td id="L1215" data-line-number="1215"></td>
        <td id="LC1215">  #<span>define</span> <span>CPBLK_UNROLL_LIMIT</span>       <span>64</span>      <span><span>//</span> Upper bound to let the code generator to loop unroll CpBlk.</span></td>
      </tr>
      <tr>
        <td id="L1216" data-line-number="1216"></td>
        <td id="LC1216">  #<span>define</span> <span>INITBLK_UNROLL_LIMIT</span>     <span>64</span>      <span><span>//</span> Upper bound to let the code generator to loop unroll InitBlk.</span></td>
      </tr>
      <tr>
        <td id="L1217" data-line-number="1217"></td>
        <td id="LC1217">
</td>
      </tr>
      <tr>
        <td id="L1218" data-line-number="1218"></td>
        <td id="LC1218">#<span>ifdef</span> FEATURE_SIMD</td>
      </tr>
      <tr>
        <td id="L1219" data-line-number="1219"></td>
        <td id="LC1219">  #<span>define</span> <span>ALIGN_SIMD_TYPES</span>         <span>1</span>       <span><span>//</span> whether SIMD type locals are to be aligned</span></td>
      </tr>
      <tr>
        <td id="L1220" data-line-number="1220"></td>
        <td id="LC1220">  #<span>define</span> <span>FEATURE_PARTIAL_SIMD_CALLEE_SAVE</span> <span>1</span> <span><span>//</span> Whether SIMD registers are partially saved at calls</span></td>
      </tr>
      <tr>
        <td id="L1221" data-line-number="1221"></td>
        <td id="LC1221">#<span>endif</span> <span><span>//</span> FEATURE_SIMD</span></td>
      </tr>
      <tr>
        <td id="L1222" data-line-number="1222"></td>
        <td id="LC1222">
</td>
      </tr>
      <tr>
        <td id="L1223" data-line-number="1223"></td>
        <td id="LC1223">  #<span>define</span> <span>FEATURE_FIXED_OUT_ARGS</span>   <span>1</span>       <span><span>//</span> Preallocate the outgoing arg area in the prolog</span></td>
      </tr>
      <tr>
        <td id="L1224" data-line-number="1224"></td>
        <td id="LC1224">  #<span>define</span> <span>FEATURE_STRUCTPROMOTE</span>    <span>1</span>       <span><span>//</span> JIT Optimization to promote fields of structs into registers</span></td>
      </tr>
      <tr>
        <td id="L1225" data-line-number="1225"></td>
        <td id="LC1225">  #<span>define</span> <span>FEATURE_MULTIREG_STRUCT_PROMOTE</span> <span>1</span>  <span><span>//</span> True when we want to promote fields of a multireg struct into registers</span></td>
      </tr>
      <tr>
        <td id="L1226" data-line-number="1226"></td>
        <td id="LC1226">  #<span>define</span> <span>FEATURE_FASTTAILCALL</span>     <span>1</span>       <span><span>//</span> Tail calls made as epilog+jmp</span></td>
      </tr>
      <tr>
        <td id="L1227" data-line-number="1227"></td>
        <td id="LC1227">  #<span>define</span> <span>FEATURE_TAILCALL_OPT</span>     <span>1</span>       <span><span>//</span> opportunistic Tail calls (i.e. without ".tail" prefix) made as fast tail calls.</span></td>
      </tr>
      <tr>
        <td id="L1228" data-line-number="1228"></td>
        <td id="LC1228">  #<span>define</span> <span>FEATURE_SET_FLAGS</span>        <span>0</span>       <span><span>//</span> Set to true to force the JIT to mark the trees with GTF_SET_FLAGS when the flags need to be set</span></td>
      </tr>
      <tr>
        <td id="L1229" data-line-number="1229"></td>
        <td id="LC1229">  #<span>define</span> <span>FEATURE_MULTIREG_ARGS_OR_RET</span>  <span>1</span>  <span><span>//</span> Support for passing and/or returning single values in more than one register  </span></td>
      </tr>
      <tr>
        <td id="L1230" data-line-number="1230"></td>
        <td id="LC1230">  #<span>define</span> <span>FEATURE_MULTIREG_ARGS</span>         <span>1</span>  <span><span>//</span> Support for passing a single argument in more than one register  </span></td>
      </tr>
      <tr>
        <td id="L1231" data-line-number="1231"></td>
        <td id="LC1231">  #<span>define</span> <span>FEATURE_MULTIREG_RET</span>          <span>1</span>  <span><span>//</span> Support for returning a single value in more than one register  </span></td>
      </tr>
      <tr>
        <td id="L1232" data-line-number="1232"></td>
        <td id="LC1232">  #<span>define</span> <span>FEATURE_STRUCT_CLASSIFIER</span>     <span>0</span>  <span><span>//</span> Uses a classifier function to determine is structs are passed/returned in more than one register</span></td>
      </tr>
      <tr>
        <td id="L1233" data-line-number="1233"></td>
        <td id="LC1233">  #<span>define</span> <span>MAX_PASS_SINGLEREG_BYTES</span>     <span>16</span>  <span><span>//</span> Maximum size of a struct passed in a single register (16-byte vector).</span></td>
      </tr>
      <tr>
        <td id="L1234" data-line-number="1234"></td>
        <td id="LC1234">  #<span>define</span> <span>MAX_PASS_MULTIREG_BYTES</span>      <span>64</span>  <span><span>//</span> Maximum size of a struct that could be passed in more than one register (max is 4 16-byte vectors using an HVA)</span></td>
      </tr>
      <tr>
        <td id="L1235" data-line-number="1235"></td>
        <td id="LC1235">  #<span>define</span> <span>MAX_RET_MULTIREG_BYTES</span>       <span>64</span>  <span><span>//</span> Maximum size of a struct that could be returned in more than one register (Max is an HVA of 4 16-byte vectors)</span></td>
      </tr>
      <tr>
        <td id="L1236" data-line-number="1236"></td>
        <td id="LC1236">  #<span>define</span> <span>MAX_ARG_REG_COUNT</span>             <span>4</span>  <span><span>//</span> Maximum registers used to pass a single argument in multiple registers. (max is 4 128-bit vectors using an HVA)</span></td>
      </tr>
      <tr>
        <td id="L1237" data-line-number="1237"></td>
        <td id="LC1237">  #<span>define</span> <span>MAX_RET_REG_COUNT</span>             <span>4</span>  <span><span>//</span> Maximum registers used to return a value.</span></td>
      </tr>
      <tr>
        <td id="L1238" data-line-number="1238"></td>
        <td id="LC1238">
</td>
      </tr>
      <tr>
        <td id="L1239" data-line-number="1239"></td>
        <td id="LC1239">  #<span>define</span> <span>NOGC_WRITE_BARRIERS</span>      <span>1</span>       <span><span>//</span> We have specialized WriteBarrier JIT Helpers that DO-NOT trash the RBM_CALLEE_TRASH registers</span></td>
      </tr>
      <tr>
        <td id="L1240" data-line-number="1240"></td>
        <td id="LC1240">  #<span>define</span> <span>USER_ARGS_COME_LAST</span>      <span>1</span></td>
      </tr>
      <tr>
        <td id="L1241" data-line-number="1241"></td>
        <td id="LC1241">  #<span>define</span> <span>EMIT_TRACK_STACK_DEPTH</span>   <span>1</span>       <span><span>//</span> This is something of a workaround.  For both ARM and AMD64, the frame size is fixed, so we don't really</span></td>
      </tr>
      <tr>
        <td id="L1242" data-line-number="1242"></td>
        <td id="LC1242">                                           <span><span>//</span> need to track stack depth, but this is currently necessary to get GC information reported at call sites.</span></td>
      </tr>
      <tr>
        <td id="L1243" data-line-number="1243"></td>
        <td id="LC1243">  #<span>define</span> <span>TARGET_POINTER_SIZE</span>      <span>8</span>       <span><span>//</span> equal to sizeof(void*) and the managed pointer size in bytes for this target</span></td>
      </tr>
      <tr>
        <td id="L1244" data-line-number="1244"></td>
        <td id="LC1244">  #<span>define</span> <span>FEATURE_EH</span>               <span>1</span>       <span><span>//</span> To aid platform bring-up, eliminate exceptional EH clauses (catch, filter, filter-handler, fault) and directly execute 'finally' clauses.</span></td>
      </tr>
      <tr>
        <td id="L1245" data-line-number="1245"></td>
        <td id="LC1245">  #<span>define</span> <span>FEATURE_EH_CALLFINALLY_THUNKS</span> <span>1</span>  <span><span>//</span> Generate call-to-finally code in "thunks" in the enclosing EH region, protected by "cloned finally" clauses.</span></td>
      </tr>
      <tr>
        <td id="L1246" data-line-number="1246"></td>
        <td id="LC1246">  #<span>define</span> <span>ETW_EBP_FRAMED</span>           <span>1</span>       <span><span>//</span> if 1 we cannot use REG_FP as a scratch register and must setup the frame pointer for most methods</span></td>
      </tr>
      <tr>
        <td id="L1247" data-line-number="1247"></td>
        <td id="LC1247">  #<span>define</span> <span>CSE_CONSTS</span>               <span>1</span>       <span><span>//</span> Enable if we want to CSE constants </span></td>
      </tr>
      <tr>
        <td id="L1248" data-line-number="1248"></td>
        <td id="LC1248">
</td>
      </tr>
      <tr>
        <td id="L1249" data-line-number="1249"></td>
        <td id="LC1249">  #<span>define</span> <span>REG_FP_FIRST</span>             REG_V0</td>
      </tr>
      <tr>
        <td id="L1250" data-line-number="1250"></td>
        <td id="LC1250">  #<span>define</span> <span>REG_FP_LAST</span>              REG_V31</td>
      </tr>
      <tr>
        <td id="L1251" data-line-number="1251"></td>
        <td id="LC1251">  #<span>define</span> <span>FIRST_FP_ARGREG</span>          REG_V0</td>
      </tr>
      <tr>
        <td id="L1252" data-line-number="1252"></td>
        <td id="LC1252">  #<span>define</span> <span>LAST_FP_ARGREG</span>           REG_V15</td>
      </tr>
      <tr>
        <td id="L1253" data-line-number="1253"></td>
        <td id="LC1253">
</td>
      </tr>
      <tr>
        <td id="L1254" data-line-number="1254"></td>
        <td id="LC1254">  #<span>define</span> <span>REGNUM_BITS</span>              <span>6</span>       <span><span>//</span> number of bits in a REG_*</span></td>
      </tr>
      <tr>
        <td id="L1255" data-line-number="1255"></td>
        <td id="LC1255">  #<span>define</span> <span>REGMASK_BITS</span>             <span>64</span>      <span><span>//</span> number of bits in a REGNUM_MASK</span></td>
      </tr>
      <tr>
        <td id="L1256" data-line-number="1256"></td>
        <td id="LC1256">  #<span>define</span> <span>REGSIZE_BYTES</span>            <span>8</span>       <span><span>//</span> number of bytes in one general purpose register</span></td>
      </tr>
      <tr>
        <td id="L1257" data-line-number="1257"></td>
        <td id="LC1257">  #<span>define</span> <span>FP_REGSIZE_BYTES</span>         <span>16</span>      <span><span>//</span> number of bytes in one FP/SIMD register</span></td>
      </tr>
      <tr>
        <td id="L1258" data-line-number="1258"></td>
        <td id="LC1258">  #<span>define</span> <span>FPSAVE_REGSIZE_BYTES</span>     <span>8</span>       <span><span>//</span> number of bytes in one FP/SIMD register that are saved/restored, for callee-saved registers</span></td>
      </tr>
      <tr>
        <td id="L1259" data-line-number="1259"></td>
        <td id="LC1259">
</td>
      </tr>
      <tr>
        <td id="L1260" data-line-number="1260"></td>
        <td id="LC1260">  #<span>define</span> <span>MIN_ARG_AREA_FOR_CALL</span>    <span>0</span>       <span><span>//</span> Minimum required outgoing argument space for a call.</span></td>
      </tr>
      <tr>
        <td id="L1261" data-line-number="1261"></td>
        <td id="LC1261">
</td>
      </tr>
      <tr>
        <td id="L1262" data-line-number="1262"></td>
        <td id="LC1262">  #<span>define</span> <span>CODE_ALIGN</span>               <span>4</span>       <span><span>//</span> code alignment requirement</span></td>
      </tr>
      <tr>
        <td id="L1263" data-line-number="1263"></td>
        <td id="LC1263">  #<span>define</span> <span>STACK_ALIGN</span>              <span>16</span>      <span><span>//</span> stack alignment requirement</span></td>
      </tr>
      <tr>
        <td id="L1264" data-line-number="1264"></td>
        <td id="LC1264">
</td>
      </tr>
      <tr>
        <td id="L1265" data-line-number="1265"></td>
        <td id="LC1265">  #<span>define</span> <span>RBM_INT_CALLEE_SAVED</span>    (RBM_R19|RBM_R20|RBM_R21|RBM_R22|RBM_R23|RBM_R24|RBM_R25|RBM_R26|RBM_R27|RBM_R28)</td>
      </tr>
      <tr>
        <td id="L1266" data-line-number="1266"></td>
        <td id="LC1266">  #<span>define</span> <span>RBM_INT_CALLEE_TRASH</span>    (RBM_R0|RBM_R1|RBM_R2|RBM_R3|RBM_R4|RBM_R5|RBM_R6|RBM_R7|RBM_R8|RBM_R9|RBM_R10|RBM_R11|RBM_R12|RBM_R13|RBM_R14|RBM_R15|RBM_IP0|RBM_IP1|RBM_LR)</td>
      </tr>
      <tr>
        <td id="L1267" data-line-number="1267"></td>
        <td id="LC1267">  #<span>define</span> <span>RBM_FLT_CALLEE_SAVED</span>    (RBM_V8|RBM_V9|RBM_V10|RBM_V11|RBM_V12|RBM_V13|RBM_V14|RBM_V15)</td>
      </tr>
      <tr>
        <td id="L1268" data-line-number="1268"></td>
        <td id="LC1268">  #<span>define</span> <span>RBM_FLT_CALLEE_TRASH</span>    (RBM_V0|RBM_V1|RBM_V2|RBM_V3|RBM_V4|RBM_V5|RBM_V6|RBM_V7|RBM_V16|RBM_V17|RBM_V18|RBM_V19|RBM_V20|RBM_V21|RBM_V22|RBM_V23|RBM_V24|RBM_V25|RBM_V26|RBM_V27|RBM_V28|RBM_V29|RBM_V30|RBM_V31)</td>
      </tr>
      <tr>
        <td id="L1269" data-line-number="1269"></td>
        <td id="LC1269">
</td>
      </tr>
      <tr>
        <td id="L1270" data-line-number="1270"></td>
        <td id="LC1270">  #<span>define</span> <span>RBM_CALLEE_SAVED</span>        (RBM_INT_CALLEE_SAVED | RBM_FLT_CALLEE_SAVED)</td>
      </tr>
      <tr>
        <td id="L1271" data-line-number="1271"></td>
        <td id="LC1271">  #<span>define</span> <span>RBM_CALLEE_TRASH</span>        (RBM_INT_CALLEE_TRASH | RBM_FLT_CALLEE_TRASH)</td>
      </tr>
      <tr>
        <td id="L1272" data-line-number="1272"></td>
        <td id="LC1272">
</td>
      </tr>
      <tr>
        <td id="L1273" data-line-number="1273"></td>
        <td id="LC1273">  #<span>define</span> <span>REG_DEFAULT_HELPER_CALL_TARGET</span> REG_R12</td>
      </tr>
      <tr>
        <td id="L1274" data-line-number="1274"></td>
        <td id="LC1274">  #<span>define</span> <span>RBM_DEFAULT_HELPER_CALL_TARGET</span> RBM_R12</td>
      </tr>
      <tr>
        <td id="L1275" data-line-number="1275"></td>
        <td id="LC1275">
</td>
      </tr>
      <tr>
        <td id="L1276" data-line-number="1276"></td>
        <td id="LC1276">  #<span>define</span> <span>REG_FASTTAILCALL_TARGET</span> REG_IP0   <span><span>//</span> Target register for fast tail call</span></td>
      </tr>
      <tr>
        <td id="L1277" data-line-number="1277"></td>
        <td id="LC1277">  #<span>define</span> <span>RBM_FASTTAILCALL_TARGET</span> RBM_IP0</td>
      </tr>
      <tr>
        <td id="L1278" data-line-number="1278"></td>
        <td id="LC1278">
</td>
      </tr>
      <tr>
        <td id="L1279" data-line-number="1279"></td>
        <td id="LC1279">  #<span>define</span> <span>RBM_ALLINT</span>              (RBM_INT_CALLEE_SAVED | RBM_INT_CALLEE_TRASH)</td>
      </tr>
      <tr>
        <td id="L1280" data-line-number="1280"></td>
        <td id="LC1280">  #<span>define</span> <span>RBM_ALLFLOAT</span>            (RBM_FLT_CALLEE_SAVED | RBM_FLT_CALLEE_TRASH)</td>
      </tr>
      <tr>
        <td id="L1281" data-line-number="1281"></td>
        <td id="LC1281">  #<span>define</span> <span>RBM_ALLDOUBLE</span>            RBM_ALLFLOAT</td>
      </tr>
      <tr>
        <td id="L1282" data-line-number="1282"></td>
        <td id="LC1282">
</td>
      </tr>
      <tr>
        <td id="L1283" data-line-number="1283"></td>
        <td id="LC1283">  <span><span>//</span> REG_VAR_ORDER is: (CALLEE_TRASH &amp; ~CALLEE_TRASH_NOGC), CALLEE_TRASH_NOGC, CALLEE_SAVED</span></td>
      </tr>
      <tr>
        <td id="L1284" data-line-number="1284"></td>
        <td id="LC1284">  #<span>define</span> <span>REG_VAR_ORDER</span>            REG_R0, REG_R1, REG_R2, REG_R3, REG_R4, REG_R5, \</td>
      </tr>
      <tr>
        <td id="L1285" data-line-number="1285"></td>
        <td id="LC1285">                                   REG_R6, REG_R7, REG_R8, REG_R9, REG_R10,        \</td>
      </tr>
      <tr>
        <td id="L1286" data-line-number="1286"></td>
        <td id="LC1286">                                   REG_R11, REG_R13, REG_R14,                      \</td>
      </tr>
      <tr>
        <td id="L1287" data-line-number="1287"></td>
        <td id="LC1287">                                   REG_R12, REG_R15, REG_IP0, REG_IP1,             \</td>
      </tr>
      <tr>
        <td id="L1288" data-line-number="1288"></td>
        <td id="LC1288">                                   REG_CALLEE_SAVED_ORDER</td>
      </tr>
      <tr>
        <td id="L1289" data-line-number="1289"></td>
        <td id="LC1289">
</td>
      </tr>
      <tr>
        <td id="L1290" data-line-number="1290"></td>
        <td id="LC1290">  #<span>define</span> <span>REG_VAR_ORDER_FLT</span>        REG_V16, REG_V17, REG_V18, REG_V19, \</td>
      </tr>
      <tr>
        <td id="L1291" data-line-number="1291"></td>
        <td id="LC1291">                                   REG_V20, REG_V21, REG_V22, REG_V23, \</td>
      </tr>
      <tr>
        <td id="L1292" data-line-number="1292"></td>
        <td id="LC1292">                                   REG_V24, REG_V25, REG_V26, REG_V27, \</td>
      </tr>
      <tr>
        <td id="L1293" data-line-number="1293"></td>
        <td id="LC1293">                                   REG_V28, REG_V29, REG_V30, REG_V31, \</td>
      </tr>
      <tr>
        <td id="L1294" data-line-number="1294"></td>
        <td id="LC1294">                                   REG_V7,  REG_V6,  REG_V5,  REG_V4,  \</td>
      </tr>
      <tr>
        <td id="L1295" data-line-number="1295"></td>
        <td id="LC1295">                                   REG_V8,  REG_V9,  REG_V10, REG_V11, \</td>
      </tr>
      <tr>
        <td id="L1296" data-line-number="1296"></td>
        <td id="LC1296">                                   REG_V12, REG_V13, REG_V14, REG_V15, \</td>
      </tr>
      <tr>
        <td id="L1297" data-line-number="1297"></td>
        <td id="LC1297">                                   REG_V3,  REG_V2, REG_V1,  REG_V0 </td>
      </tr>
      <tr>
        <td id="L1298" data-line-number="1298"></td>
        <td id="LC1298">
</td>
      </tr>
      <tr>
        <td id="L1299" data-line-number="1299"></td>
        <td id="LC1299">  #<span>define</span> <span>REG_CALLEE_SAVED_ORDER</span>   REG_R19,REG_R20,REG_R21,REG_R22,REG_R23,REG_R24,REG_R25,REG_R26,REG_R27,REG_R28</td>
      </tr>
      <tr>
        <td id="L1300" data-line-number="1300"></td>
        <td id="LC1300">  #<span>define</span> <span>RBM_CALLEE_SAVED_ORDER</span>   RBM_R19,RBM_R20,RBM_R21,RBM_R22,RBM_R23,RBM_R24,RBM_R25,RBM_R26,RBM_R27,RBM_R28</td>
      </tr>
      <tr>
        <td id="L1301" data-line-number="1301"></td>
        <td id="LC1301">
</td>
      </tr>
      <tr>
        <td id="L1302" data-line-number="1302"></td>
        <td id="LC1302">  #<span>define</span> <span>CNT_CALLEE_SAVED</span>        (<span>11</span>)</td>
      </tr>
      <tr>
        <td id="L1303" data-line-number="1303"></td>
        <td id="LC1303">  #<span>define</span> <span>CNT_CALLEE_TRASH</span>        (<span>17</span>)</td>
      </tr>
      <tr>
        <td id="L1304" data-line-number="1304"></td>
        <td id="LC1304">  #<span>define</span> <span>CNT_CALLEE_ENREG</span>        (CNT_CALLEE_SAVED-<span>1</span>)</td>
      </tr>
      <tr>
        <td id="L1305" data-line-number="1305"></td>
        <td id="LC1305">
</td>
      </tr>
      <tr>
        <td id="L1306" data-line-number="1306"></td>
        <td id="LC1306">  #<span>define</span> <span>CNT_CALLEE_SAVED_FLOAT</span>  (<span>8</span>)</td>
      </tr>
      <tr>
        <td id="L1307" data-line-number="1307"></td>
        <td id="LC1307">  #<span>define</span> <span>CNT_CALLEE_TRASH_FLOAT</span>  (<span>24</span>)</td>
      </tr>
      <tr>
        <td id="L1308" data-line-number="1308"></td>
        <td id="LC1308">
</td>
      </tr>
      <tr>
        <td id="L1309" data-line-number="1309"></td>
        <td id="LC1309">  #<span>define</span> <span>CALLEE_SAVED_REG_MAXSZ</span>    (CNT_CALLEE_SAVED * REGSIZE_BYTES)</td>
      </tr>
      <tr>
        <td id="L1310" data-line-number="1310"></td>
        <td id="LC1310">  #<span>define</span> <span>CALLEE_SAVED_FLOAT_MAXSZ</span>  (CNT_CALLEE_SAVED_FLOAT * FPSAVE_REGSIZE_BYTES)</td>
      </tr>
      <tr>
        <td id="L1311" data-line-number="1311"></td>
        <td id="LC1311">
</td>
      </tr>
      <tr>
        <td id="L1312" data-line-number="1312"></td>
        <td id="LC1312">  #<span>define</span> <span>REG_TMP_0</span>                REG_R9</td>
      </tr>
      <tr>
        <td id="L1313" data-line-number="1313"></td>
        <td id="LC1313">
</td>
      </tr>
      <tr>
        <td id="L1314" data-line-number="1314"></td>
        <td id="LC1314">  <span><span>//</span> Temporary registers used for the GS cookie check.</span></td>
      </tr>
      <tr>
        <td id="L1315" data-line-number="1315"></td>
        <td id="LC1315">  #<span>define</span> <span>REG_GSCOOKIE_TMP_0</span>       REG_R9</td>
      </tr>
      <tr>
        <td id="L1316" data-line-number="1316"></td>
        <td id="LC1316">  #<span>define</span> <span>REG_GSCOOKIE_TMP_1</span>       REG_R10</td>
      </tr>
      <tr>
        <td id="L1317" data-line-number="1317"></td>
        <td id="LC1317">
</td>
      </tr>
      <tr>
        <td id="L1318" data-line-number="1318"></td>
        <td id="LC1318">  <span><span>//</span> register to hold shift amount; no special register is required on ARM64.</span></td>
      </tr>
      <tr>
        <td id="L1319" data-line-number="1319"></td>
        <td id="LC1319">  #<span>define</span> <span>REG_SHIFT</span>                REG_NA</td>
      </tr>
      <tr>
        <td id="L1320" data-line-number="1320"></td>
        <td id="LC1320">  #<span>define</span> <span>RBM_SHIFT</span>                RBM_ALLINT</td>
      </tr>
      <tr>
        <td id="L1321" data-line-number="1321"></td>
        <td id="LC1321">
</td>
      </tr>
      <tr>
        <td id="L1322" data-line-number="1322"></td>
        <td id="LC1322">  <span><span>//</span> This is a general scratch register that does not conflict with the argument registers</span></td>
      </tr>
      <tr>
        <td id="L1323" data-line-number="1323"></td>
        <td id="LC1323">  #<span>define</span> <span>REG_SCRATCH</span>              REG_R9</td>
      </tr>
      <tr>
        <td id="L1324" data-line-number="1324"></td>
        <td id="LC1324">
</td>
      </tr>
      <tr>
        <td id="L1325" data-line-number="1325"></td>
        <td id="LC1325">  <span><span>//</span> This is a general register that can be optionally reserved for other purposes during codegen</span></td>
      </tr>
      <tr>
        <td id="L1326" data-line-number="1326"></td>
        <td id="LC1326">  #<span>define</span> <span>REG_OPT_RSVD</span>             REG_IP1</td>
      </tr>
      <tr>
        <td id="L1327" data-line-number="1327"></td>
        <td id="LC1327">  #<span>define</span> <span>RBM_OPT_RSVD</span>             RBM_IP1</td>
      </tr>
      <tr>
        <td id="L1328" data-line-number="1328"></td>
        <td id="LC1328">
</td>
      </tr>
      <tr>
        <td id="L1329" data-line-number="1329"></td>
        <td id="LC1329">  <span><span>//</span> Where is the exception object on entry to the handler block?</span></td>
      </tr>
      <tr>
        <td id="L1330" data-line-number="1330"></td>
        <td id="LC1330">  #<span>define</span> <span>REG_EXCEPTION_OBJECT</span>     REG_R0</td>
      </tr>
      <tr>
        <td id="L1331" data-line-number="1331"></td>
        <td id="LC1331">  #<span>define</span> <span>RBM_EXCEPTION_OBJECT</span>     RBM_R0</td>
      </tr>
      <tr>
        <td id="L1332" data-line-number="1332"></td>
        <td id="LC1332">
</td>
      </tr>
      <tr>
        <td id="L1333" data-line-number="1333"></td>
        <td id="LC1333">  #<span>define</span> <span>REG_JUMP_THUNK_PARAM</span>     REG_R12</td>
      </tr>
      <tr>
        <td id="L1334" data-line-number="1334"></td>
        <td id="LC1334">  #<span>define</span> <span>RBM_JUMP_THUNK_PARAM</span>     RBM_R12</td>
      </tr>
      <tr>
        <td id="L1335" data-line-number="1335"></td>
        <td id="LC1335">
</td>
      </tr>
      <tr>
        <td id="L1336" data-line-number="1336"></td>
        <td id="LC1336">  <span><span>//</span> ARM64 write barrier ABI (see vm\arm64\asmhelpers.asm, vm\arm64\asmhelpers.S):</span></td>
      </tr>
      <tr>
        <td id="L1337" data-line-number="1337"></td>
        <td id="LC1337">  <span><span>//</span> CORINFO_HELP_ASSIGN_REF (JIT_WriteBarrier), CORINFO_HELP_CHECKED_ASSIGN_REF (JIT_CheckedWriteBarrier):</span></td>
      </tr>
      <tr>
        <td id="L1338" data-line-number="1338"></td>
        <td id="LC1338">  <span><span>//</span>     On entry:</span></td>
      </tr>
      <tr>
        <td id="L1339" data-line-number="1339"></td>
        <td id="LC1339">  <span><span>//</span>       x14: the destination address (LHS of the assignment)</span></td>
      </tr>
      <tr>
        <td id="L1340" data-line-number="1340"></td>
        <td id="LC1340">  <span><span>//</span>       x15: the object reference (RHS of the assignment)</span></td>
      </tr>
      <tr>
        <td id="L1341" data-line-number="1341"></td>
        <td id="LC1341">  <span><span>//</span>     On exit:</span></td>
      </tr>
      <tr>
        <td id="L1342" data-line-number="1342"></td>
        <td id="LC1342">  <span><span>//</span>       x12: trashed</span></td>
      </tr>
      <tr>
        <td id="L1343" data-line-number="1343"></td>
        <td id="LC1343">  <span><span>//</span>       x14: incremented by 8</span></td>
      </tr>
      <tr>
        <td id="L1344" data-line-number="1344"></td>
        <td id="LC1344">  <span><span>//</span>       x15: trashed</span></td>
      </tr>
      <tr>
        <td id="L1345" data-line-number="1345"></td>
        <td id="LC1345">  <span><span>//</span>       x17: trashed (ip1) if FEATURE_USE_SOFTWARE_WRITE_WATCH_FOR_GC_HEAP</span></td>
      </tr>
      <tr>
        <td id="L1346" data-line-number="1346"></td>
        <td id="LC1346">  <span><span>//</span> CORINFO_HELP_ASSIGN_BYREF (JIT_ByRefWriteBarrier):</span></td>
      </tr>
      <tr>
        <td id="L1347" data-line-number="1347"></td>
        <td id="LC1347">  <span><span>//</span>     On entry:</span></td>
      </tr>
      <tr>
        <td id="L1348" data-line-number="1348"></td>
        <td id="LC1348">  <span><span>//</span>       x13: the source address (points to object reference to write)</span></td>
      </tr>
      <tr>
        <td id="L1349" data-line-number="1349"></td>
        <td id="LC1349">  <span><span>//</span>       x14: the destination address (object reference written here)</span></td>
      </tr>
      <tr>
        <td id="L1350" data-line-number="1350"></td>
        <td id="LC1350">  <span><span>//</span>     On exit:</span></td>
      </tr>
      <tr>
        <td id="L1351" data-line-number="1351"></td>
        <td id="LC1351">  <span><span>//</span>       x12: trashed</span></td>
      </tr>
      <tr>
        <td id="L1352" data-line-number="1352"></td>
        <td id="LC1352">  <span><span>//</span>       x13: incremented by 8</span></td>
      </tr>
      <tr>
        <td id="L1353" data-line-number="1353"></td>
        <td id="LC1353">  <span><span>//</span>       x14: incremented by 8</span></td>
      </tr>
      <tr>
        <td id="L1354" data-line-number="1354"></td>
        <td id="LC1354">  <span><span>//</span>       x15: trashed</span></td>
      </tr>
      <tr>
        <td id="L1355" data-line-number="1355"></td>
        <td id="LC1355">  <span><span>//</span>       x17: trashed (ip1) if FEATURE_USE_SOFTWARE_WRITE_WATCH_FOR_GC_HEAP</span></td>
      </tr>
      <tr>
        <td id="L1356" data-line-number="1356"></td>
        <td id="LC1356">  <span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L1357" data-line-number="1357"></td>
        <td id="LC1357">  <span><span>//</span> Note that while x17 (ip1) is currently only trashed under FEATURE_USE_SOFTWARE_WRITE_WATCH_FOR_GC_HEAP,</span></td>
      </tr>
      <tr>
        <td id="L1358" data-line-number="1358"></td>
        <td id="LC1358">  <span><span>//</span> it is expected to be set in the future for R2R. Consider it trashed to avoid later breaking changes.</span></td>
      </tr>
      <tr>
        <td id="L1359" data-line-number="1359"></td>
        <td id="LC1359">
</td>
      </tr>
      <tr>
        <td id="L1360" data-line-number="1360"></td>
        <td id="LC1360">  #<span>define</span> <span>REG_WRITE_BARRIER_DST</span>          REG_R14</td>
      </tr>
      <tr>
        <td id="L1361" data-line-number="1361"></td>
        <td id="LC1361">  #<span>define</span> <span>RBM_WRITE_BARRIER_DST</span>          RBM_R14</td>
      </tr>
      <tr>
        <td id="L1362" data-line-number="1362"></td>
        <td id="LC1362">
</td>
      </tr>
      <tr>
        <td id="L1363" data-line-number="1363"></td>
        <td id="LC1363">  #<span>define</span> <span>REG_WRITE_BARRIER_SRC</span>          REG_R15</td>
      </tr>
      <tr>
        <td id="L1364" data-line-number="1364"></td>
        <td id="LC1364">  #<span>define</span> <span>RBM_WRITE_BARRIER_SRC</span>          RBM_R15</td>
      </tr>
      <tr>
        <td id="L1365" data-line-number="1365"></td>
        <td id="LC1365">
</td>
      </tr>
      <tr>
        <td id="L1366" data-line-number="1366"></td>
        <td id="LC1366">  #<span>define</span> <span>REG_WRITE_BARRIER_DST_BYREF</span>    REG_R14</td>
      </tr>
      <tr>
        <td id="L1367" data-line-number="1367"></td>
        <td id="LC1367">  #<span>define</span> <span>RBM_WRITE_BARRIER_DST_BYREF</span>    RBM_R14</td>
      </tr>
      <tr>
        <td id="L1368" data-line-number="1368"></td>
        <td id="LC1368">
</td>
      </tr>
      <tr>
        <td id="L1369" data-line-number="1369"></td>
        <td id="LC1369">  #<span>define</span> <span>REG_WRITE_BARRIER_SRC_BYREF</span>    REG_R13</td>
      </tr>
      <tr>
        <td id="L1370" data-line-number="1370"></td>
        <td id="LC1370">  #<span>define</span> <span>RBM_WRITE_BARRIER_SRC_BYREF</span>    RBM_R13</td>
      </tr>
      <tr>
        <td id="L1371" data-line-number="1371"></td>
        <td id="LC1371">
</td>
      </tr>
      <tr>
        <td id="L1372" data-line-number="1372"></td>
        <td id="LC1372">  #<span>define</span> <span>RBM_CALLEE_TRASH_NOGC</span>          (RBM_R12|RBM_R15|RBM_IP0|RBM_IP1|RBM_DEFAULT_HELPER_CALL_TARGET)</td>
      </tr>
      <tr>
        <td id="L1373" data-line-number="1373"></td>
        <td id="LC1373">
</td>
      </tr>
      <tr>
        <td id="L1374" data-line-number="1374"></td>
        <td id="LC1374">  <span><span>//</span> Registers killed by CORINFO_HELP_ASSIGN_REF and CORINFO_HELP_CHECKED_ASSIGN_REF.</span></td>
      </tr>
      <tr>
        <td id="L1375" data-line-number="1375"></td>
        <td id="LC1375">  #<span>define</span> <span>RBM_CALLEE_TRASH_WRITEBARRIER</span>         (RBM_R14|RBM_CALLEE_TRASH_NOGC)</td>
      </tr>
      <tr>
        <td id="L1376" data-line-number="1376"></td>
        <td id="LC1376">
</td>
      </tr>
      <tr>
        <td id="L1377" data-line-number="1377"></td>
        <td id="LC1377">  <span><span>//</span> Registers no longer containing GC pointers after CORINFO_HELP_ASSIGN_REF and CORINFO_HELP_CHECKED_ASSIGN_REF.</span></td>
      </tr>
      <tr>
        <td id="L1378" data-line-number="1378"></td>
        <td id="LC1378">  #<span>define</span> <span>RBM_CALLEE_GCTRASH_WRITEBARRIER</span>       RBM_CALLEE_TRASH_NOGC</td>
      </tr>
      <tr>
        <td id="L1379" data-line-number="1379"></td>
        <td id="LC1379">
</td>
      </tr>
      <tr>
        <td id="L1380" data-line-number="1380"></td>
        <td id="LC1380">  <span><span>//</span> Registers killed by CORINFO_HELP_ASSIGN_BYREF.</span></td>
      </tr>
      <tr>
        <td id="L1381" data-line-number="1381"></td>
        <td id="LC1381">  #<span>define</span> <span>RBM_CALLEE_TRASH_WRITEBARRIER_BYREF</span>   (RBM_WRITE_BARRIER_DST_BYREF | RBM_WRITE_BARRIER_SRC_BYREF | RBM_CALLEE_TRASH_NOGC)</td>
      </tr>
      <tr>
        <td id="L1382" data-line-number="1382"></td>
        <td id="LC1382">
</td>
      </tr>
      <tr>
        <td id="L1383" data-line-number="1383"></td>
        <td id="LC1383">  <span><span>//</span> Registers no longer containing GC pointers after CORINFO_HELP_ASSIGN_BYREF.</span></td>
      </tr>
      <tr>
        <td id="L1384" data-line-number="1384"></td>
        <td id="LC1384">  <span><span>//</span> Note that x13 and x14 are still valid byref pointers after this helper call, despite their value being changed.</span></td>
      </tr>
      <tr>
        <td id="L1385" data-line-number="1385"></td>
        <td id="LC1385">  #<span>define</span> <span>RBM_CALLEE_GCTRASH_WRITEBARRIER_BYREF</span> RBM_CALLEE_TRASH_NOGC</td>
      </tr>
      <tr>
        <td id="L1386" data-line-number="1386"></td>
        <td id="LC1386">
</td>
      </tr>
      <tr>
        <td id="L1387" data-line-number="1387"></td>
        <td id="LC1387">  <span><span>//</span> GenericPInvokeCalliHelper VASigCookie Parameter </span></td>
      </tr>
      <tr>
        <td id="L1388" data-line-number="1388"></td>
        <td id="LC1388">  #<span>define</span> <span>REG_PINVOKE_COOKIE_PARAM</span>          REG_R15</td>
      </tr>
      <tr>
        <td id="L1389" data-line-number="1389"></td>
        <td id="LC1389">  #<span>define</span> <span>RBM_PINVOKE_COOKIE_PARAM</span>          RBM_R15</td>
      </tr>
      <tr>
        <td id="L1390" data-line-number="1390"></td>
        <td id="LC1390">
</td>
      </tr>
      <tr>
        <td id="L1391" data-line-number="1391"></td>
        <td id="LC1391">  <span><span>//</span> GenericPInvokeCalliHelper unmanaged target Parameter </span></td>
      </tr>
      <tr>
        <td id="L1392" data-line-number="1392"></td>
        <td id="LC1392">  #<span>define</span> <span>REG_PINVOKE_TARGET_PARAM</span>          REG_R12</td>
      </tr>
      <tr>
        <td id="L1393" data-line-number="1393"></td>
        <td id="LC1393">  #<span>define</span> <span>RBM_PINVOKE_TARGET_PARAM</span>          RBM_R12</td>
      </tr>
      <tr>
        <td id="L1394" data-line-number="1394"></td>
        <td id="LC1394">
</td>
      </tr>
      <tr>
        <td id="L1395" data-line-number="1395"></td>
        <td id="LC1395">  <span><span>//</span> IL stub's secret MethodDesc parameter (JitFlags::JIT_FLAG_PUBLISH_SECRET_PARAM)</span></td>
      </tr>
      <tr>
        <td id="L1396" data-line-number="1396"></td>
        <td id="LC1396">  #<span>define</span> <span>REG_SECRET_STUB_PARAM</span>     REG_R12</td>
      </tr>
      <tr>
        <td id="L1397" data-line-number="1397"></td>
        <td id="LC1397">  #<span>define</span> <span>RBM_SECRET_STUB_PARAM</span>     RBM_R12</td>
      </tr>
      <tr>
        <td id="L1398" data-line-number="1398"></td>
        <td id="LC1398">
</td>
      </tr>
      <tr>
        <td id="L1399" data-line-number="1399"></td>
        <td id="LC1399">  <span><span>//</span> R2R indirect call. Use the same registers as VSD</span></td>
      </tr>
      <tr>
        <td id="L1400" data-line-number="1400"></td>
        <td id="LC1400">  #<span>define</span> <span>REG_R2R_INDIRECT_PARAM</span>          REG_R11</td>
      </tr>
      <tr>
        <td id="L1401" data-line-number="1401"></td>
        <td id="LC1401">  #<span>define</span> <span>RBM_R2R_INDIRECT_PARAM</span>          RBM_R11</td>
      </tr>
      <tr>
        <td id="L1402" data-line-number="1402"></td>
        <td id="LC1402">
</td>
      </tr>
      <tr>
        <td id="L1403" data-line-number="1403"></td>
        <td id="LC1403">  <span><span>//</span> JMP Indirect call register</span></td>
      </tr>
      <tr>
        <td id="L1404" data-line-number="1404"></td>
        <td id="LC1404">  #<span>define</span> <span>REG_INDIRECT_CALL_TARGET_REG</span>    REG_IP0</td>
      </tr>
      <tr>
        <td id="L1405" data-line-number="1405"></td>
        <td id="LC1405">
</td>
      </tr>
      <tr>
        <td id="L1406" data-line-number="1406"></td>
        <td id="LC1406">  <span><span>//</span> Registers used by PInvoke frame setup</span></td>
      </tr>
      <tr>
        <td id="L1407" data-line-number="1407"></td>
        <td id="LC1407">  #<span>define</span> <span>REG_PINVOKE_FRAME</span>        REG_R9</td>
      </tr>
      <tr>
        <td id="L1408" data-line-number="1408"></td>
        <td id="LC1408">  #<span>define</span> <span>RBM_PINVOKE_FRAME</span>        RBM_R9</td>
      </tr>
      <tr>
        <td id="L1409" data-line-number="1409"></td>
        <td id="LC1409">  #<span>define</span> <span>REG_PINVOKE_TCB</span>          REG_R10</td>
      </tr>
      <tr>
        <td id="L1410" data-line-number="1410"></td>
        <td id="LC1410">  #<span>define</span> <span>RBM_PINVOKE_TCB</span>          RBM_R10</td>
      </tr>
      <tr>
        <td id="L1411" data-line-number="1411"></td>
        <td id="LC1411">  #<span>define</span> <span>REG_PINVOKE_SCRATCH</span>      REG_R10</td>
      </tr>
      <tr>
        <td id="L1412" data-line-number="1412"></td>
        <td id="LC1412">  #<span>define</span> <span>RBM_PINVOKE_SCRATCH</span>      RBM_R10</td>
      </tr>
      <tr>
        <td id="L1413" data-line-number="1413"></td>
        <td id="LC1413">
</td>
      </tr>
      <tr>
        <td id="L1414" data-line-number="1414"></td>
        <td id="LC1414">  <span><span>//</span> The following defines are useful for iterating a regNumber</span></td>
      </tr>
      <tr>
        <td id="L1415" data-line-number="1415"></td>
        <td id="LC1415">  #<span>define</span> <span>REG_FIRST</span>                REG_R0</td>
      </tr>
      <tr>
        <td id="L1416" data-line-number="1416"></td>
        <td id="LC1416">  #<span>define</span> <span>REG_INT_FIRST</span>            REG_R0</td>
      </tr>
      <tr>
        <td id="L1417" data-line-number="1417"></td>
        <td id="LC1417">  #<span>define</span> <span>REG_INT_LAST</span>             REG_ZR</td>
      </tr>
      <tr>
        <td id="L1418" data-line-number="1418"></td>
        <td id="LC1418">  #<span>define</span> <span>REG_INT_COUNT</span>            (REG_INT_LAST - REG_INT_FIRST + <span>1</span>)</td>
      </tr>
      <tr>
        <td id="L1419" data-line-number="1419"></td>
        <td id="LC1419">  #<span>define</span> <span>REG_NEXT</span>(<span>reg</span>)           ((regNumber)((<span>unsigned</span>)(reg) + <span>1</span>))</td>
      </tr>
      <tr>
        <td id="L1420" data-line-number="1420"></td>
        <td id="LC1420">  #<span>define</span> <span>REG_PREV</span>(<span>reg</span>)           ((regNumber)((<span>unsigned</span>)(reg) - <span>1</span>))</td>
      </tr>
      <tr>
        <td id="L1421" data-line-number="1421"></td>
        <td id="LC1421">
</td>
      </tr>
      <tr>
        <td id="L1422" data-line-number="1422"></td>
        <td id="LC1422">  <span><span>//</span> The following registers are used in emitting Enter/Leave/Tailcall profiler callbacks</span></td>
      </tr>
      <tr>
        <td id="L1423" data-line-number="1423"></td>
        <td id="LC1423">  #<span>define</span> <span>REG_PROFILER_ENTER_ARG</span>           REG_R0</td>
      </tr>
      <tr>
        <td id="L1424" data-line-number="1424"></td>
        <td id="LC1424">  #<span>define</span> <span>RBM_PROFILER_ENTER_ARG</span>           RBM_R0</td>
      </tr>
      <tr>
        <td id="L1425" data-line-number="1425"></td>
        <td id="LC1425">  #<span>define</span> <span>REG_PROFILER_RET_SCRATCH</span>         REG_R2</td>
      </tr>
      <tr>
        <td id="L1426" data-line-number="1426"></td>
        <td id="LC1426">  #<span>define</span> <span>RBM_PROFILER_RET_SCRATCH</span>         RBM_R2</td>
      </tr>
      <tr>
        <td id="L1427" data-line-number="1427"></td>
        <td id="LC1427">  #<span>define</span> <span>RBM_PROFILER_RET_USED</span>            (RBM_R0 | RBM_R1 | RBM_R2)</td>
      </tr>
      <tr>
        <td id="L1428" data-line-number="1428"></td>
        <td id="LC1428">  #<span>define</span> <span>REG_PROFILER_JMP_ARG</span>             REG_R0</td>
      </tr>
      <tr>
        <td id="L1429" data-line-number="1429"></td>
        <td id="LC1429">  #<span>define</span> <span>RBM_PROFILER_JMP_USED</span>            RBM_R0</td>
      </tr>
      <tr>
        <td id="L1430" data-line-number="1430"></td>
        <td id="LC1430">  #<span>define</span> <span>RBM_PROFILER_TAIL_USED</span>           (RBM_R0 | RBM_R12 | RBM_LR)</td>
      </tr>
      <tr>
        <td id="L1431" data-line-number="1431"></td>
        <td id="LC1431">
</td>
      </tr>
      <tr>
        <td id="L1432" data-line-number="1432"></td>
        <td id="LC1432">  <span><span>//</span> Which register are int and long values returned in ?</span></td>
      </tr>
      <tr>
        <td id="L1433" data-line-number="1433"></td>
        <td id="LC1433">  #<span>define</span> <span>REG_INTRET</span>               REG_R0</td>
      </tr>
      <tr>
        <td id="L1434" data-line-number="1434"></td>
        <td id="LC1434">  #<span>define</span> <span>RBM_INTRET</span>               RBM_R0</td>
      </tr>
      <tr>
        <td id="L1435" data-line-number="1435"></td>
        <td id="LC1435">  #<span>define</span> <span>RBM_LNGRET</span>               RBM_R0</td>
      </tr>
      <tr>
        <td id="L1436" data-line-number="1436"></td>
        <td id="LC1436">  <span><span>//</span> second return register for 16-byte structs</span></td>
      </tr>
      <tr>
        <td id="L1437" data-line-number="1437"></td>
        <td id="LC1437">  #<span>define</span> <span>REG_INTRET_1</span>             REG_R1 </td>
      </tr>
      <tr>
        <td id="L1438" data-line-number="1438"></td>
        <td id="LC1438">  #<span>define</span> <span>RBM_INTRET_1</span>             RBM_R1</td>
      </tr>
      <tr>
        <td id="L1439" data-line-number="1439"></td>
        <td id="LC1439">
</td>
      </tr>
      <tr>
        <td id="L1440" data-line-number="1440"></td>
        <td id="LC1440">  #<span>define</span> <span>REG_FLOATRET</span>             REG_V0</td>
      </tr>
      <tr>
        <td id="L1441" data-line-number="1441"></td>
        <td id="LC1441">  #<span>define</span> <span>RBM_FLOATRET</span>             RBM_V0</td>
      </tr>
      <tr>
        <td id="L1442" data-line-number="1442"></td>
        <td id="LC1442">  #<span>define</span> <span>RBM_DOUBLERET</span>            RBM_V0</td>
      </tr>
      <tr>
        <td id="L1443" data-line-number="1443"></td>
        <td id="LC1443">
</td>
      </tr>
      <tr>
        <td id="L1444" data-line-number="1444"></td>
        <td id="LC1444">  <span><span>//</span> The registers trashed by the CORINFO_HELP_STOP_FOR_GC helper</span></td>
      </tr>
      <tr>
        <td id="L1445" data-line-number="1445"></td>
        <td id="LC1445">  #<span>define</span> <span>RBM_STOP_FOR_GC_TRASH</span>    RBM_CALLEE_TRASH</td>
      </tr>
      <tr>
        <td id="L1446" data-line-number="1446"></td>
        <td id="LC1446">
</td>
      </tr>
      <tr>
        <td id="L1447" data-line-number="1447"></td>
        <td id="LC1447">  <span><span>//</span> The registers trashed by the CORINFO_HELP_INIT_PINVOKE_FRAME helper.</span></td>
      </tr>
      <tr>
        <td id="L1448" data-line-number="1448"></td>
        <td id="LC1448">  #<span>define</span> <span>RBM_INIT_PINVOKE_FRAME_TRASH</span>  RBM_CALLEE_TRASH</td>
      </tr>
      <tr>
        <td id="L1449" data-line-number="1449"></td>
        <td id="LC1449">
</td>
      </tr>
      <tr>
        <td id="L1450" data-line-number="1450"></td>
        <td id="LC1450">  #<span>define</span> <span>REG_FPBASE</span>               REG_FP</td>
      </tr>
      <tr>
        <td id="L1451" data-line-number="1451"></td>
        <td id="LC1451">  #<span>define</span> <span>RBM_FPBASE</span>               RBM_FP</td>
      </tr>
      <tr>
        <td id="L1452" data-line-number="1452"></td>
        <td id="LC1452">  #<span>define</span> <span>STR_FPBASE</span>               <span><span>"</span>fp<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L1453" data-line-number="1453"></td>
        <td id="LC1453">  #<span>define</span> <span>REG_SPBASE</span>               REG_SP</td>
      </tr>
      <tr>
        <td id="L1454" data-line-number="1454"></td>
        <td id="LC1454">  #<span>define</span> <span>RBM_SPBASE</span>               RBM_ZR     <span><span>//</span> reuse the RBM for REG_ZR</span></td>
      </tr>
      <tr>
        <td id="L1455" data-line-number="1455"></td>
        <td id="LC1455">  #<span>define</span> <span>STR_SPBASE</span>               <span><span>"</span>sp<span>"</span></span></td>
      </tr>
      <tr>
        <td id="L1456" data-line-number="1456"></td>
        <td id="LC1456">
</td>
      </tr>
      <tr>
        <td id="L1457" data-line-number="1457"></td>
        <td id="LC1457">  #<span>define</span> <span>FIRST_ARG_STACK_OFFS</span>    (<span>2</span>*REGSIZE_BYTES)   <span><span>//</span> Caller's saved FP and return address</span></td>
      </tr>
      <tr>
        <td id="L1458" data-line-number="1458"></td>
        <td id="LC1458">
</td>
      </tr>
      <tr>
        <td id="L1459" data-line-number="1459"></td>
        <td id="LC1459">  <span><span>//</span> On ARM64 the calling convention defines REG_R8 (x8) as an additional argument register.</span></td>
      </tr>
      <tr>
        <td id="L1460" data-line-number="1460"></td>
        <td id="LC1460">  <span><span>//</span> It isn't allocated for the normal user arguments, so it isn't counted by MAX_REG_ARG.</span></td>
      </tr>
      <tr>
        <td id="L1461" data-line-number="1461"></td>
        <td id="LC1461">  <span><span>//</span> Whether we use this register to pass the RetBuff is controlled by the function hasFixedRetBuffReg().</span></td>
      </tr>
      <tr>
        <td id="L1462" data-line-number="1462"></td>
        <td id="LC1462">  <span><span>//</span> It is considered to be the next integer argnum, which is 8.</span></td>
      </tr>
      <tr>
        <td id="L1463" data-line-number="1463"></td>
        <td id="LC1463">  <span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L1464" data-line-number="1464"></td>
        <td id="LC1464">  #<span>define</span> <span>REG_ARG_RET_BUFF</span>         REG_R8</td>
      </tr>
      <tr>
        <td id="L1465" data-line-number="1465"></td>
        <td id="LC1465">  #<span>define</span> <span>RBM_ARG_RET_BUFF</span>         RBM_R8</td>
      </tr>
      <tr>
        <td id="L1466" data-line-number="1466"></td>
        <td id="LC1466">  #<span>define</span> <span>RET_BUFF_ARGNUM</span>          <span>8</span></td>
      </tr>
      <tr>
        <td id="L1467" data-line-number="1467"></td>
        <td id="LC1467">
</td>
      </tr>
      <tr>
        <td id="L1468" data-line-number="1468"></td>
        <td id="LC1468">  #<span>define</span> <span>MAX_REG_ARG</span>              <span>8</span></td>
      </tr>
      <tr>
        <td id="L1469" data-line-number="1469"></td>
        <td id="LC1469">  #<span>define</span> <span>MAX_FLOAT_REG_ARG</span>        <span>8</span></td>
      </tr>
      <tr>
        <td id="L1470" data-line-number="1470"></td>
        <td id="LC1470">
</td>
      </tr>
      <tr>
        <td id="L1471" data-line-number="1471"></td>
        <td id="LC1471">  #<span>define</span> <span>REG_ARG_FIRST</span>            REG_R0</td>
      </tr>
      <tr>
        <td id="L1472" data-line-number="1472"></td>
        <td id="LC1472">  #<span>define</span> <span>REG_ARG_LAST</span>             REG_R7</td>
      </tr>
      <tr>
        <td id="L1473" data-line-number="1473"></td>
        <td id="LC1473">  #<span>define</span> <span>REG_ARG_FP_FIRST</span>         REG_V0</td>
      </tr>
      <tr>
        <td id="L1474" data-line-number="1474"></td>
        <td id="LC1474">  #<span>define</span> <span>REG_ARG_FP_LAST</span>          REG_V7</td>
      </tr>
      <tr>
        <td id="L1475" data-line-number="1475"></td>
        <td id="LC1475">  #<span>define</span> <span>INIT_ARG_STACK_SLOT</span>      <span>0</span>                  <span><span>//</span> No outgoing reserved stack slots</span></td>
      </tr>
      <tr>
        <td id="L1476" data-line-number="1476"></td>
        <td id="LC1476">
</td>
      </tr>
      <tr>
        <td id="L1477" data-line-number="1477"></td>
        <td id="LC1477">  #<span>define</span> <span>REG_ARG_0</span>                REG_R0</td>
      </tr>
      <tr>
        <td id="L1478" data-line-number="1478"></td>
        <td id="LC1478">  #<span>define</span> <span>REG_ARG_1</span>                REG_R1</td>
      </tr>
      <tr>
        <td id="L1479" data-line-number="1479"></td>
        <td id="LC1479">  #<span>define</span> <span>REG_ARG_2</span>                REG_R2</td>
      </tr>
      <tr>
        <td id="L1480" data-line-number="1480"></td>
        <td id="LC1480">  #<span>define</span> <span>REG_ARG_3</span>                REG_R3</td>
      </tr>
      <tr>
        <td id="L1481" data-line-number="1481"></td>
        <td id="LC1481">  #<span>define</span> <span>REG_ARG_4</span>                REG_R4</td>
      </tr>
      <tr>
        <td id="L1482" data-line-number="1482"></td>
        <td id="LC1482">  #<span>define</span> <span>REG_ARG_5</span>                REG_R5</td>
      </tr>
      <tr>
        <td id="L1483" data-line-number="1483"></td>
        <td id="LC1483">  #<span>define</span> <span>REG_ARG_6</span>                REG_R6</td>
      </tr>
      <tr>
        <td id="L1484" data-line-number="1484"></td>
        <td id="LC1484">  #<span>define</span> <span>REG_ARG_7</span>                REG_R7</td>
      </tr>
      <tr>
        <td id="L1485" data-line-number="1485"></td>
        <td id="LC1485">
</td>
      </tr>
      <tr>
        <td id="L1486" data-line-number="1486"></td>
        <td id="LC1486">  SELECTANY <span>const</span> regNumber intArgRegs [] = {REG_R0, REG_R1, REG_R2, REG_R3, REG_R4, REG_R5, REG_R6, REG_R7};</td>
      </tr>
      <tr>
        <td id="L1487" data-line-number="1487"></td>
        <td id="LC1487">  SELECTANY <span>const</span> regMaskTP intArgMasks[] = {RBM_R0, RBM_R1, RBM_R2, RBM_R3, RBM_R4, RBM_R5, RBM_R6, RBM_R7};</td>
      </tr>
      <tr>
        <td id="L1488" data-line-number="1488"></td>
        <td id="LC1488">
</td>
      </tr>
      <tr>
        <td id="L1489" data-line-number="1489"></td>
        <td id="LC1489">  #<span>define</span> <span>RBM_ARG_0</span>                RBM_R0</td>
      </tr>
      <tr>
        <td id="L1490" data-line-number="1490"></td>
        <td id="LC1490">  #<span>define</span> <span>RBM_ARG_1</span>                RBM_R1</td>
      </tr>
      <tr>
        <td id="L1491" data-line-number="1491"></td>
        <td id="LC1491">  #<span>define</span> <span>RBM_ARG_2</span>                RBM_R2</td>
      </tr>
      <tr>
        <td id="L1492" data-line-number="1492"></td>
        <td id="LC1492">  #<span>define</span> <span>RBM_ARG_3</span>                RBM_R3</td>
      </tr>
      <tr>
        <td id="L1493" data-line-number="1493"></td>
        <td id="LC1493">  #<span>define</span> <span>RBM_ARG_4</span>                RBM_R4</td>
      </tr>
      <tr>
        <td id="L1494" data-line-number="1494"></td>
        <td id="LC1494">  #<span>define</span> <span>RBM_ARG_5</span>                RBM_R5</td>
      </tr>
      <tr>
        <td id="L1495" data-line-number="1495"></td>
        <td id="LC1495">  #<span>define</span> <span>RBM_ARG_6</span>                RBM_R6</td>
      </tr>
      <tr>
        <td id="L1496" data-line-number="1496"></td>
        <td id="LC1496">  #<span>define</span> <span>RBM_ARG_7</span>                RBM_R7</td>
      </tr>
      <tr>
        <td id="L1497" data-line-number="1497"></td>
        <td id="LC1497">
</td>
      </tr>
      <tr>
        <td id="L1498" data-line-number="1498"></td>
        <td id="LC1498">  #<span>define</span> <span>REG_FLTARG_0</span>             REG_V0</td>
      </tr>
      <tr>
        <td id="L1499" data-line-number="1499"></td>
        <td id="LC1499">  #<span>define</span> <span>REG_FLTARG_1</span>             REG_V1</td>
      </tr>
      <tr>
        <td id="L1500" data-line-number="1500"></td>
        <td id="LC1500">  #<span>define</span> <span>REG_FLTARG_2</span>             REG_V2</td>
      </tr>
      <tr>
        <td id="L1501" data-line-number="1501"></td>
        <td id="LC1501">  #<span>define</span> <span>REG_FLTARG_3</span>             REG_V3</td>
      </tr>
      <tr>
        <td id="L1502" data-line-number="1502"></td>
        <td id="LC1502">  #<span>define</span> <span>REG_FLTARG_4</span>             REG_V4</td>
      </tr>
      <tr>
        <td id="L1503" data-line-number="1503"></td>
        <td id="LC1503">  #<span>define</span> <span>REG_FLTARG_5</span>             REG_V5</td>
      </tr>
      <tr>
        <td id="L1504" data-line-number="1504"></td>
        <td id="LC1504">  #<span>define</span> <span>REG_FLTARG_6</span>             REG_V6</td>
      </tr>
      <tr>
        <td id="L1505" data-line-number="1505"></td>
        <td id="LC1505">  #<span>define</span> <span>REG_FLTARG_7</span>             REG_V7</td>
      </tr>
      <tr>
        <td id="L1506" data-line-number="1506"></td>
        <td id="LC1506">
</td>
      </tr>
      <tr>
        <td id="L1507" data-line-number="1507"></td>
        <td id="LC1507">  #<span>define</span> <span>RBM_FLTARG_0</span>             RBM_V0</td>
      </tr>
      <tr>
        <td id="L1508" data-line-number="1508"></td>
        <td id="LC1508">  #<span>define</span> <span>RBM_FLTARG_1</span>             RBM_V1</td>
      </tr>
      <tr>
        <td id="L1509" data-line-number="1509"></td>
        <td id="LC1509">  #<span>define</span> <span>RBM_FLTARG_2</span>             RBM_V2</td>
      </tr>
      <tr>
        <td id="L1510" data-line-number="1510"></td>
        <td id="LC1510">  #<span>define</span> <span>RBM_FLTARG_3</span>             RBM_V3</td>
      </tr>
      <tr>
        <td id="L1511" data-line-number="1511"></td>
        <td id="LC1511">  #<span>define</span> <span>RBM_FLTARG_4</span>             RBM_V4</td>
      </tr>
      <tr>
        <td id="L1512" data-line-number="1512"></td>
        <td id="LC1512">  #<span>define</span> <span>RBM_FLTARG_5</span>             RBM_V5</td>
      </tr>
      <tr>
        <td id="L1513" data-line-number="1513"></td>
        <td id="LC1513">  #<span>define</span> <span>RBM_FLTARG_6</span>             RBM_V6</td>
      </tr>
      <tr>
        <td id="L1514" data-line-number="1514"></td>
        <td id="LC1514">  #<span>define</span> <span>RBM_FLTARG_7</span>             RBM_V7</td>
      </tr>
      <tr>
        <td id="L1515" data-line-number="1515"></td>
        <td id="LC1515">
</td>
      </tr>
      <tr>
        <td id="L1516" data-line-number="1516"></td>
        <td id="LC1516">  #<span>define</span> <span>RBM_ARG_REGS</span>            (RBM_ARG_0|RBM_ARG_1|RBM_ARG_2|RBM_ARG_3|RBM_ARG_4|RBM_ARG_5|RBM_ARG_6|RBM_ARG_7)</td>
      </tr>
      <tr>
        <td id="L1517" data-line-number="1517"></td>
        <td id="LC1517">  #<span>define</span> <span>RBM_FLTARG_REGS</span>         (RBM_FLTARG_0|RBM_FLTARG_1|RBM_FLTARG_2|RBM_FLTARG_3|RBM_FLTARG_4|RBM_FLTARG_5|RBM_FLTARG_6|RBM_FLTARG_7)</td>
      </tr>
      <tr>
        <td id="L1518" data-line-number="1518"></td>
        <td id="LC1518">
</td>
      </tr>
      <tr>
        <td id="L1519" data-line-number="1519"></td>
        <td id="LC1519">  SELECTANY <span>const</span> regNumber fltArgRegs [] = {REG_V0, REG_V1, REG_V2, REG_V3, REG_V4, REG_V5, REG_V6, REG_V7 };</td>
      </tr>
      <tr>
        <td id="L1520" data-line-number="1520"></td>
        <td id="LC1520">  SELECTANY <span>const</span> regMaskTP fltArgMasks[] = {RBM_V0, RBM_V1, RBM_V2, RBM_V3, RBM_V4, RBM_V5, RBM_V6, RBM_V7 };</td>
      </tr>
      <tr>
        <td id="L1521" data-line-number="1521"></td>
        <td id="LC1521">
</td>
      </tr>
      <tr>
        <td id="L1522" data-line-number="1522"></td>
        <td id="LC1522">  #<span>define</span> <span>LBL_DIST_SMALL_MAX_NEG</span>  (-<span>1048576</span>)</td>
      </tr>
      <tr>
        <td id="L1523" data-line-number="1523"></td>
        <td id="LC1523">  #<span>define</span> <span>LBL_DIST_SMALL_MAX_POS</span>  (+<span>1048575</span>)</td>
      </tr>
      <tr>
        <td id="L1524" data-line-number="1524"></td>
        <td id="LC1524">
</td>
      </tr>
      <tr>
        <td id="L1525" data-line-number="1525"></td>
        <td id="LC1525">  #<span>define</span> <span>LBL_SIZE_SMALL</span>          (<span>4</span>)</td>
      </tr>
      <tr>
        <td id="L1526" data-line-number="1526"></td>
        <td id="LC1526">
</td>
      </tr>
      <tr>
        <td id="L1527" data-line-number="1527"></td>
        <td id="LC1527">  #<span>define</span> <span>JCC_DIST_SMALL_MAX_NEG</span>  (-<span>1048576</span>)</td>
      </tr>
      <tr>
        <td id="L1528" data-line-number="1528"></td>
        <td id="LC1528">  #<span>define</span> <span>JCC_DIST_SMALL_MAX_POS</span>  (+<span>1048575</span>)</td>
      </tr>
      <tr>
        <td id="L1529" data-line-number="1529"></td>
        <td id="LC1529">
</td>
      </tr>
      <tr>
        <td id="L1530" data-line-number="1530"></td>
        <td id="LC1530">  #<span>define</span> <span>TB_DIST_SMALL_MAX_NEG</span>   (-<span>32768</span>)</td>
      </tr>
      <tr>
        <td id="L1531" data-line-number="1531"></td>
        <td id="LC1531">  #<span>define</span> <span>TB_DIST_SMALL_MAX_POS</span>   (+<span>32767</span>)</td>
      </tr>
      <tr>
        <td id="L1532" data-line-number="1532"></td>
        <td id="LC1532">
</td>
      </tr>
      <tr>
        <td id="L1533" data-line-number="1533"></td>
        <td id="LC1533">  #<span>define</span> <span>JCC_SIZE_SMALL</span>          (<span>4</span>)</td>
      </tr>
      <tr>
        <td id="L1534" data-line-number="1534"></td>
        <td id="LC1534">  #<span>define</span> <span>JCC_SIZE_LARGE</span>          (<span>8</span>)</td>
      </tr>
      <tr>
        <td id="L1535" data-line-number="1535"></td>
        <td id="LC1535">
</td>
      </tr>
      <tr>
        <td id="L1536" data-line-number="1536"></td>
        <td id="LC1536">  #<span>define</span> <span>LDC_DIST_SMALL_MAX_NEG</span>  (-<span>1048576</span>)</td>
      </tr>
      <tr>
        <td id="L1537" data-line-number="1537"></td>
        <td id="LC1537">  #<span>define</span> <span>LDC_DIST_SMALL_MAX_POS</span>  (+<span>1048575</span>)</td>
      </tr>
      <tr>
        <td id="L1538" data-line-number="1538"></td>
        <td id="LC1538">
</td>
      </tr>
      <tr>
        <td id="L1539" data-line-number="1539"></td>
        <td id="LC1539">  #<span>define</span> <span>LDC_SIZE_SMALL</span>          (<span>4</span>)</td>
      </tr>
      <tr>
        <td id="L1540" data-line-number="1540"></td>
        <td id="LC1540">
</td>
      </tr>
      <tr>
        <td id="L1541" data-line-number="1541"></td>
        <td id="LC1541">  #<span>define</span> <span>JMP_SIZE_SMALL</span>          (<span>4</span>)</td>
      </tr>
      <tr>
        <td id="L1542" data-line-number="1542"></td>
        <td id="LC1542">
</td>
      </tr>
      <tr>
        <td id="L1543" data-line-number="1543"></td>
        <td id="LC1543">  <span><span>//</span> The number of bytes from the end the last probed page that must also be probed, to allow for some</span></td>
      </tr>
      <tr>
        <td id="L1544" data-line-number="1544"></td>
        <td id="LC1544">  <span><span>//</span> small SP adjustments without probes. If zero, then the stack pointer can point to the last byte/word</span></td>
      </tr>
      <tr>
        <td id="L1545" data-line-number="1545"></td>
        <td id="LC1545">  <span><span>//</span> on the stack guard page, and must be touched before any further "SUB SP".</span></td>
      </tr>
      <tr>
        <td id="L1546" data-line-number="1546"></td>
        <td id="LC1546">  <span><span>//</span> For arm64, this is the maximum prolog establishment pre-indexed (that is SP pre-decrement) offset.</span></td>
      </tr>
      <tr>
        <td id="L1547" data-line-number="1547"></td>
        <td id="LC1547">  #<span>define</span> <span>STACK_PROBE_BOUNDARY_THRESHOLD_BYTES</span> <span>512</span></td>
      </tr>
      <tr>
        <td id="L1548" data-line-number="1548"></td>
        <td id="LC1548">
</td>
      </tr>
      <tr>
        <td id="L1549" data-line-number="1549"></td>
        <td id="LC1549">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L1550" data-line-number="1550"></td>
        <td id="LC1550">  #<span>error</span> Unsupported or unset target architecture</td>
      </tr>
      <tr>
        <td id="L1551" data-line-number="1551"></td>
        <td id="LC1551">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L1552" data-line-number="1552"></td>
        <td id="LC1552">
</td>
      </tr>
      <tr>
        <td id="L1553" data-line-number="1553"></td>
        <td id="LC1553">#<span>ifdef</span> _TARGET_XARCH_</td>
      </tr>
      <tr>
        <td id="L1554" data-line-number="1554"></td>
        <td id="LC1554">
</td>
      </tr>
      <tr>
        <td id="L1555" data-line-number="1555"></td>
        <td id="LC1555">  #<span>define</span> <span>JMP_DIST_SMALL_MAX_NEG</span>  (-<span>128</span>)</td>
      </tr>
      <tr>
        <td id="L1556" data-line-number="1556"></td>
        <td id="LC1556">  #<span>define</span> <span>JMP_DIST_SMALL_MAX_POS</span>  (+<span>127</span>)</td>
      </tr>
      <tr>
        <td id="L1557" data-line-number="1557"></td>
        <td id="LC1557">
</td>
      </tr>
      <tr>
        <td id="L1558" data-line-number="1558"></td>
        <td id="LC1558">  #<span>define</span> <span>JCC_DIST_SMALL_MAX_NEG</span>  (-<span>128</span>)</td>
      </tr>
      <tr>
        <td id="L1559" data-line-number="1559"></td>
        <td id="LC1559">  #<span>define</span> <span>JCC_DIST_SMALL_MAX_POS</span>  (+<span>127</span>)</td>
      </tr>
      <tr>
        <td id="L1560" data-line-number="1560"></td>
        <td id="LC1560">
</td>
      </tr>
      <tr>
        <td id="L1561" data-line-number="1561"></td>
        <td id="LC1561">  #<span>define</span> <span>JMP_SIZE_SMALL</span>          (<span>2</span>)</td>
      </tr>
      <tr>
        <td id="L1562" data-line-number="1562"></td>
        <td id="LC1562">  #<span>define</span> <span>JMP_SIZE_LARGE</span>          (<span>5</span>)</td>
      </tr>
      <tr>
        <td id="L1563" data-line-number="1563"></td>
        <td id="LC1563">
</td>
      </tr>
      <tr>
        <td id="L1564" data-line-number="1564"></td>
        <td id="LC1564">  #<span>define</span> <span>JCC_SIZE_SMALL</span>          (<span>2</span>)</td>
      </tr>
      <tr>
        <td id="L1565" data-line-number="1565"></td>
        <td id="LC1565">  #<span>define</span> <span>JCC_SIZE_LARGE</span>          (<span>6</span>)</td>
      </tr>
      <tr>
        <td id="L1566" data-line-number="1566"></td>
        <td id="LC1566">
</td>
      </tr>
      <tr>
        <td id="L1567" data-line-number="1567"></td>
        <td id="LC1567">  #<span>define</span> <span>PUSH_INST_SIZE</span>          (<span>5</span>)</td>
      </tr>
      <tr>
        <td id="L1568" data-line-number="1568"></td>
        <td id="LC1568">  #<span>define</span> <span>CALL_INST_SIZE</span>          (<span>5</span>)</td>
      </tr>
      <tr>
        <td id="L1569" data-line-number="1569"></td>
        <td id="LC1569">
</td>
      </tr>
      <tr>
        <td id="L1570" data-line-number="1570"></td>
        <td id="LC1570">#<span>endif</span> <span><span>//</span> _TARGET_XARCH_</span></td>
      </tr>
      <tr>
        <td id="L1571" data-line-number="1571"></td>
        <td id="LC1571">
</td>
      </tr>
      <tr>
        <td id="L1572" data-line-number="1572"></td>
        <td id="LC1572"><span>C_ASSERT</span>(REG_FIRST == <span>0</span>);</td>
      </tr>
      <tr>
        <td id="L1573" data-line-number="1573"></td>
        <td id="LC1573"><span>C_ASSERT</span>(REG_INT_FIRST &lt; REG_INT_LAST);</td>
      </tr>
      <tr>
        <td id="L1574" data-line-number="1574"></td>
        <td id="LC1574"><span>C_ASSERT</span>(REG_FP_FIRST  &lt; REG_FP_LAST);</td>
      </tr>
      <tr>
        <td id="L1575" data-line-number="1575"></td>
        <td id="LC1575">
</td>
      </tr>
      <tr>
        <td id="L1576" data-line-number="1576"></td>
        <td id="LC1576"><span><span>//</span> Opportunistic tail call feature converts non-tail prefixed calls into </span></td>
      </tr>
      <tr>
        <td id="L1577" data-line-number="1577"></td>
        <td id="LC1577"><span><span>//</span> tail calls where possible. It requires fast tail calling mechanism for</span></td>
      </tr>
      <tr>
        <td id="L1578" data-line-number="1578"></td>
        <td id="LC1578"><span><span>//</span> performance. Otherwise, we are better off not converting non-tail prefixed</span></td>
      </tr>
      <tr>
        <td id="L1579" data-line-number="1579"></td>
        <td id="LC1579"><span><span>//</span> calls into tail calls.</span></td>
      </tr>
      <tr>
        <td id="L1580" data-line-number="1580"></td>
        <td id="LC1580"><span>C_ASSERT</span>((FEATURE_TAILCALL_OPT == <span>0</span>) || (FEATURE_FASTTAILCALL == <span>1</span>));</td>
      </tr>
      <tr>
        <td id="L1581" data-line-number="1581"></td>
        <td id="LC1581">
</td>
      </tr>
      <tr>
        <td id="L1582" data-line-number="1582"></td>
        <td id="LC1582"><span><span>/*</span>***************************************************************************<span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L1583" data-line-number="1583"></td>
        <td id="LC1583">
</td>
      </tr>
      <tr>
        <td id="L1584" data-line-number="1584"></td>
        <td id="LC1584">#<span>define</span> <span>BITS_PER_BYTE</span>              <span>8</span> </td>
      </tr>
      <tr>
        <td id="L1585" data-line-number="1585"></td>
        <td id="LC1585">#<span>define</span> <span>REGNUM_MASK</span>              ((<span>1</span> &lt;&lt; REGNUM_BITS) - <span>1</span>)     <span><span>//</span> a n-bit mask use to encode multiple REGNUMs into a unsigned int</span></td>
      </tr>
      <tr>
        <td id="L1586" data-line-number="1586"></td>
        <td id="LC1586">#<span>define</span> <span>RBM_ALL</span>(<span>type</span>) (varTypeIsFloating(type) ? RBM_ALLFLOAT : RBM_ALLINT)</td>
      </tr>
      <tr>
        <td id="L1587" data-line-number="1587"></td>
        <td id="LC1587">
</td>
      </tr>
      <tr>
        <td id="L1588" data-line-number="1588"></td>
        <td id="LC1588"><span><span>/*</span>***************************************************************************<span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L1589" data-line-number="1589"></td>
        <td id="LC1589">
</td>
      </tr>
      <tr>
        <td id="L1590" data-line-number="1590"></td>
        <td id="LC1590">#<span>if</span> CPU_HAS_BYTE_REGS</td>
      </tr>
      <tr>
        <td id="L1591" data-line-number="1591"></td>
        <td id="LC1591">  #<span>define</span> <span>RBM_BYTE_REGS</span>           (RBM_EAX|RBM_ECX|RBM_EDX|RBM_EBX)</td>
      </tr>
      <tr>
        <td id="L1592" data-line-number="1592"></td>
        <td id="LC1592">  #<span>define</span> <span>RBM_NON_BYTE_REGS</span>       (RBM_ESI|RBM_EDI)</td>
      </tr>
      <tr>
        <td id="L1593" data-line-number="1593"></td>
        <td id="LC1593">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L1594" data-line-number="1594"></td>
        <td id="LC1594">  #<span>define</span> <span>RBM_BYTE_REGS</span>            RBM_ALLINT</td>
      </tr>
      <tr>
        <td id="L1595" data-line-number="1595"></td>
        <td id="LC1595">  #<span>define</span> <span>RBM_NON_BYTE_REGS</span>        RBM_NONE</td>
      </tr>
      <tr>
        <td id="L1596" data-line-number="1596"></td>
        <td id="LC1596">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L1597" data-line-number="1597"></td>
        <td id="LC1597"><span><span>//</span> clang-format on</span></td>
      </tr>
      <tr>
        <td id="L1598" data-line-number="1598"></td>
        <td id="LC1598">
</td>
      </tr>
      <tr>
        <td id="L1599" data-line-number="1599"></td>
        <td id="LC1599"><span><span>/*</span>***************************************************************************<span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L1600" data-line-number="1600"></td>
        <td id="LC1600">class Target</td>
      </tr>
      <tr>
        <td id="L1601" data-line-number="1601"></td>
        <td id="LC1601">{</td>
      </tr>
      <tr>
        <td id="L1602" data-line-number="1602"></td>
        <td id="LC1602">public:</td>
      </tr>
      <tr>
        <td id="L1603" data-line-number="1603"></td>
        <td id="LC1603">    <span>static</span> <span>const</span> <span>char</span>* g_tgtCPUName;</td>
      </tr>
      <tr>
        <td id="L1604" data-line-number="1604"></td>
        <td id="LC1604">    <span>static</span> <span>const</span> <span>char</span>* g_tgtPlatformName;</td>
      </tr>
      <tr>
        <td id="L1605" data-line-number="1605"></td>
        <td id="LC1605">
</td>
      </tr>
      <tr>
        <td id="L1606" data-line-number="1606"></td>
        <td id="LC1606">    <span>enum</span> ArgOrder</td>
      </tr>
      <tr>
        <td id="L1607" data-line-number="1607"></td>
        <td id="LC1607">    {</td>
      </tr>
      <tr>
        <td id="L1608" data-line-number="1608"></td>
        <td id="LC1608">        ARG_ORDER_R2L,</td>
      </tr>
      <tr>
        <td id="L1609" data-line-number="1609"></td>
        <td id="LC1609">        ARG_ORDER_L2R</td>
      </tr>
      <tr>
        <td id="L1610" data-line-number="1610"></td>
        <td id="LC1610">    };</td>
      </tr>
      <tr>
        <td id="L1611" data-line-number="1611"></td>
        <td id="LC1611">    <span>static</span> <span>const</span> <span>enum</span> ArgOrder g_tgtArgOrder;</td>
      </tr>
      <tr>
        <td id="L1612" data-line-number="1612"></td>
        <td id="LC1612">};</td>
      </tr>
      <tr>
        <td id="L1613" data-line-number="1613"></td>
        <td id="LC1613">
</td>
      </tr>
      <tr>
        <td id="L1614" data-line-number="1614"></td>
        <td id="LC1614">#<span>if</span> defined(DEBUG) || defined(LATE_DISASM)</td>
      </tr>
      <tr>
        <td id="L1615" data-line-number="1615"></td>
        <td id="LC1615"><span>const</span> <span>char</span>* <span>getRegName</span>(<span>unsigned</span> reg, <span>bool</span> isFloat = <span>false</span>); <span><span>//</span> this is for gcencode.cpp and disasm.cpp that don't use</span></td>
      </tr>
      <tr>
        <td id="L1616" data-line-number="1616"></td>
        <td id="LC1616">                                                            <span><span>//</span> the regNumber type</span></td>
      </tr>
      <tr>
        <td id="L1617" data-line-number="1617"></td>
        <td id="LC1617"><span>const</span> <span>char</span>* <span>getRegName</span>(regNumber reg, <span>bool</span> isFloat = <span>false</span>);</td>
      </tr>
      <tr>
        <td id="L1618" data-line-number="1618"></td>
        <td id="LC1618">#<span>endif</span> <span><span>//</span> defined(DEBUG) || defined(LATE_DISASM)</span></td>
      </tr>
      <tr>
        <td id="L1619" data-line-number="1619"></td>
        <td id="LC1619">
</td>
      </tr>
      <tr>
        <td id="L1620" data-line-number="1620"></td>
        <td id="LC1620">#<span>ifdef</span> DEBUG</td>
      </tr>
      <tr>
        <td id="L1621" data-line-number="1621"></td>
        <td id="LC1621"><span>const</span> <span>char</span>* <span>getRegNameFloat</span>(regNumber reg, var_types type);</td>
      </tr>
      <tr>
        <td id="L1622" data-line-number="1622"></td>
        <td id="LC1622"><span>extern</span> <span>void</span> <span>dspRegMask</span>(regMaskTP regMask, <span>size_t</span> minSiz = <span>0</span>);</td>
      </tr>
      <tr>
        <td id="L1623" data-line-number="1623"></td>
        <td id="LC1623">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L1624" data-line-number="1624"></td>
        <td id="LC1624">
</td>
      </tr>
      <tr>
        <td id="L1625" data-line-number="1625"></td>
        <td id="LC1625">#<span>if</span> CPU_HAS_BYTE_REGS</td>
      </tr>
      <tr>
        <td id="L1626" data-line-number="1626"></td>
        <td id="LC1626"><span>inline</span> BOOL <span>isByteReg</span>(regNumber reg)</td>
      </tr>
      <tr>
        <td id="L1627" data-line-number="1627"></td>
        <td id="LC1627">{</td>
      </tr>
      <tr>
        <td id="L1628" data-line-number="1628"></td>
        <td id="LC1628">    <span>return</span> (reg &lt;= REG_EBX);</td>
      </tr>
      <tr>
        <td id="L1629" data-line-number="1629"></td>
        <td id="LC1629">}</td>
      </tr>
      <tr>
        <td id="L1630" data-line-number="1630"></td>
        <td id="LC1630">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L1631" data-line-number="1631"></td>
        <td id="LC1631"><span>inline</span> BOOL <span>isByteReg</span>(regNumber reg)</td>
      </tr>
      <tr>
        <td id="L1632" data-line-number="1632"></td>
        <td id="LC1632">{</td>
      </tr>
      <tr>
        <td id="L1633" data-line-number="1633"></td>
        <td id="LC1633">    <span>return</span> <span>true</span>;</td>
      </tr>
      <tr>
        <td id="L1634" data-line-number="1634"></td>
        <td id="LC1634">}</td>
      </tr>
      <tr>
        <td id="L1635" data-line-number="1635"></td>
        <td id="LC1635">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L1636" data-line-number="1636"></td>
        <td id="LC1636">
</td>
      </tr>
      <tr>
        <td id="L1637" data-line-number="1637"></td>
        <td id="LC1637"><span>inline</span> regMaskTP <span>genRegMask</span>(regNumber reg);</td>
      </tr>
      <tr>
        <td id="L1638" data-line-number="1638"></td>
        <td id="LC1638"><span>inline</span> regMaskTP <span>genRegMaskFloat</span>(regNumber reg, var_types type = TYP_DOUBLE);</td>
      </tr>
      <tr>
        <td id="L1639" data-line-number="1639"></td>
        <td id="LC1639">
</td>
      </tr>
      <tr>
        <td id="L1640" data-line-number="1640"></td>
        <td id="LC1640"><span><span>/*</span>****************************************************************************</span></td>
      </tr>
      <tr>
        <td id="L1641" data-line-number="1641"></td>
        <td id="LC1641"><span> * Return true if the register number is valid</span></td>
      </tr>
      <tr>
        <td id="L1642" data-line-number="1642"></td>
        <td id="LC1642"><span> <span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L1643" data-line-number="1643"></td>
        <td id="LC1643"><span>inline</span> <span>bool</span> <span>genIsValidReg</span>(regNumber reg)</td>
      </tr>
      <tr>
        <td id="L1644" data-line-number="1644"></td>
        <td id="LC1644">{</td>
      </tr>
      <tr>
        <td id="L1645" data-line-number="1645"></td>
        <td id="LC1645">    <span><span>/*</span> It's safest to perform an unsigned comparison in case reg is negative <span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L1646" data-line-number="1646"></td>
        <td id="LC1646">    <span>return</span> ((<span>unsigned</span>)reg &lt; (<span>unsigned</span>)REG_COUNT);</td>
      </tr>
      <tr>
        <td id="L1647" data-line-number="1647"></td>
        <td id="LC1647">}</td>
      </tr>
      <tr>
        <td id="L1648" data-line-number="1648"></td>
        <td id="LC1648">
</td>
      </tr>
      <tr>
        <td id="L1649" data-line-number="1649"></td>
        <td id="LC1649"><span><span>/*</span>****************************************************************************</span></td>
      </tr>
      <tr>
        <td id="L1650" data-line-number="1650"></td>
        <td id="LC1650"><span> * Return true if the register is a valid integer register</span></td>
      </tr>
      <tr>
        <td id="L1651" data-line-number="1651"></td>
        <td id="LC1651"><span> <span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L1652" data-line-number="1652"></td>
        <td id="LC1652"><span>inline</span> <span>bool</span> <span>genIsValidIntReg</span>(regNumber reg)</td>
      </tr>
      <tr>
        <td id="L1653" data-line-number="1653"></td>
        <td id="LC1653">{</td>
      </tr>
      <tr>
        <td id="L1654" data-line-number="1654"></td>
        <td id="LC1654">    <span>return</span> reg &gt;= REG_INT_FIRST &amp;&amp; reg &lt;= REG_INT_LAST;</td>
      </tr>
      <tr>
        <td id="L1655" data-line-number="1655"></td>
        <td id="LC1655">}</td>
      </tr>
      <tr>
        <td id="L1656" data-line-number="1656"></td>
        <td id="LC1656">
</td>
      </tr>
      <tr>
        <td id="L1657" data-line-number="1657"></td>
        <td id="LC1657"><span><span>/*</span>****************************************************************************</span></td>
      </tr>
      <tr>
        <td id="L1658" data-line-number="1658"></td>
        <td id="LC1658"><span> * Return true if the register is a valid floating point register</span></td>
      </tr>
      <tr>
        <td id="L1659" data-line-number="1659"></td>
        <td id="LC1659"><span> <span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L1660" data-line-number="1660"></td>
        <td id="LC1660"><span>inline</span> <span>bool</span> <span>genIsValidFloatReg</span>(regNumber reg)</td>
      </tr>
      <tr>
        <td id="L1661" data-line-number="1661"></td>
        <td id="LC1661">{</td>
      </tr>
      <tr>
        <td id="L1662" data-line-number="1662"></td>
        <td id="LC1662">    <span>return</span> reg &gt;= REG_FP_FIRST &amp;&amp; reg &lt;= REG_FP_LAST;</td>
      </tr>
      <tr>
        <td id="L1663" data-line-number="1663"></td>
        <td id="LC1663">}</td>
      </tr>
      <tr>
        <td id="L1664" data-line-number="1664"></td>
        <td id="LC1664">
</td>
      </tr>
      <tr>
        <td id="L1665" data-line-number="1665"></td>
        <td id="LC1665">#<span>ifdef</span> _TARGET_ARM_</td>
      </tr>
      <tr>
        <td id="L1666" data-line-number="1666"></td>
        <td id="LC1666">
</td>
      </tr>
      <tr>
        <td id="L1667" data-line-number="1667"></td>
        <td id="LC1667"><span><span>/*</span>****************************************************************************</span></td>
      </tr>
      <tr>
        <td id="L1668" data-line-number="1668"></td>
        <td id="LC1668"><span> * Return true if the register is a valid floating point double register</span></td>
      </tr>
      <tr>
        <td id="L1669" data-line-number="1669"></td>
        <td id="LC1669"><span> <span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L1670" data-line-number="1670"></td>
        <td id="LC1670"><span>inline</span> <span>bool</span> <span>genIsValidDoubleReg</span>(regNumber reg)</td>
      </tr>
      <tr>
        <td id="L1671" data-line-number="1671"></td>
        <td id="LC1671">{</td>
      </tr>
      <tr>
        <td id="L1672" data-line-number="1672"></td>
        <td id="LC1672">    <span>return</span> <span>genIsValidFloatReg</span>(reg) &amp;&amp; (((reg - REG_FP_FIRST) &amp; <span>0x1</span>) == <span>0</span>);</td>
      </tr>
      <tr>
        <td id="L1673" data-line-number="1673"></td>
        <td id="LC1673">}</td>
      </tr>
      <tr>
        <td id="L1674" data-line-number="1674"></td>
        <td id="LC1674">
</td>
      </tr>
      <tr>
        <td id="L1675" data-line-number="1675"></td>
        <td id="LC1675">#<span>endif</span> <span><span>//</span> _TARGET_ARM_</span></td>
      </tr>
      <tr>
        <td id="L1676" data-line-number="1676"></td>
        <td id="LC1676">
</td>
      </tr>
      <tr>
        <td id="L1677" data-line-number="1677"></td>
        <td id="LC1677"><span><span>//</span>-------------------------------------------------------------------------------------------</span></td>
      </tr>
      <tr>
        <td id="L1678" data-line-number="1678"></td>
        <td id="LC1678"><span><span>//</span> hasFixedRetBuffReg:</span></td>
      </tr>
      <tr>
        <td id="L1679" data-line-number="1679"></td>
        <td id="LC1679"><span><span>//</span>     Returns true if our target architecture uses a fixed return buffer register</span></td>
      </tr>
      <tr>
        <td id="L1680" data-line-number="1680"></td>
        <td id="LC1680"><span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L1681" data-line-number="1681"></td>
        <td id="LC1681"><span>inline</span> <span>bool</span> <span>hasFixedRetBuffReg</span>()</td>
      </tr>
      <tr>
        <td id="L1682" data-line-number="1682"></td>
        <td id="LC1682">{</td>
      </tr>
      <tr>
        <td id="L1683" data-line-number="1683"></td>
        <td id="LC1683">#<span>ifdef</span> _TARGET_ARM64_</td>
      </tr>
      <tr>
        <td id="L1684" data-line-number="1684"></td>
        <td id="LC1684">    <span>return</span> <span>true</span>;</td>
      </tr>
      <tr>
        <td id="L1685" data-line-number="1685"></td>
        <td id="LC1685">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L1686" data-line-number="1686"></td>
        <td id="LC1686">    <span>return</span> <span>false</span>;</td>
      </tr>
      <tr>
        <td id="L1687" data-line-number="1687"></td>
        <td id="LC1687">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L1688" data-line-number="1688"></td>
        <td id="LC1688">}</td>
      </tr>
      <tr>
        <td id="L1689" data-line-number="1689"></td>
        <td id="LC1689">
</td>
      </tr>
      <tr>
        <td id="L1690" data-line-number="1690"></td>
        <td id="LC1690"><span><span>//</span>-------------------------------------------------------------------------------------------</span></td>
      </tr>
      <tr>
        <td id="L1691" data-line-number="1691"></td>
        <td id="LC1691"><span><span>//</span> theFixedRetBuffReg:</span></td>
      </tr>
      <tr>
        <td id="L1692" data-line-number="1692"></td>
        <td id="LC1692"><span><span>//</span>     Returns the regNumber to use for the fixed return buffer</span></td>
      </tr>
      <tr>
        <td id="L1693" data-line-number="1693"></td>
        <td id="LC1693"><span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L1694" data-line-number="1694"></td>
        <td id="LC1694"><span>inline</span> regNumber <span>theFixedRetBuffReg</span>()</td>
      </tr>
      <tr>
        <td id="L1695" data-line-number="1695"></td>
        <td id="LC1695">{</td>
      </tr>
      <tr>
        <td id="L1696" data-line-number="1696"></td>
        <td id="LC1696">    <span>assert</span>(<span>hasFixedRetBuffReg</span>()); <span><span>//</span> This predicate should be checked before calling this method</span></td>
      </tr>
      <tr>
        <td id="L1697" data-line-number="1697"></td>
        <td id="LC1697">#<span>ifdef</span> _TARGET_ARM64_</td>
      </tr>
      <tr>
        <td id="L1698" data-line-number="1698"></td>
        <td id="LC1698">    <span>return</span> REG_ARG_RET_BUFF;</td>
      </tr>
      <tr>
        <td id="L1699" data-line-number="1699"></td>
        <td id="LC1699">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L1700" data-line-number="1700"></td>
        <td id="LC1700">    <span>return</span> REG_NA;</td>
      </tr>
      <tr>
        <td id="L1701" data-line-number="1701"></td>
        <td id="LC1701">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L1702" data-line-number="1702"></td>
        <td id="LC1702">}</td>
      </tr>
      <tr>
        <td id="L1703" data-line-number="1703"></td>
        <td id="LC1703">
</td>
      </tr>
      <tr>
        <td id="L1704" data-line-number="1704"></td>
        <td id="LC1704"><span><span>//</span>-------------------------------------------------------------------------------------------</span></td>
      </tr>
      <tr>
        <td id="L1705" data-line-number="1705"></td>
        <td id="LC1705"><span><span>//</span> theFixedRetBuffMask:</span></td>
      </tr>
      <tr>
        <td id="L1706" data-line-number="1706"></td>
        <td id="LC1706"><span><span>//</span>     Returns the regNumber to use for the fixed return buffer</span></td>
      </tr>
      <tr>
        <td id="L1707" data-line-number="1707"></td>
        <td id="LC1707"><span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L1708" data-line-number="1708"></td>
        <td id="LC1708"><span>inline</span> regMaskTP <span>theFixedRetBuffMask</span>()</td>
      </tr>
      <tr>
        <td id="L1709" data-line-number="1709"></td>
        <td id="LC1709">{</td>
      </tr>
      <tr>
        <td id="L1710" data-line-number="1710"></td>
        <td id="LC1710">    <span>assert</span>(<span>hasFixedRetBuffReg</span>()); <span><span>//</span> This predicate should be checked before calling this method</span></td>
      </tr>
      <tr>
        <td id="L1711" data-line-number="1711"></td>
        <td id="LC1711">#<span>ifdef</span> _TARGET_ARM64_</td>
      </tr>
      <tr>
        <td id="L1712" data-line-number="1712"></td>
        <td id="LC1712">    <span>return</span> RBM_ARG_RET_BUFF;</td>
      </tr>
      <tr>
        <td id="L1713" data-line-number="1713"></td>
        <td id="LC1713">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L1714" data-line-number="1714"></td>
        <td id="LC1714">    <span>return</span> <span>0</span>;</td>
      </tr>
      <tr>
        <td id="L1715" data-line-number="1715"></td>
        <td id="LC1715">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L1716" data-line-number="1716"></td>
        <td id="LC1716">}</td>
      </tr>
      <tr>
        <td id="L1717" data-line-number="1717"></td>
        <td id="LC1717">
</td>
      </tr>
      <tr>
        <td id="L1718" data-line-number="1718"></td>
        <td id="LC1718"><span><span>//</span>-------------------------------------------------------------------------------------------</span></td>
      </tr>
      <tr>
        <td id="L1719" data-line-number="1719"></td>
        <td id="LC1719"><span><span>//</span> theFixedRetBuffArgNum:</span></td>
      </tr>
      <tr>
        <td id="L1720" data-line-number="1720"></td>
        <td id="LC1720"><span><span>//</span>     Returns the argNum to use for the fixed return buffer</span></td>
      </tr>
      <tr>
        <td id="L1721" data-line-number="1721"></td>
        <td id="LC1721"><span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L1722" data-line-number="1722"></td>
        <td id="LC1722"><span>inline</span> <span>unsigned</span> <span>theFixedRetBuffArgNum</span>()</td>
      </tr>
      <tr>
        <td id="L1723" data-line-number="1723"></td>
        <td id="LC1723">{</td>
      </tr>
      <tr>
        <td id="L1724" data-line-number="1724"></td>
        <td id="LC1724">    <span>assert</span>(<span>hasFixedRetBuffReg</span>()); <span><span>//</span> This predicate should be checked before calling this method</span></td>
      </tr>
      <tr>
        <td id="L1725" data-line-number="1725"></td>
        <td id="LC1725">#<span>ifdef</span> _TARGET_ARM64_</td>
      </tr>
      <tr>
        <td id="L1726" data-line-number="1726"></td>
        <td id="LC1726">    <span>return</span> RET_BUFF_ARGNUM;</td>
      </tr>
      <tr>
        <td id="L1727" data-line-number="1727"></td>
        <td id="LC1727">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L1728" data-line-number="1728"></td>
        <td id="LC1728">    <span>return</span> BAD_VAR_NUM;</td>
      </tr>
      <tr>
        <td id="L1729" data-line-number="1729"></td>
        <td id="LC1729">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L1730" data-line-number="1730"></td>
        <td id="LC1730">}</td>
      </tr>
      <tr>
        <td id="L1731" data-line-number="1731"></td>
        <td id="LC1731">
</td>
      </tr>
      <tr>
        <td id="L1732" data-line-number="1732"></td>
        <td id="LC1732"><span><span>//</span>-------------------------------------------------------------------------------------------</span></td>
      </tr>
      <tr>
        <td id="L1733" data-line-number="1733"></td>
        <td id="LC1733"><span><span>//</span> fullIntArgRegMask:</span></td>
      </tr>
      <tr>
        <td id="L1734" data-line-number="1734"></td>
        <td id="LC1734"><span><span>//</span>     Returns the full mask of all possible integer registers</span></td>
      </tr>
      <tr>
        <td id="L1735" data-line-number="1735"></td>
        <td id="LC1735"><span><span>//</span>     Note this includes the fixed return buffer register on Arm64</span></td>
      </tr>
      <tr>
        <td id="L1736" data-line-number="1736"></td>
        <td id="LC1736"><span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L1737" data-line-number="1737"></td>
        <td id="LC1737"><span>inline</span> regMaskTP <span>fullIntArgRegMask</span>()</td>
      </tr>
      <tr>
        <td id="L1738" data-line-number="1738"></td>
        <td id="LC1738">{</td>
      </tr>
      <tr>
        <td id="L1739" data-line-number="1739"></td>
        <td id="LC1739">    <span>if</span> (<span>hasFixedRetBuffReg</span>())</td>
      </tr>
      <tr>
        <td id="L1740" data-line-number="1740"></td>
        <td id="LC1740">    {</td>
      </tr>
      <tr>
        <td id="L1741" data-line-number="1741"></td>
        <td id="LC1741">        <span>return</span> RBM_ARG_REGS | <span>theFixedRetBuffMask</span>();</td>
      </tr>
      <tr>
        <td id="L1742" data-line-number="1742"></td>
        <td id="LC1742">    }</td>
      </tr>
      <tr>
        <td id="L1743" data-line-number="1743"></td>
        <td id="LC1743">    <span>else</span></td>
      </tr>
      <tr>
        <td id="L1744" data-line-number="1744"></td>
        <td id="LC1744">    {</td>
      </tr>
      <tr>
        <td id="L1745" data-line-number="1745"></td>
        <td id="LC1745">        <span>return</span> RBM_ARG_REGS;</td>
      </tr>
      <tr>
        <td id="L1746" data-line-number="1746"></td>
        <td id="LC1746">    }</td>
      </tr>
      <tr>
        <td id="L1747" data-line-number="1747"></td>
        <td id="LC1747">}</td>
      </tr>
      <tr>
        <td id="L1748" data-line-number="1748"></td>
        <td id="LC1748">
</td>
      </tr>
      <tr>
        <td id="L1749" data-line-number="1749"></td>
        <td id="LC1749"><span><span>//</span>-------------------------------------------------------------------------------------------</span></td>
      </tr>
      <tr>
        <td id="L1750" data-line-number="1750"></td>
        <td id="LC1750"><span><span>//</span> isValidIntArgReg:</span></td>
      </tr>
      <tr>
        <td id="L1751" data-line-number="1751"></td>
        <td id="LC1751"><span><span>//</span>     Returns true if the register is a valid integer argument register</span></td>
      </tr>
      <tr>
        <td id="L1752" data-line-number="1752"></td>
        <td id="LC1752"><span><span>//</span>     Note this method also returns true on Arm64 when 'reg' is the RetBuff register</span></td>
      </tr>
      <tr>
        <td id="L1753" data-line-number="1753"></td>
        <td id="LC1753"><span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L1754" data-line-number="1754"></td>
        <td id="LC1754"><span>inline</span> <span>bool</span> <span>isValidIntArgReg</span>(regNumber reg)</td>
      </tr>
      <tr>
        <td id="L1755" data-line-number="1755"></td>
        <td id="LC1755">{</td>
      </tr>
      <tr>
        <td id="L1756" data-line-number="1756"></td>
        <td id="LC1756">    <span>return</span> (<span>genRegMask</span>(reg) &amp; <span>fullIntArgRegMask</span>()) != <span>0</span>;</td>
      </tr>
      <tr>
        <td id="L1757" data-line-number="1757"></td>
        <td id="LC1757">}</td>
      </tr>
      <tr>
        <td id="L1758" data-line-number="1758"></td>
        <td id="LC1758">
</td>
      </tr>
      <tr>
        <td id="L1759" data-line-number="1759"></td>
        <td id="LC1759"><span><span>//</span>-------------------------------------------------------------------------------------------</span></td>
      </tr>
      <tr>
        <td id="L1760" data-line-number="1760"></td>
        <td id="LC1760"><span><span>//</span> genRegArgNext:</span></td>
      </tr>
      <tr>
        <td id="L1761" data-line-number="1761"></td>
        <td id="LC1761"><span><span>//</span>     Given a register that is an integer or floating point argument register</span></td>
      </tr>
      <tr>
        <td id="L1762" data-line-number="1762"></td>
        <td id="LC1762"><span><span>//</span>     returns the next argument register</span></td>
      </tr>
      <tr>
        <td id="L1763" data-line-number="1763"></td>
        <td id="LC1763"><span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L1764" data-line-number="1764"></td>
        <td id="LC1764">regNumber <span>genRegArgNext</span>(regNumber argReg);</td>
      </tr>
      <tr>
        <td id="L1765" data-line-number="1765"></td>
        <td id="LC1765">
</td>
      </tr>
      <tr>
        <td id="L1766" data-line-number="1766"></td>
        <td id="LC1766"><span><span>//</span>-------------------------------------------------------------------------------------------</span></td>
      </tr>
      <tr>
        <td id="L1767" data-line-number="1767"></td>
        <td id="LC1767"><span><span>//</span> isValidFloatArgReg:</span></td>
      </tr>
      <tr>
        <td id="L1768" data-line-number="1768"></td>
        <td id="LC1768"><span><span>//</span>     Returns true if the register is a valid floating-point argument register</span></td>
      </tr>
      <tr>
        <td id="L1769" data-line-number="1769"></td>
        <td id="LC1769"><span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L1770" data-line-number="1770"></td>
        <td id="LC1770"><span>inline</span> <span>bool</span> <span>isValidFloatArgReg</span>(regNumber reg)</td>
      </tr>
      <tr>
        <td id="L1771" data-line-number="1771"></td>
        <td id="LC1771">{</td>
      </tr>
      <tr>
        <td id="L1772" data-line-number="1772"></td>
        <td id="LC1772">    <span>if</span> (reg == REG_NA)</td>
      </tr>
      <tr>
        <td id="L1773" data-line-number="1773"></td>
        <td id="LC1773">    {</td>
      </tr>
      <tr>
        <td id="L1774" data-line-number="1774"></td>
        <td id="LC1774">        <span>return</span> <span>false</span>;</td>
      </tr>
      <tr>
        <td id="L1775" data-line-number="1775"></td>
        <td id="LC1775">    }</td>
      </tr>
      <tr>
        <td id="L1776" data-line-number="1776"></td>
        <td id="LC1776">    <span>else</span></td>
      </tr>
      <tr>
        <td id="L1777" data-line-number="1777"></td>
        <td id="LC1777">    {</td>
      </tr>
      <tr>
        <td id="L1778" data-line-number="1778"></td>
        <td id="LC1778">        <span>return</span> (reg &gt;= FIRST_FP_ARGREG) &amp;&amp; (reg &lt;= LAST_FP_ARGREG);</td>
      </tr>
      <tr>
        <td id="L1779" data-line-number="1779"></td>
        <td id="LC1779">    }</td>
      </tr>
      <tr>
        <td id="L1780" data-line-number="1780"></td>
        <td id="LC1780">}</td>
      </tr>
      <tr>
        <td id="L1781" data-line-number="1781"></td>
        <td id="LC1781">
</td>
      </tr>
      <tr>
        <td id="L1782" data-line-number="1782"></td>
        <td id="LC1782"><span><span>/*</span>****************************************************************************</span></td>
      </tr>
      <tr>
        <td id="L1783" data-line-number="1783"></td>
        <td id="LC1783"><span> *</span></td>
      </tr>
      <tr>
        <td id="L1784" data-line-number="1784"></td>
        <td id="LC1784"><span> *  Can the register hold the argument type?</span></td>
      </tr>
      <tr>
        <td id="L1785" data-line-number="1785"></td>
        <td id="LC1785"><span> <span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L1786" data-line-number="1786"></td>
        <td id="LC1786">
</td>
      </tr>
      <tr>
        <td id="L1787" data-line-number="1787"></td>
        <td id="LC1787">#<span>ifdef</span> _TARGET_ARM_</td>
      </tr>
      <tr>
        <td id="L1788" data-line-number="1788"></td>
        <td id="LC1788"><span>inline</span> <span>bool</span> <span>floatRegCanHoldType</span>(regNumber reg, var_types type)</td>
      </tr>
      <tr>
        <td id="L1789" data-line-number="1789"></td>
        <td id="LC1789">{</td>
      </tr>
      <tr>
        <td id="L1790" data-line-number="1790"></td>
        <td id="LC1790">    <span>assert</span>(<span>genIsValidFloatReg</span>(reg));</td>
      </tr>
      <tr>
        <td id="L1791" data-line-number="1791"></td>
        <td id="LC1791">    <span>if</span> (type == TYP_DOUBLE)</td>
      </tr>
      <tr>
        <td id="L1792" data-line-number="1792"></td>
        <td id="LC1792">    {</td>
      </tr>
      <tr>
        <td id="L1793" data-line-number="1793"></td>
        <td id="LC1793">        <span>return</span> ((reg - REG_F0) % <span>2</span>) == <span>0</span>;</td>
      </tr>
      <tr>
        <td id="L1794" data-line-number="1794"></td>
        <td id="LC1794">    }</td>
      </tr>
      <tr>
        <td id="L1795" data-line-number="1795"></td>
        <td id="LC1795">    <span>else</span></td>
      </tr>
      <tr>
        <td id="L1796" data-line-number="1796"></td>
        <td id="LC1796">    {</td>
      </tr>
      <tr>
        <td id="L1797" data-line-number="1797"></td>
        <td id="LC1797">        <span><span>//</span> Can be TYP_STRUCT for HFA. It's not clear that's correct; what about</span></td>
      </tr>
      <tr>
        <td id="L1798" data-line-number="1798"></td>
        <td id="LC1798">        <span><span>//</span> HFA of double? We wouldn't be asserting the right alignment, and</span></td>
      </tr>
      <tr>
        <td id="L1799" data-line-number="1799"></td>
        <td id="LC1799">        <span><span>//</span> callers like genRegMaskFloat() wouldn't be generating the right mask.</span></td>
      </tr>
      <tr>
        <td id="L1800" data-line-number="1800"></td>
        <td id="LC1800">
</td>
      </tr>
      <tr>
        <td id="L1801" data-line-number="1801"></td>
        <td id="LC1801">        <span>assert</span>((type == TYP_FLOAT) || (type == TYP_STRUCT));</td>
      </tr>
      <tr>
        <td id="L1802" data-line-number="1802"></td>
        <td id="LC1802">        <span>return</span> <span>true</span>;</td>
      </tr>
      <tr>
        <td id="L1803" data-line-number="1803"></td>
        <td id="LC1803">    }</td>
      </tr>
      <tr>
        <td id="L1804" data-line-number="1804"></td>
        <td id="LC1804">}</td>
      </tr>
      <tr>
        <td id="L1805" data-line-number="1805"></td>
        <td id="LC1805">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L1806" data-line-number="1806"></td>
        <td id="LC1806"><span><span>//</span> AMD64: xmm registers can hold any float type</span></td>
      </tr>
      <tr>
        <td id="L1807" data-line-number="1807"></td>
        <td id="LC1807"><span><span>//</span> x86: FP stack can hold any float type</span></td>
      </tr>
      <tr>
        <td id="L1808" data-line-number="1808"></td>
        <td id="LC1808"><span><span>//</span> ARM64: Floating-point/SIMD registers can hold any type.</span></td>
      </tr>
      <tr>
        <td id="L1809" data-line-number="1809"></td>
        <td id="LC1809"><span>inline</span> <span>bool</span> <span>floatRegCanHoldType</span>(regNumber reg, var_types type)</td>
      </tr>
      <tr>
        <td id="L1810" data-line-number="1810"></td>
        <td id="LC1810">{</td>
      </tr>
      <tr>
        <td id="L1811" data-line-number="1811"></td>
        <td id="LC1811">    <span>return</span> <span>true</span>;</td>
      </tr>
      <tr>
        <td id="L1812" data-line-number="1812"></td>
        <td id="LC1812">}</td>
      </tr>
      <tr>
        <td id="L1813" data-line-number="1813"></td>
        <td id="LC1813">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L1814" data-line-number="1814"></td>
        <td id="LC1814">
</td>
      </tr>
      <tr>
        <td id="L1815" data-line-number="1815"></td>
        <td id="LC1815"><span><span>/*</span>****************************************************************************</span></td>
      </tr>
      <tr>
        <td id="L1816" data-line-number="1816"></td>
        <td id="LC1816"><span> *</span></td>
      </tr>
      <tr>
        <td id="L1817" data-line-number="1817"></td>
        <td id="LC1817"><span> *  Map a register number to a register mask.</span></td>
      </tr>
      <tr>
        <td id="L1818" data-line-number="1818"></td>
        <td id="LC1818"><span> <span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L1819" data-line-number="1819"></td>
        <td id="LC1819">
</td>
      </tr>
      <tr>
        <td id="L1820" data-line-number="1820"></td>
        <td id="LC1820"><span>extern</span> <span>const</span> regMaskSmall regMasks[REG_COUNT];</td>
      </tr>
      <tr>
        <td id="L1821" data-line-number="1821"></td>
        <td id="LC1821">
</td>
      </tr>
      <tr>
        <td id="L1822" data-line-number="1822"></td>
        <td id="LC1822"><span>inline</span> regMaskTP <span>genRegMask</span>(regNumber reg)</td>
      </tr>
      <tr>
        <td id="L1823" data-line-number="1823"></td>
        <td id="LC1823">{</td>
      </tr>
      <tr>
        <td id="L1824" data-line-number="1824"></td>
        <td id="LC1824">    <span>assert</span>((<span>unsigned</span>)reg &lt; <span>ArrLen</span>(regMasks));</td>
      </tr>
      <tr>
        <td id="L1825" data-line-number="1825"></td>
        <td id="LC1825">#<span>ifdef</span> _TARGET_AMD64_</td>
      </tr>
      <tr>
        <td id="L1826" data-line-number="1826"></td>
        <td id="LC1826">    <span><span>//</span> shift is faster than a L1 hit on modern x86</span></td>
      </tr>
      <tr>
        <td id="L1827" data-line-number="1827"></td>
        <td id="LC1827">    <span><span>//</span> (L1 latency on sandy bridge is 4 cycles for [base] and 5 for [base + index*c] )</span></td>
      </tr>
      <tr>
        <td id="L1828" data-line-number="1828"></td>
        <td id="LC1828">    <span><span>//</span> the reason this is AMD-only is because the x86 BE will try to get reg masks for REG_STK</span></td>
      </tr>
      <tr>
        <td id="L1829" data-line-number="1829"></td>
        <td id="LC1829">    <span><span>//</span> and the result needs to be zero.</span></td>
      </tr>
      <tr>
        <td id="L1830" data-line-number="1830"></td>
        <td id="LC1830">    regMaskTP result = <span>1</span> &lt;&lt; reg;</td>
      </tr>
      <tr>
        <td id="L1831" data-line-number="1831"></td>
        <td id="LC1831">    <span>assert</span>(result == regMasks[reg]);</td>
      </tr>
      <tr>
        <td id="L1832" data-line-number="1832"></td>
        <td id="LC1832">    <span>return</span> result;</td>
      </tr>
      <tr>
        <td id="L1833" data-line-number="1833"></td>
        <td id="LC1833">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L1834" data-line-number="1834"></td>
        <td id="LC1834">    <span>return</span> regMasks[reg];</td>
      </tr>
      <tr>
        <td id="L1835" data-line-number="1835"></td>
        <td id="LC1835">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L1836" data-line-number="1836"></td>
        <td id="LC1836">}</td>
      </tr>
      <tr>
        <td id="L1837" data-line-number="1837"></td>
        <td id="LC1837">
</td>
      </tr>
      <tr>
        <td id="L1838" data-line-number="1838"></td>
        <td id="LC1838"><span><span>/*</span>****************************************************************************</span></td>
      </tr>
      <tr>
        <td id="L1839" data-line-number="1839"></td>
        <td id="LC1839"><span> *</span></td>
      </tr>
      <tr>
        <td id="L1840" data-line-number="1840"></td>
        <td id="LC1840"><span> *  Map a register number to a floating-point register mask.</span></td>
      </tr>
      <tr>
        <td id="L1841" data-line-number="1841"></td>
        <td id="LC1841"><span> <span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L1842" data-line-number="1842"></td>
        <td id="LC1842">
</td>
      </tr>
      <tr>
        <td id="L1843" data-line-number="1843"></td>
        <td id="LC1843"><span>inline</span> regMaskTP <span>genRegMaskFloat</span>(regNumber reg, var_types type <span><span>/*</span> = TYP_DOUBLE <span>*/</span></span>)</td>
      </tr>
      <tr>
        <td id="L1844" data-line-number="1844"></td>
        <td id="LC1844">{</td>
      </tr>
      <tr>
        <td id="L1845" data-line-number="1845"></td>
        <td id="LC1845">#<span>if</span> defined(_TARGET_AMD64_) || defined(_TARGET_ARM64_) || defined(_TARGET_X86_)</td>
      </tr>
      <tr>
        <td id="L1846" data-line-number="1846"></td>
        <td id="LC1846">    <span>assert</span>(<span>genIsValidFloatReg</span>(reg));</td>
      </tr>
      <tr>
        <td id="L1847" data-line-number="1847"></td>
        <td id="LC1847">    <span>assert</span>((<span>unsigned</span>)reg &lt; <span>ArrLen</span>(regMasks));</td>
      </tr>
      <tr>
        <td id="L1848" data-line-number="1848"></td>
        <td id="LC1848">    <span>return</span> regMasks[reg];</td>
      </tr>
      <tr>
        <td id="L1849" data-line-number="1849"></td>
        <td id="LC1849">#<span>elif</span> defined(_TARGET_ARM_)</td>
      </tr>
      <tr>
        <td id="L1850" data-line-number="1850"></td>
        <td id="LC1850">    <span>assert</span>(<span>floatRegCanHoldType</span>(reg, type));</td>
      </tr>
      <tr>
        <td id="L1851" data-line-number="1851"></td>
        <td id="LC1851">    <span>assert</span>(reg &gt;= REG_F0 &amp;&amp; reg &lt;= REG_F31);</td>
      </tr>
      <tr>
        <td id="L1852" data-line-number="1852"></td>
        <td id="LC1852">
</td>
      </tr>
      <tr>
        <td id="L1853" data-line-number="1853"></td>
        <td id="LC1853">    <span>if</span> (type == TYP_DOUBLE)</td>
      </tr>
      <tr>
        <td id="L1854" data-line-number="1854"></td>
        <td id="LC1854">    {</td>
      </tr>
      <tr>
        <td id="L1855" data-line-number="1855"></td>
        <td id="LC1855">        <span>return</span> regMasks[reg] | regMasks[reg + <span>1</span>];</td>
      </tr>
      <tr>
        <td id="L1856" data-line-number="1856"></td>
        <td id="LC1856">    }</td>
      </tr>
      <tr>
        <td id="L1857" data-line-number="1857"></td>
        <td id="LC1857">    <span>else</span></td>
      </tr>
      <tr>
        <td id="L1858" data-line-number="1858"></td>
        <td id="LC1858">    {</td>
      </tr>
      <tr>
        <td id="L1859" data-line-number="1859"></td>
        <td id="LC1859">        <span>return</span> regMasks[reg];</td>
      </tr>
      <tr>
        <td id="L1860" data-line-number="1860"></td>
        <td id="LC1860">    }</td>
      </tr>
      <tr>
        <td id="L1861" data-line-number="1861"></td>
        <td id="LC1861">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L1862" data-line-number="1862"></td>
        <td id="LC1862">#<span>error</span> Unsupported or unset target architecture</td>
      </tr>
      <tr>
        <td id="L1863" data-line-number="1863"></td>
        <td id="LC1863">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L1864" data-line-number="1864"></td>
        <td id="LC1864">}</td>
      </tr>
      <tr>
        <td id="L1865" data-line-number="1865"></td>
        <td id="LC1865">
</td>
      </tr>
      <tr>
        <td id="L1866" data-line-number="1866"></td>
        <td id="LC1866"><span><span>//</span>------------------------------------------------------------------------</span></td>
      </tr>
      <tr>
        <td id="L1867" data-line-number="1867"></td>
        <td id="LC1867"><span><span>//</span> genRegMask: Given a register, and its type, generate the appropriate regMask</span></td>
      </tr>
      <tr>
        <td id="L1868" data-line-number="1868"></td>
        <td id="LC1868"><span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L1869" data-line-number="1869"></td>
        <td id="LC1869"><span><span>//</span> Arguments:</span></td>
      </tr>
      <tr>
        <td id="L1870" data-line-number="1870"></td>
        <td id="LC1870"><span><span>//</span>    regNum   - the register of interest</span></td>
      </tr>
      <tr>
        <td id="L1871" data-line-number="1871"></td>
        <td id="LC1871"><span><span>//</span>    type     - the type of regNum (i.e. the type it is being used as)</span></td>
      </tr>
      <tr>
        <td id="L1872" data-line-number="1872"></td>
        <td id="LC1872"><span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L1873" data-line-number="1873"></td>
        <td id="LC1873"><span><span>//</span> Return Value:</span></td>
      </tr>
      <tr>
        <td id="L1874" data-line-number="1874"></td>
        <td id="LC1874"><span><span>//</span>    This will usually return the same value as genRegMask(regNum), but</span></td>
      </tr>
      <tr>
        <td id="L1875" data-line-number="1875"></td>
        <td id="LC1875"><span><span>//</span>    on architectures where multiple registers are used for certain types</span></td>
      </tr>
      <tr>
        <td id="L1876" data-line-number="1876"></td>
        <td id="LC1876"><span><span>//</span>    (e.g. TYP_DOUBLE on ARM), it will return a regMask that includes</span></td>
      </tr>
      <tr>
        <td id="L1877" data-line-number="1877"></td>
        <td id="LC1877"><span><span>//</span>    all the registers.</span></td>
      </tr>
      <tr>
        <td id="L1878" data-line-number="1878"></td>
        <td id="LC1878"><span><span>//</span>    Registers that are used in pairs, but separately named (e.g. TYP_LONG</span></td>
      </tr>
      <tr>
        <td id="L1879" data-line-number="1879"></td>
        <td id="LC1879"><span><span>//</span>    on ARM) will return just the regMask for the given register.</span></td>
      </tr>
      <tr>
        <td id="L1880" data-line-number="1880"></td>
        <td id="LC1880"><span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L1881" data-line-number="1881"></td>
        <td id="LC1881"><span><span>//</span> Assumptions:</span></td>
      </tr>
      <tr>
        <td id="L1882" data-line-number="1882"></td>
        <td id="LC1882"><span><span>//</span>    For registers that are used in pairs, the caller will be handling</span></td>
      </tr>
      <tr>
        <td id="L1883" data-line-number="1883"></td>
        <td id="LC1883"><span><span>//</span>    each member of the pair separately.</span></td>
      </tr>
      <tr>
        <td id="L1884" data-line-number="1884"></td>
        <td id="LC1884"><span><span>//</span></span></td>
      </tr>
      <tr>
        <td id="L1885" data-line-number="1885"></td>
        <td id="LC1885"><span>inline</span> regMaskTP <span>genRegMask</span>(regNumber regNum, var_types type)</td>
      </tr>
      <tr>
        <td id="L1886" data-line-number="1886"></td>
        <td id="LC1886">{</td>
      </tr>
      <tr>
        <td id="L1887" data-line-number="1887"></td>
        <td id="LC1887">#<span>ifndef</span> _TARGET_ARM_</td>
      </tr>
      <tr>
        <td id="L1888" data-line-number="1888"></td>
        <td id="LC1888">    <span>return</span> <span>genRegMask</span>(regNum);</td>
      </tr>
      <tr>
        <td id="L1889" data-line-number="1889"></td>
        <td id="LC1889">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L1890" data-line-number="1890"></td>
        <td id="LC1890">    regMaskTP regMask = RBM_NONE;</td>
      </tr>
      <tr>
        <td id="L1891" data-line-number="1891"></td>
        <td id="LC1891">
</td>
      </tr>
      <tr>
        <td id="L1892" data-line-number="1892"></td>
        <td id="LC1892">    <span>if</span> (<span>varTypeIsFloating</span>(type))</td>
      </tr>
      <tr>
        <td id="L1893" data-line-number="1893"></td>
        <td id="LC1893">    {</td>
      </tr>
      <tr>
        <td id="L1894" data-line-number="1894"></td>
        <td id="LC1894">        regMask = <span>genRegMaskFloat</span>(regNum, type);</td>
      </tr>
      <tr>
        <td id="L1895" data-line-number="1895"></td>
        <td id="LC1895">    }</td>
      </tr>
      <tr>
        <td id="L1896" data-line-number="1896"></td>
        <td id="LC1896">    <span>else</span></td>
      </tr>
      <tr>
        <td id="L1897" data-line-number="1897"></td>
        <td id="LC1897">    {</td>
      </tr>
      <tr>
        <td id="L1898" data-line-number="1898"></td>
        <td id="LC1898">        regMask = <span>genRegMask</span>(regNum);</td>
      </tr>
      <tr>
        <td id="L1899" data-line-number="1899"></td>
        <td id="LC1899">    }</td>
      </tr>
      <tr>
        <td id="L1900" data-line-number="1900"></td>
        <td id="LC1900">    <span>return</span> regMask;</td>
      </tr>
      <tr>
        <td id="L1901" data-line-number="1901"></td>
        <td id="LC1901">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L1902" data-line-number="1902"></td>
        <td id="LC1902">}</td>
      </tr>
      <tr>
        <td id="L1903" data-line-number="1903"></td>
        <td id="LC1903">
</td>
      </tr>
      <tr>
        <td id="L1904" data-line-number="1904"></td>
        <td id="LC1904"><span><span>/*</span>****************************************************************************</span></td>
      </tr>
      <tr>
        <td id="L1905" data-line-number="1905"></td>
        <td id="LC1905"><span> *</span></td>
      </tr>
      <tr>
        <td id="L1906" data-line-number="1906"></td>
        <td id="LC1906"><span> *  These arrays list the callee-saved register numbers (and bitmaps, respectively) for</span></td>
      </tr>
      <tr>
        <td id="L1907" data-line-number="1907"></td>
        <td id="LC1907"><span> *  the current architecture.</span></td>
      </tr>
      <tr>
        <td id="L1908" data-line-number="1908"></td>
        <td id="LC1908"><span> <span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L1909" data-line-number="1909"></td>
        <td id="LC1909"><span>extern</span> <span>const</span> regNumber raRegCalleeSaveOrder[CNT_CALLEE_SAVED];</td>
      </tr>
      <tr>
        <td id="L1910" data-line-number="1910"></td>
        <td id="LC1910"><span>extern</span> <span>const</span> regMaskTP raRbmCalleeSaveOrder[CNT_CALLEE_SAVED];</td>
      </tr>
      <tr>
        <td id="L1911" data-line-number="1911"></td>
        <td id="LC1911">
</td>
      </tr>
      <tr>
        <td id="L1912" data-line-number="1912"></td>
        <td id="LC1912"><span><span>//</span> This method takes a "compact" bitset of the callee-saved registers, and "expands" it to a full register mask.</span></td>
      </tr>
      <tr>
        <td id="L1913" data-line-number="1913"></td>
        <td id="LC1913">regMaskSmall <span>genRegMaskFromCalleeSavedMask</span>(<span>unsigned</span> <span>short</span>);</td>
      </tr>
      <tr>
        <td id="L1914" data-line-number="1914"></td>
        <td id="LC1914">
</td>
      </tr>
      <tr>
        <td id="L1915" data-line-number="1915"></td>
        <td id="LC1915"><span><span>/*</span>****************************************************************************</span></td>
      </tr>
      <tr>
        <td id="L1916" data-line-number="1916"></td>
        <td id="LC1916"><span> *</span></td>
      </tr>
      <tr>
        <td id="L1917" data-line-number="1917"></td>
        <td id="LC1917"><span> *  Assumes that "reg" is of the given "type". Return the next unused reg number after "reg"</span></td>
      </tr>
      <tr>
        <td id="L1918" data-line-number="1918"></td>
        <td id="LC1918"><span> *  of this type, else REG_NA if there are no more.</span></td>
      </tr>
      <tr>
        <td id="L1919" data-line-number="1919"></td>
        <td id="LC1919"><span> <span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L1920" data-line-number="1920"></td>
        <td id="LC1920">
</td>
      </tr>
      <tr>
        <td id="L1921" data-line-number="1921"></td>
        <td id="LC1921"><span>inline</span> regNumber <span>regNextOfType</span>(regNumber reg, var_types type)</td>
      </tr>
      <tr>
        <td id="L1922" data-line-number="1922"></td>
        <td id="LC1922">{</td>
      </tr>
      <tr>
        <td id="L1923" data-line-number="1923"></td>
        <td id="LC1923">    regNumber regReturn;</td>
      </tr>
      <tr>
        <td id="L1924" data-line-number="1924"></td>
        <td id="LC1924">
</td>
      </tr>
      <tr>
        <td id="L1925" data-line-number="1925"></td>
        <td id="LC1925">#<span>ifdef</span> _TARGET_ARM_</td>
      </tr>
      <tr>
        <td id="L1926" data-line-number="1926"></td>
        <td id="LC1926">    <span>if</span> (type == TYP_DOUBLE)</td>
      </tr>
      <tr>
        <td id="L1927" data-line-number="1927"></td>
        <td id="LC1927">    {</td>
      </tr>
      <tr>
        <td id="L1928" data-line-number="1928"></td>
        <td id="LC1928">        <span><span>//</span> Skip odd FP registers for double-precision types</span></td>
      </tr>
      <tr>
        <td id="L1929" data-line-number="1929"></td>
        <td id="LC1929">        <span>assert</span>(<span>floatRegCanHoldType</span>(reg, type));</td>
      </tr>
      <tr>
        <td id="L1930" data-line-number="1930"></td>
        <td id="LC1930">        regReturn = <span>regNumber</span>(reg + <span>2</span>);</td>
      </tr>
      <tr>
        <td id="L1931" data-line-number="1931"></td>
        <td id="LC1931">    }</td>
      </tr>
      <tr>
        <td id="L1932" data-line-number="1932"></td>
        <td id="LC1932">    <span>else</span></td>
      </tr>
      <tr>
        <td id="L1933" data-line-number="1933"></td>
        <td id="LC1933">    {</td>
      </tr>
      <tr>
        <td id="L1934" data-line-number="1934"></td>
        <td id="LC1934">        regReturn = <span>REG_NEXT</span>(reg);</td>
      </tr>
      <tr>
        <td id="L1935" data-line-number="1935"></td>
        <td id="LC1935">    }</td>
      </tr>
      <tr>
        <td id="L1936" data-line-number="1936"></td>
        <td id="LC1936">#<span>else</span> <span><span>//</span> _TARGET_ARM_</span></td>
      </tr>
      <tr>
        <td id="L1937" data-line-number="1937"></td>
        <td id="LC1937">    regReturn = <span>REG_NEXT</span>(reg);</td>
      </tr>
      <tr>
        <td id="L1938" data-line-number="1938"></td>
        <td id="LC1938">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L1939" data-line-number="1939"></td>
        <td id="LC1939">
</td>
      </tr>
      <tr>
        <td id="L1940" data-line-number="1940"></td>
        <td id="LC1940">    <span>if</span> (<span>varTypeIsFloating</span>(type))</td>
      </tr>
      <tr>
        <td id="L1941" data-line-number="1941"></td>
        <td id="LC1941">    {</td>
      </tr>
      <tr>
        <td id="L1942" data-line-number="1942"></td>
        <td id="LC1942">        <span>if</span> (regReturn &gt; REG_FP_LAST)</td>
      </tr>
      <tr>
        <td id="L1943" data-line-number="1943"></td>
        <td id="LC1943">        {</td>
      </tr>
      <tr>
        <td id="L1944" data-line-number="1944"></td>
        <td id="LC1944">            regReturn = REG_NA;</td>
      </tr>
      <tr>
        <td id="L1945" data-line-number="1945"></td>
        <td id="LC1945">        }</td>
      </tr>
      <tr>
        <td id="L1946" data-line-number="1946"></td>
        <td id="LC1946">    }</td>
      </tr>
      <tr>
        <td id="L1947" data-line-number="1947"></td>
        <td id="LC1947">    <span>else</span></td>
      </tr>
      <tr>
        <td id="L1948" data-line-number="1948"></td>
        <td id="LC1948">    {</td>
      </tr>
      <tr>
        <td id="L1949" data-line-number="1949"></td>
        <td id="LC1949">        <span>if</span> (regReturn &gt; REG_INT_LAST)</td>
      </tr>
      <tr>
        <td id="L1950" data-line-number="1950"></td>
        <td id="LC1950">        {</td>
      </tr>
      <tr>
        <td id="L1951" data-line-number="1951"></td>
        <td id="LC1951">            regReturn = REG_NA;</td>
      </tr>
      <tr>
        <td id="L1952" data-line-number="1952"></td>
        <td id="LC1952">        }</td>
      </tr>
      <tr>
        <td id="L1953" data-line-number="1953"></td>
        <td id="LC1953">    }</td>
      </tr>
      <tr>
        <td id="L1954" data-line-number="1954"></td>
        <td id="LC1954">
</td>
      </tr>
      <tr>
        <td id="L1955" data-line-number="1955"></td>
        <td id="LC1955">    <span>return</span> regReturn;</td>
      </tr>
      <tr>
        <td id="L1956" data-line-number="1956"></td>
        <td id="LC1956">}</td>
      </tr>
      <tr>
        <td id="L1957" data-line-number="1957"></td>
        <td id="LC1957">
</td>
      </tr>
      <tr>
        <td id="L1958" data-line-number="1958"></td>
        <td id="LC1958"><span><span>/*</span>****************************************************************************</span></td>
      </tr>
      <tr>
        <td id="L1959" data-line-number="1959"></td>
        <td id="LC1959"><span> *</span></td>
      </tr>
      <tr>
        <td id="L1960" data-line-number="1960"></td>
        <td id="LC1960"><span> *  Type checks</span></td>
      </tr>
      <tr>
        <td id="L1961" data-line-number="1961"></td>
        <td id="LC1961"><span> <span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L1962" data-line-number="1962"></td>
        <td id="LC1962">
</td>
      </tr>
      <tr>
        <td id="L1963" data-line-number="1963"></td>
        <td id="LC1963"><span>inline</span> <span>bool</span> <span>isFloatRegType</span>(var_types type)</td>
      </tr>
      <tr>
        <td id="L1964" data-line-number="1964"></td>
        <td id="LC1964">{</td>
      </tr>
      <tr>
        <td id="L1965" data-line-number="1965"></td>
        <td id="LC1965">#<span>if</span> CPU_HAS_FP_SUPPORT</td>
      </tr>
      <tr>
        <td id="L1966" data-line-number="1966"></td>
        <td id="LC1966">    <span>return</span> <span>varTypeUsesFloatReg</span>(type);</td>
      </tr>
      <tr>
        <td id="L1967" data-line-number="1967"></td>
        <td id="LC1967">#<span>else</span></td>
      </tr>
      <tr>
        <td id="L1968" data-line-number="1968"></td>
        <td id="LC1968">    <span>return</span> <span>false</span>;</td>
      </tr>
      <tr>
        <td id="L1969" data-line-number="1969"></td>
        <td id="LC1969">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L1970" data-line-number="1970"></td>
        <td id="LC1970">}</td>
      </tr>
      <tr>
        <td id="L1971" data-line-number="1971"></td>
        <td id="LC1971">
</td>
      </tr>
      <tr>
        <td id="L1972" data-line-number="1972"></td>
        <td id="LC1972"><span><span>//</span> If the WINDOWS_AMD64_ABI is defined make sure that _TARGET_AMD64_ is also defined.</span></td>
      </tr>
      <tr>
        <td id="L1973" data-line-number="1973"></td>
        <td id="LC1973">#<span>if</span> defined(WINDOWS_AMD64_ABI)</td>
      </tr>
      <tr>
        <td id="L1974" data-line-number="1974"></td>
        <td id="LC1974">#<span>if</span> !defined(_TARGET_AMD64_)</td>
      </tr>
      <tr>
        <td id="L1975" data-line-number="1975"></td>
        <td id="LC1975">#<span>error</span> When WINDOWS_AMD64_ABI is defined you must define _TARGET_AMD64_ defined as well.</td>
      </tr>
      <tr>
        <td id="L1976" data-line-number="1976"></td>
        <td id="LC1976">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L1977" data-line-number="1977"></td>
        <td id="LC1977">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L1978" data-line-number="1978"></td>
        <td id="LC1978">
</td>
      </tr>
      <tr>
        <td id="L1979" data-line-number="1979"></td>
        <td id="LC1979"><span><span>/*</span>***************************************************************************<span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L1980" data-line-number="1980"></td>
        <td id="LC1980"><span><span>//</span> Some sanity checks on some of the register masks</span></td>
      </tr>
      <tr>
        <td id="L1981" data-line-number="1981"></td>
        <td id="LC1981"><span><span>//</span> Stack pointer is never part of RBM_ALLINT</span></td>
      </tr>
      <tr>
        <td id="L1982" data-line-number="1982"></td>
        <td id="LC1982"><span>C_ASSERT</span>((RBM_ALLINT &amp; RBM_SPBASE) == RBM_NONE);</td>
      </tr>
      <tr>
        <td id="L1983" data-line-number="1983"></td>
        <td id="LC1983"><span>C_ASSERT</span>((RBM_INT_CALLEE_SAVED &amp; RBM_SPBASE) == RBM_NONE);</td>
      </tr>
      <tr>
        <td id="L1984" data-line-number="1984"></td>
        <td id="LC1984">
</td>
      </tr>
      <tr>
        <td id="L1985" data-line-number="1985"></td>
        <td id="LC1985">#<span>if</span> ETW_EBP_FRAMED</td>
      </tr>
      <tr>
        <td id="L1986" data-line-number="1986"></td>
        <td id="LC1986"><span><span>//</span> Frame pointer isn't either if we're supporting ETW frame chaining</span></td>
      </tr>
      <tr>
        <td id="L1987" data-line-number="1987"></td>
        <td id="LC1987"><span>C_ASSERT</span>((RBM_ALLINT &amp; RBM_FPBASE) == RBM_NONE);</td>
      </tr>
      <tr>
        <td id="L1988" data-line-number="1988"></td>
        <td id="LC1988"><span>C_ASSERT</span>((RBM_INT_CALLEE_SAVED &amp; RBM_FPBASE) == RBM_NONE);</td>
      </tr>
      <tr>
        <td id="L1989" data-line-number="1989"></td>
        <td id="LC1989">#<span>endif</span></td>
      </tr>
      <tr>
        <td id="L1990" data-line-number="1990"></td>
        <td id="LC1990"><span><span>/*</span>***************************************************************************<span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L1991" data-line-number="1991"></td>
        <td id="LC1991">
</td>
      </tr>
      <tr>
        <td id="L1992" data-line-number="1992"></td>
        <td id="LC1992">#<span>ifdef</span> _TARGET_64BIT_</td>
      </tr>
      <tr>
        <td id="L1993" data-line-number="1993"></td>
        <td id="LC1993"><span>typedef</span> <span>unsigned</span> __int64 <span>target_size_t</span>;</td>
      </tr>
      <tr>
        <td id="L1994" data-line-number="1994"></td>
        <td id="LC1994"><span>typedef</span> __int64          <span>target_ssize_t</span>;</td>
      </tr>
      <tr>
        <td id="L1995" data-line-number="1995"></td>
        <td id="LC1995">#<span>else</span>  <span><span>//</span> !_TARGET_64BIT_</span></td>
      </tr>
      <tr>
        <td id="L1996" data-line-number="1996"></td>
        <td id="LC1996"><span>typedef</span> <span>unsigned</span> <span>int</span> <span>target_size_t</span>;</td>
      </tr>
      <tr>
        <td id="L1997" data-line-number="1997"></td>
        <td id="LC1997"><span>typedef</span> <span>int</span>          <span>target_ssize_t</span>;</td>
      </tr>
      <tr>
        <td id="L1998" data-line-number="1998"></td>
        <td id="LC1998">#<span>endif</span> <span><span>//</span> !_TARGET_64BIT_</span></td>
      </tr>
      <tr>
        <td id="L1999" data-line-number="1999"></td>
        <td id="LC1999">
</td>
      </tr>
      <tr>
        <td id="L2000" data-line-number="2000"></td>
        <td id="LC2000"><span>C_ASSERT</span>(<span>sizeof</span>(<span>target_size_t</span>) == TARGET_POINTER_SIZE);</td>
      </tr>
      <tr>
        <td id="L2001" data-line-number="2001"></td>
        <td id="LC2001"><span>C_ASSERT</span>(<span>sizeof</span>(<span>target_ssize_t</span>) == TARGET_POINTER_SIZE);</td>
      </tr>
      <tr>
        <td id="L2002" data-line-number="2002"></td>
        <td id="LC2002">
</td>
      </tr>
      <tr>
        <td id="L2003" data-line-number="2003"></td>
        <td id="LC2003"><span><span>/*</span>***************************************************************************<span>*/</span></span></td>
      </tr>
      <tr>
        <td id="L2004" data-line-number="2004"></td>
        <td id="LC2004">#<span>endif</span> <span><span>//</span> _TARGET_H_</span></td>
      </tr>
      <tr>
        <td id="L2005" data-line-number="2005"></td>
        <td id="LC2005"><span><span>/*</span>***************************************************************************<span>*/</span></span></td>
      </tr>
</tbody></table>

  

  </div></div></div>
    </div>
    <footer>
        <div>created by buildstarted &copy; 2020 <a href="/about">about</a></div>
        <div>Share this page on social media: copy and paste this url https://linksfor.dev/</div>
        <div>If you prefer RSS: <a href="https://linksfor.dev/feed.xml">https://linksfor.dev/feed.xml</a></div>
        <div>Customer satisfaction guaranteed to be optional.</div>
    </footer>
    
    <script async defer>
        _dna = window._dna || {};
        _dna.siteId = "linksfor.devs";
        _dna.outlink = true;

        (function () {
            let dna = document.createElement('script');
            dna.type = 'text/javascript';
            dna.async = true;
            dna.src = '//dna.buildstarted.com/t.js';
            let s = document.getElementsByTagName('script')[0];
            s.parentNode.insertBefore(dna, s);
        })();
    </script>
    <noscript><img src="//dna.buildstarted.com/g?siteId=linksfor.devs" /></noscript>
</body>
</html>