{"files":[{"patch":"@@ -931,5 +931,0 @@\n-\n-reg_class vmask_reg_no_v0 (\n-    V30,\n-    V31\n-);\n@@ -3659,1 +3654,0 @@\n-  match(vRegMaskNoV0);\n@@ -3666,10 +3660,0 @@\n-operand vRegMaskNoV0()\n-%{\n-  constraint(ALLOC_IN_RC(vmask_reg_no_v0));\n-  match(RegVectMask);\n-  match(vRegMask);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":0,"deletions":16,"binary":false,"changes":16,"status":"modified"},{"patch":"@@ -132,1 +132,1 @@\n-    __ vsetvli(t0, x0, Assembler::e8);\n+    __ rvv_vsetvli(T_BOOLEAN, Matcher::vector_length_in_bytes(this));\n@@ -142,1 +142,1 @@\n-    __ vsetvli(t0, x0, Assembler::e8);\n+    __ rvv_vsetvli(T_BOOLEAN, Matcher::vector_length_in_bytes(this));\n@@ -154,1 +154,1 @@\n-    __ vsetvli(t0, x0, Assembler::e8);\n+    __ rvv_vsetvli(T_BOOLEAN, Matcher::vector_length_in_bytes(this));\n@@ -181,1 +181,1 @@\n-instruct vmaskcmp_masked(vRegMaskNoV0 dst, vReg src1, vReg src2, immI cond, vRegMask_V0 v0) %{\n+instruct vmaskcmp_masked(vRegMask dst, vReg src1, vReg src2, immI cond, vRegMask_V0 v0) %{\n@@ -187,0 +187,1 @@\n+  effect(TEMP_DEF dst);\n@@ -218,1 +219,1 @@\n-instruct vmaskcmp_fp_masked(vRegMaskNoV0 dst, vReg src1, vReg src2, immI cond, vRegMask_V0 v0, vReg tmp1, vReg tmp2) %{\n+instruct vmaskcmp_fp_masked(vRegMask dst, vReg src1, vReg src2, immI cond, vRegMask_V0 v0, vReg tmp1, vReg tmp2) %{\n@@ -222,1 +223,1 @@\n-  effect(TEMP tmp1, TEMP tmp2);\n+  effect(TEMP_DEF dst, TEMP tmp1, TEMP tmp2);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":7,"deletions":6,"binary":false,"changes":13,"status":"modified"}]}