// Seed: 536356832
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    input logic id_5,
    input id_6,
    input id_7,
    input id_8,
    input id_9,
    input id_10
    , id_24,
    output id_11,
    input logic id_12,
    input id_13,
    input id_14,
    input logic id_15,
    input id_16,
    output id_17,
    inout id_18#(
        .id_25(1),
        .id_26(id_15)
    ),
    output id_19,
    output logic id_20,
    output id_21,
    input id_22,
    input id_23
);
  assign id_2 = ~1;
endmodule
module module_1 (
    input id_0
);
  initial begin
    begin
      SystemTFIdentifier;
      if (id_7) id_19 = id_3;
    end
    @(id_7 or 1) SystemTFIdentifier(1);
    id_17 <= 1 * id_4;
  end
  assign id_20#(
      .id_8 (1'h0),
      .id_16(1'b0),
      .id_13(id_3),
      .id_12(1'b0)
  ) = id_12 ^ &1;
  logic id_24 = 1'b0;
endmodule
