Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Mar 09 23:33:46 2018
| Host         : DESKTOP-B9IKHQS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_control_sets_placed.rpt
| Design       : test
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              51 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------+------------------+------------------+----------------+
|        Clock Signal        | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+---------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG             | u1/eqOp__0    |                  |                1 |              1 |
|  resultS_reg[15]_i_2_n_0   |               |                  |                2 |              5 |
|  eqOp                      |               |                  |                2 |              5 |
|  resultSHFr_reg[5]_i_1_n_0 |               |                  |                3 |              6 |
|  u3/E[0]                   |               |                  |                5 |              8 |
|  clk_IBUF_BUFG             |               |                  |                7 |             27 |
+----------------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 5      |                     2 |
| 6      |                     1 |
| 8      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


