$date
	Tue Dec  9 17:13:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " a_tb $end
$var reg 1 # b_tb $end
$var reg 1 $ sel_tb $end
$scope module mux $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ sel $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#1
1#
#2
1!
0#
1"
#3
1#
#4
0!
0#
0"
1$
#5
1!
1#
#6
0!
0#
1"
#7
1!
1#
#8
