# ê¸°ë§ê³ ì‚¬

## ğŸ“Œ FPGA, ASIC, RTL ì•½ì–´

| ì•½ì–´ | ì„¤ëª…                                          |
| :--: | :-------------------------------------------- |
| FPGA | **_Field Programmable Gate Array_**           |
| ASIC | **_Application Specific Integrated Circuit_** |
| RTL  | **_Register-transfer level_**                 |

## ğŸ“Œ ì¡°í•©íšŒë¡œ ìˆœì„œíšŒë¡œ ì°¨ì´

|   íšŒë¡œ    | ì„¤ëª…                                                                                                              |
| :-------: | :---------------------------------------------------------------------------------------------------------------- |
| ì¡°í•© íšŒë¡œ | â–ª ë©”ëª¨ë¦¬(ë˜ëŠ” ìƒíƒœ)ë¥¼ í¬í•¨í•˜ì§€ ì•ŠìŒ<br>â–ª ê°™ì€ ì…ë ¥ â†’ ê°™ì€ ì¶œë ¥<br>â–ª Verilog ì„¤ê³„ ì‹œ ì‚¬ìš© ê°€ëŠ¥                     |
| ìˆœì„œ íšŒë¡œ | â–ª ë©”ëª¨ë¦¬(ë˜ëŠ” ìƒíƒœ)ë¥¼ í¬í•¨í•¨<br>â–ª ê°™ì€ ì…ë ¥ â†’ íšŒë¡œ ìƒíƒœì— ë”°ë¼ ì¶œë ¥ ë‹¬ë¼ì§ˆ ìˆ˜ ìˆìŒ<br>â–ª Verilog ì„¤ê³„ ì‹œ ì‚¬ìš© ê°€ëŠ¥ |

## ğŸ“Œ Latch Flip-flop ë™ì‘ ì´í•´í•˜ê¸°

|   ì¥ì¹˜    | ì„¤ëª…                                                                                                                                                    |
| :-------: | :------------------------------------------------------------------------------------------------------------------------------------------------------ |
|   Latch   | â–ª 1ë¹„íŠ¸ ì •ë³´ë¥¼ ì €ì¥í•˜ëŠ” ê¸°ë³¸ ë©”ëª¨ë¦¬ ì†Œì<br>â–ª Clock ì‹ í˜¸ ì—†ìŒ<br>â–ª ë¹„ë™ê¸°ì‹(Asynchronous)<br>â–ª Level-sensitive<br>â–ª íšŒë¡œ ì„¤ê³„ ì‹œ ê±°ì˜ ì‚¬ìš©í•˜ì§€ ì•ŠìŒ.    |
| Flip-flop | â–ª 1ë¹„íŠ¸ ì •ë³´ë¥¼ ì €ì¥í•˜ëŠ” ê¸°ë³¸ ë©”ëª¨ë¦¬ ì†Œì<br>â–ª Clock ì‹ í˜¸ ìˆìŒ<br>â–ª ë™ê¸°ì‹(Synchronous)<br>â–ª Edge-sensitive<br>â–ª Latchë³´ë‹¤ 2ë°°ì •ë„ í¬ì§€ë§Œ ì•ˆì •ì„±ì´ ë†’ìŒ. |

## ğŸ“Œ ì¶œë ¥ì‹ í˜¸ ë‚˜íƒ€ë‚´ëŠ” ê·¸ë˜í”„ ê·¸ë¦¬ê¸°

**_Latch, Filp-flop ì¶œë ¥ ì‹ í˜¸_**

<p align="center">
<img width="882" alt="latch_flipflop" src="https://github.com/seunggihong/FPGA/assets/39299265/86e5b360-70e4-4fe2-979e-51cf1a617248">
</p>

```v
// Latch
module d_latch
# (
    parameter N = 8
) (
    input               c,
    input       [N-1:0] d,
    output reg  [N-1:0] q
);

always @* begin
    if (c)  q = d;
    else    q = q;
end

endmodule
```

```v
// D-FF
module d_ff
# (
    parameter N = 8
) (
    input               clk,
    input       [N-1:0] d,
    output reg  [N-1:0] q
)

always @(posedge clk) begin
    q <= d;
end

endmodule
```

```v
// ë¹„ë™ê¸°ì‹ reset D-FF
module d_ff_rstb
# (
    parameter N = 8
) (
    input               clk,
	input				rstb,
    input       [N-1:0] d,
    output reg  [N-1:0] q
)

always @(posedge clk or negedge rstb) begin
    if (~rstb) 	q <= 0;
	else		q <= d;
end

endmodule
```

## ğŸ“Œ Mod-counter ì½”ë“œ ì“°ê¸°

**_ìƒíƒœ ë ˆì§€ìŠ¤í„° ê°’ì— ë”°ë¥¸ ì„¤ê³„_**

<img width="884" alt="reg1" src="https://github.com/seunggihong/FPGA/assets/39299265/273927ab-c67d-4801-ad16-6c51a0626b97">

```v
module modm_counter_1
#(
	parameter M = 10,
	parameter N = $clog2(M)
) (
	input 			clk, rstb,
	output 	[N-1:0] q,
	output			max_tick
);

reg	[N-1:0] state_reg;
wire [N-1:0] state_next;
always @(posedge clk or negedge rstb) begin
	if (~rstb) 	state_reg <= 0;
	else 		state_reg <= state_next;
end

assign q = state_reg;
assign max_tick = (state_reg == (M-1)) ? 1'b1 : 1'b0;

assign state_next = max_tick ? 0 : state_reg+1;

endmodule
```

**_ìƒíƒœ ë ˆì§€ìŠ¤í„° ë‹¤ìŒ ê°’ì— ë”°ë¥¸ ì„¤ê³„_**

<img width="884" alt="reg2" src="https://github.com/seunggihong/FPGA/assets/39299265/1e37a605-b708-48ea-afbd-07b72ce0371f">

```v
module modm_counter_2
#(
	parameter M = 10,
	parameter N = $clog2(M)
) (
	input 			clk, rstb,
	output 	[N-1:0] q,
	output 			max_tick
);

reg [N-1:0] state_reg;
wire [N-1:0] state_next, state_inc;

always @(posedge clk or negedge rstb) begin
	if (~rstb) state_reg <= 0;
	else state_reg <= state_next;
end

assign q = state_reg;
assign max_tick = (state_inc == M) ? 1'b1 : 1'b0;

assign state_inc = state_reg+1;
assign state_next = max_tick ? 0 : state_inc;

endmodule
```

## ğŸ“Œ FSM ìƒíƒœë„ ë³´ì—¬ì£¼ê³ , ë™ì‘ ë°©ì‹ ì„¤ëª…í•˜ê¸°

**_FSM : Finite State Machine (ìœ í•œ ìƒíƒœ ê¸°ê³„)_**

- ìˆœì„œ íšŒë¡œ
- ë³µì¡í•œ next-state ë¡œì§
  - ì¼ë°˜ì ìœ¼ë¡œ ì•Œê³ ë¦¬ì¦˜ íë¦„ë„ë¥¼ í†µí•´ next-state ë¡œì§ ì„¤ê³„
- í° ë””ì§€í„¸ ì‹œìŠ¤í…œ
  - Data path : ë©”ëª¨ë¦¬, ê¸°ë³¸ í˜¹ì€ ë³µì¡í•œ ì—°ì‚° í•˜ëŠ” íšŒë¡œ
  - Control path : data pathì˜ ì»¨íŠ¸ë¡¤ ì‹ í˜¸ ìƒì„±ì„ ìœ„í•œ FSM
- ì‹¤ìš©ì„± ë†’ìŒ
- FSM ì¢…ë¥˜
  - Mealy : ì¶œë ¥ = f(ìƒíƒœ, ì…ë ¥)
  - Moore : ì¶œë ¥ = f(ìƒíƒœ)

**_FSM ë¸”ë¡ë„_**

<p align="center">
<img width="769" alt="fsm_state" src="https://github.com/seunggihong/FPGA/assets/39299265/e7fb0e86-fbca-4aa1-b572-c4e5b70eb50a">
</p>

**_FSM ìƒíƒœë„_**

<p align="center">
<img width="769" alt="fsm_state_" src="https://github.com/seunggihong/FPGA/assets/39299265/057ae1b2-460f-4263-a9de-0976d83ccbdc">
</p>

## ğŸ“Œ FSM ìƒíƒœëŠ” ì–´ë–»ê²Œ í‘œì‹œí•  ìˆ˜ ìˆëŠ”ì§€ ì•Œê¸°

<p align="center">
<img width="845" alt="fsmMealyVSMoore" src="https://github.com/seunggihong/FPGA/assets/39299265/ee5d8752-eec1-4c9e-b3db-e3a0814e065b">
</p>

<p align="center">
<img width="845" alt="take1" src="https://github.com/seunggihong/FPGA/assets/39299265/74af235f-7cd9-4e3a-9848-049265d93772">
</p>

## ğŸ“Œ Mealy FSM vs Moore FSM ë¹„êµí•´ì„œ ì•Œê¸°

|     ì¢…ë¥˜      | ì„¤ëª…                                                                                                                                                                                   |
| :-----------: | :------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| **Mealy FSM** | â–ª Moore FSMë³´ë‹¤ ìƒíƒœ ê°¯ìˆ˜ ì ìŒ â†’ íšŒë¡œ í¬ê¸° ì‘ìŒ<br>â–ª ì…ë ¥ì˜ ë³€ê²½ì— ëŒ€í•œ ë¹ ë¥¸ ì‘ë‹µ â†’ "glitch"ì— ë¯¼ê°í•¨<br>â–ª Moore FSMë³´ë‹¤ edge-sensitive ì œì–´ ì‹ í˜¸ ìƒì„±ì— ì í•©í•¨                        |
| **Moore FSM** | â–ª Mealy FSMë³´ë‹¤ ìƒíƒœ ê°¯ìˆ˜ ë§ìŒ â†’ íšŒë¡œ í¬ê¸° í¼<br>â–ª Clockì˜ Edgeì—ë§Œ ìƒíƒœ ë°”ê¿”ì„œ ì¶œë ¥ ì‹ í˜¸ ìƒì„±í•¨ â†’ "glitch"ì— ë¯¼ê°í•˜ì§€ ì•ŠìŒ<br>â–ª Mealy FSMë³´ë‹¤ level-sensitive ì œì–´ ì‹ í˜¸ ìƒì„±ì— ì í•©í•¨ |

```v
// Mealy FSM
module edge_detector_mealy(
	input 	clk, rstb,
	input 	strobe,
	output 	reg p2
);

localparam 	ZERO = 1'b0,
			ONE = 1'b1;

reg state_reg, state_next;

always @(posedge clk or negedge rstb) begin
	if (~rstb) state_reg <= 0;
	else state_reg <= state_next;
end

always @* begin
	state_next = state_reg;
	p2 = 1'b0;
	case (state_reg)
		ZERO: if (strobe) begin
			state_next = ONE;
			p2 = 1'b1;
		end
		ONE: if (~strobe) state_next = ZERO;
		default: state_next = ZERO;
	endcase
end

endmodule
```

```v
// Moore FSM
module edge_detector_moore(
	input 		clk, rstb,
	input 		strobe,
	output reg 	p1
);

localparam [1:0] 	ZERO = 2'b00,
					EDGE = 2'b01,
					ONE = 2'b10;

reg [1:0] state_reg, state_next;

always @(posedge clk or negedge rstb) begin
	if (~rstb) 	state_reg <= 0;
	else 		state_reg <= state_next;
end

always @* begin
	state_next = state_reg;
	p1 = 1'b0;
	case (state_reg)
		ZERO: if (strobe) state_next = EDGE;
		EDGE: begin
			p1 = 1'b1;
			state_next = strobe ? ONE : ZERO;
		end
		ONE: if (~strobe) state_next = ZERO;
		default: state_next = ZERO;
	endcase
end

endmodule
```

## ğŸ“Œ ìƒíƒœí• ë‹¹

**_ë§ì´ ì‚¬ìš©í•˜ëŠ” í• ë‹¹ ì œë„_**

- 2ì§„ìˆ˜
  - ìƒíƒœ ê°œìˆ˜ì— ë”°ë¥¸ ìˆœì„œ 2ì§„ìˆ˜ ì‚¬ìš©
  - Nê°œì˜ ìƒíƒœ â†’ log2N ë¹„íŠ¸ í•„ìš”
- Gray ì½”ë“œ
  - í•œ ìƒíƒœì—ì„œ ë‹¤ìŒ ìƒíƒœë¡œ ë³€í•  ë•Œ ì¸ì ‘ ì½”ë“œ ê°„ ì˜¤ì§ í•œìë¦¬ë§Œ ë³€í™”í•¨
  - Nê°œì˜ ìƒíƒœ â†’ log2N ë¹„íŠ¸ í•„ìš”
  - ê·¸ë ˆì´ì½”ë“œ ì‚¬ìš©ì´ìœ ? ì „ë ¥ì†Œë¹„ ìµœì†Œí™”
- One-hot
  - í•œ ìƒíƒœ ì½”ë“œì—ì„œ 1ë¹„íŠ¸ í•˜ë‚˜ë§Œ ìˆìŒ
  - Nê°œì˜ ìƒíƒœ â†’ Në¹„íŠ¸ í•„ìš”
  - One-hotì‚¬ìš© ì´ìœ ? íšŒë¡œ í¬ê¸° ì¤„ì´ê¸° ìœ„í•´ ì‚¬ìš©
- Almost one-hot
  - One-hotê³¼ ë¹„ìŠ·í•˜ì§€ë§Œ 00...0ì½”ë“œë„ ì‚¬ìš©
  - Nê°œì˜ ìƒíƒœ â†’ (N-1)ë¹„íŠ¸ í•„ìš”

**_ìƒíƒœ í• ë‹¹ ì˜ˆì‹œ_**
|ìƒíƒœ|2ì§„ìˆ˜|Gray ì½”ë“œ|One-hot|Almost one-hot|
|:--|:---:|:---:|:---:|:---:|
|IDLE|000|000|000001|00000|
|READ1|001|001|000010|00001|
|READ2|010|011|000100|00010|
|READ3|011|010|001000|00100|
|READ4|100|110|010000|01000|
|WRITE|101|111|100000|10000|

## ğŸ“Œ RAMì— ëŒ€í•´ì„œ ì„¤ëª…

**_RAM(Random Access Memory)_**

- ëŒ€ìš©ëŸ‰ ì €ì¥ì„ ìœ„í•œ ë©”ëª¨ë¦¬ ì¥ì¹˜
- RAM ì†ŒìëŠ” D-FFë³´ë‹¤ í›¨ì”¬ ê°„ë‹¨í•¨
- RAM ì¢…ë¥˜
  - DRAM(dynamic RAM)
  - SRAM(static RAM)
- RAMì€ ì¹© ì†ì— í¬í•¨ë˜ë©´ ë‚´ì¥ ë©”ëª¨ë¦¬(on-chip memory), ë°–ì— ìˆìœ¼ë©´ ì™¸ì¥ ë©”ëª¨ë¦¬(external memory)
- ë©”ëª¨ë¦¬ ì ‘ê·¼ì˜ ë³µì¡ë„
  - ë ˆì§€ìŠ¤í„° íŒŒì¼ < on-chip RAM < external RAM
- External RAMì— ì ‘ê·¼í•˜ë ¤ë©´ ë©”ëª¨ë¦¬ ì»¨íŠ¸ë¡¤ëŸ¬ë¥¼ ì‚¬ìš©í•´ì•¼í•¨

ğŸ™…â€â™‚ï¸ ì™¸ë¶€ë¨ì€ ì•ˆë‚˜ì˜´

ğŸ™…â€â™‚ï¸ ë‚´ì¥ ë©”ëª¨ë¦¬(on-chip)ë§Œ ë‚˜ì˜´.

## ğŸ“Œ on-chip ë©”ëª¨ë¦¬ single-port ë™ê¸°, ë¹„ë™ê¸° verilog ì½”ë“œ ì°¨ì´ ì•Œê¸°

**_ë¹„ë™ê¸°ì‹ ì½ê¸° Single-port RAM_**

- ì£¼ì†Œ ë°”ë¡œ ì‚¬ìš©í•¨.

<p align='center'>
<img width="483" alt="ram1" src="https://github.com/seunggihong/FPGA/assets/39299265/a8d27369-582f-41cf-9188-b5d59d2141cc">
</p>

```v
// ë¹„ë™ê¸°ì‹ single-port RAM
module sp_ram_async_read
#(
	parameter 	N = 8,
				W = 2
) (
	input 			clk,
	input 			we,
	input 	[W-1:0] addr,
	input 	[N-1:0] din,
	output 	[N-1:0] dout
);

reg [N-1:0] ram[2**W-1:0];

always @(posedge clk) begin
	if (we)
		ram[addr] <= din;
end

assign dout = ram[addr];

endmodule
```

**_ë™ê¸°ì‹ ì½ê¸° Single-port RAM_**

- ë°ì´í„° ì½ê¸° ì „ì— ì£¼ì†Œë¥¼ ë ˆì§€ìŠ¤í„°ì— ì €ì¥

<p align='center'>
<img width="483" alt="ram2" src="https://github.com/seunggihong/FPGA/assets/39299265/c695979f-f852-470a-a919-d12f8eca8622">
</p>

```v
module sp_ram_sync_read
#(
	parameter N = 8,
	W = 2
) (
	input 			clk,
	input			we,
	input 	[W-1:0] addr,
	input 	[N-1:0] din,
	output 	[N-1:0] dout
);

reg [N-1:0] ram[2**W-1:0];
reg [W-1:0] addr_reg;

always @(posedge clk) begin
	if (we)
		ram[addr] <= din;
	addr_reg <= addr;
end

assign dout = ram[addr_reg];

endmodule
```
