verilog xil_defaultlib "./../../../bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl/MICRO_AGG_v1_0_S_AXIS.v" --include "./../../../../proj.srcs/sources_1/bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl"
verilog xil_defaultlib "./../../../bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl/MICRO_AGG_v1_0_M_AXIS.v" --include "./../../../../proj.srcs/sources_1/bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl"
verilog xil_defaultlib "./../../../bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl/four.v" --include "./../../../../proj.srcs/sources_1/bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl"
verilog xil_defaultlib "./../../../bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl/eight.v" --include "./../../../../proj.srcs/sources_1/bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl"
verilog xil_defaultlib "./../../../bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl/thtwo.v" --include "./../../../../proj.srcs/sources_1/bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl"
verilog xil_defaultlib "./../../../bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl/steen.v" --include "./../../../../proj.srcs/sources_1/bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl"
verilog xil_defaultlib "./../../../bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl/sum_reg.v" --include "./../../../../proj.srcs/sources_1/bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl"
verilog xil_defaultlib "./../../../bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl/MICRO_AGG_v1_0.v" --include "./../../../../proj.srcs/sources_1/bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl"
verilog xil_defaultlib "./../../../bd/micro_hw/ip/micro_hw_MICRO_AGG_0_0/sim/micro_hw_MICRO_AGG_0_0.v" --include "./../../../../proj.srcs/sources_1/bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl"
verilog xil_defaultlib "./../../../bd/micro_hw/hdl/micro_hw.v" --include "./../../../../proj.srcs/sources_1/bd/micro_hw/ipshared/user.org/micro_agg_v1_0/hdl"

verilog xil_defaultlib "glbl.v"

nosort
