parent	,	V_44
ENOMEM	,	V_50
of_find_property	,	F_30
pu_domain	,	V_60
GPC_PGC_CPU_PDN	,	V_9
"%s: no parent, giving up\n"	,	L_1
pu	,	V_61
hwirq	,	V_21
writel_relaxed	,	F_2
imx6q_pu_domain	,	V_74
imx_gpc_post_resume	,	F_7
irq_domain_alloc_irqs_parent	,	F_20
"%s: failed to enable regulator: %d\n"	,	L_6
dev	,	V_70
pr_warn	,	F_31
generic_pm_domain	,	V_52
clk_put	,	F_48
GPU_VPU_PDN_REQ	,	V_59
irq_domain	,	V_25
imx_gpc_init	,	F_21
devm_regulator_get_optional	,	F_51
val	,	V_24
imx_gpc_set_arm_power_down_timing	,	F_3
clk	,	V_66
imx_gpc_set_arm_power_up_timing	,	F_1
gpc_wake_irqs	,	V_16
regulator_disable	,	F_36
imx_gpc_irq_unmask	,	F_13
irq_chip_unmask_parent	,	F_14
parent_args	,	V_39
imx_gpc_domain_xlate	,	F_17
node	,	V_45
full_name	,	V_47
"%s: unable to obtain parent domain\n"	,	L_2
__func__	,	V_64
domain	,	V_26
pr_err	,	F_22
of_node	,	V_33
args_count	,	V_40
device	,	V_69
irq_data	,	V_17
out_hwirq	,	V_31
CONFIG_PM	,	V_77
ENODEV	,	V_48
of_clk_get	,	F_42
pm_genpd_init	,	F_46
nr_irqs	,	V_36
"Outdated DT detected, suspend/resume will NOT work\n"	,	L_5
imx_gpc_probe	,	F_49
"fsl,imx6q-gpc"	,	L_3
"pu"	,	L_9
device_node	,	V_27
GPC_PGC_SW_SHIFT	,	V_4
power_off	,	V_8
irq_hw_number_t	,	T_3
imx6q_pm_pu_power_off	,	F_34
of_phandle_args	,	V_38
GPC_MAX_IRQS	,	V_41
gpc_saved_imrs	,	V_15
clk_prepare_enable	,	F_39
irq_domain_add_hierarchy	,	F_26
imx6q_pm_pu_power_on	,	F_37
controller	,	V_28
sw	,	V_2
d	,	V_18
imx_gpc_chip	,	V_42
i	,	V_13
irq	,	V_35
GPC_PGC_CPU_PUPSCR	,	V_6
EINVAL	,	V_34
imx_gpc_check_dt	,	F_28
is_off	,	V_73
__init	,	T_4
of_iomap	,	F_24
of_property_read_bool	,	F_50
irq_chip_mask_parent	,	F_16
platform_device	,	V_79
imx_gpc_onecell_data	,	V_78
data	,	V_37
iso	,	V_54
imx_gpc_pre_suspend	,	F_5
__iomem	,	T_2
IS_ENABLED	,	F_45
GPC_PGC_CPU_PDNSCR	,	V_7
of_genpd_add_provider_onecell	,	F_47
imx_gpc_set_arm_power_in_lpm	,	F_4
imx_gpc_domain_alloc	,	F_18
pdev	,	V_80
u32	,	T_1
sw2iso	,	V_1
reg	,	V_23
imx_gpc_genpd_init	,	F_41
intspec	,	V_29
genpd	,	V_53
imx_gpc_hwirq_unmask	,	F_11
ret	,	V_63
reg_imr1	,	V_11
"interrupt-controller"	,	L_4
"#power-domain-cells"	,	L_8
GPC_PGC_GPU_PDN	,	V_57
platform_driver_register	,	F_54
GPU_VPU_PUP_REQ	,	V_68
GPC_PGC_SW2ISO_SHIFT	,	V_3
clk_err	,	V_76
PTR_ERR	,	F_52
"more than %d clocks\n"	,	L_7
ndelay	,	F_33
imx_gpc_domain_ops	,	V_51
readl_relaxed	,	F_6
out_type	,	V_32
imx_gpc_irq_set_wake	,	F_8
imx_gpc_restore_all	,	F_10
regulator	,	V_71
imx_gpc_driver	,	V_81
idx	,	V_20
imx_gpc_irq_mask	,	F_15
parent_domain	,	V_46
imx_pgc_init	,	F_53
iounmap	,	F_27
np	,	V_43
ENXIO	,	V_49
iso2sw	,	V_55
num_clks	,	V_65
imx_gpc_mask_all	,	F_9
intsize	,	V_30
dev_err	,	F_44
GPC_PGC_GPU_PDNSCR	,	V_56
GPC_PGC_GPU_PUPSCR	,	V_67
arm_power_off	,	V_10
of_find_compatible_node	,	F_29
GPC_CLK_MAX	,	V_75
GPC_CNTR	,	V_58
imx_gpc_hwirq_mask	,	F_12
on	,	V_19
mask	,	V_22
pu_reg	,	V_72
WARN_ON	,	F_25
clk_disable_unprepare	,	F_40
"failed to get pu regulator: %d\n"	,	L_10
IMR_NUM	,	V_14
container_of	,	F_35
_imx6q_pm_pu_power_off	,	F_32
regulator_enable	,	F_38
gpc_base	,	V_5
irq_find_host	,	F_23
GPC_IMR1	,	V_12
irq_domain_set_hwirq_and_chip	,	F_19
base	,	V_62
IS_ERR	,	F_43
