Source Block: oh/elink/hdl/etx_io.v@172:182@HdlIdDef

   reg tx_wr_wait_sync;
   reg tx_rd_wait_sync; 
   reg tx_wr_wait;
   reg tx_rd_wait;
   reg tx_wait;   
   always @ (posedge tx_lclk_io)
     begin
	tx_wr_wait_sync <= tx_wr_wait_async;
	tx_rd_wait_sync <= tx_rd_wait_async;
     end

Diff Content:
- 177    reg tx_wait;   

Clone Blocks:
