
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.239428                       # Number of seconds simulated
sim_ticks                                1239427608000                       # Number of ticks simulated
final_tick                               1869190476000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  92981                       # Simulator instruction rate (inst/s)
host_op_rate                                   101998                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               57621784                       # Simulator tick rate (ticks/s)
host_mem_usage                                7310376                       # Number of bytes of host memory used
host_seconds                                 21509.71                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2193956244                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst       757312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1242260544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1243017856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       757312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        757312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    228405824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       228405824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        11833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     19410321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19422154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       3568841                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3568841                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       611018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1002285681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1002896698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       611018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           611018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       184283312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            184283312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       184283312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       611018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1002285681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1187180010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    19422154                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3568841                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19422154                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3568841                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1241333696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1684160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               228404288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1243017856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            228405824                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  26315                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1180296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1301561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1305682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1258970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1238226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1188140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1276017                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1262494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1214997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1183529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1120505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1170169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1189183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1160181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1169938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1175951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            216808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            241900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            239565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            240837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            253128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            233097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            223560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            217382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            220910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            228485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           221971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           215269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           197539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           190292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           212571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           215503                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1239427353500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19422154                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3568841                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10962694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6323470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1873489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  235271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 159093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 212000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 221489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 222827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 222780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 223200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 223947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 224134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 223953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 224444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 226035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 225560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 228577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 237328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 229054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 244162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3950913                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    371.999355                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   215.561925                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   364.479059                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1316671     33.33%     33.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       836675     21.18%     54.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       357128      9.04%     63.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       247983      6.28%     69.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       179322      4.54%     74.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       126910      3.21%     77.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       110858      2.81%     80.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       101471      2.57%     82.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       673895     17.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3950913                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       221606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      87.523686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.403501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    367.875722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       221408     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191          190      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-40959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::106496-110591            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        221606                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       221606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.104334                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.097670                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.485798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           210416     94.95%     94.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2399      1.08%     96.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6284      2.84%     98.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1958      0.88%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              471      0.21%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               73      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        221606                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 329520334000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            693192315250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                96979195000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16989.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35739.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1001.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1002.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    184.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.71                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.57                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 16351828                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2661908                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.59                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      53909.25                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              14517997620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               7716487350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             71481296040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             9741965940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         94191121440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         143377617030                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           3375624960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    345679950210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     29481465600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      22209027690                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           741785000910                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            598.489974                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         916184821000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   2559601500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   39876246000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  81339868250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  76773872500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  280806787250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 758071232500                       # Time in different power states
system.mem_ctrls_1.actEnergy              13691571180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               7277227485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             67004994420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             8887258800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         93752883120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         137556273720                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           3415333440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    341743721730                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     33143461440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      25505469780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           731995976325                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            590.591953                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         928831580000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   2835126500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   39696770000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  93086322000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  86310477000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  268064131500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 749434781000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   149                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1869190476000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          28007048                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           234375221                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          28008072                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.368131                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.936232                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.063768                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000914                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999086                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          761                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         697370064                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        697370064                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    197918488                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       197918488                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     35450354                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35450354                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data        65908                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         65908                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1735                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1735                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2119                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    233368842                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        233368842                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    233434750                       # number of overall hits
system.cpu.dcache.overall_hits::total       233434750                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     91479816                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      91479816                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      9691987                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      9691987                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::switch_cpus.data        70715                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        70715                       # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          385                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          385                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    101171803                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      101171803                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    101242518                       # number of overall misses
system.cpu.dcache.overall_misses::total     101242518                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 5579992262500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5579992262500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 542648921647                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 542648921647                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     16750000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16750000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        14000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        14000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 6122641184147                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 6122641184147                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 6122641184147                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 6122641184147                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    289398304                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    289398304                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     45142341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     45142341                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data       136623                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       136623                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2120                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    334540645                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    334540645                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    334677268                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    334677268                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.316103                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.316103                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.214698                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.214698                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::switch_cpus.data     0.517592                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.517592                       # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.181604                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.181604                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000472                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000472                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.302420                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.302420                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.302508                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.302508                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 60996.977328                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60996.977328                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 55989.439694                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55989.439694                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 43506.493506                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 43506.493506                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        14000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        14000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 60517.268672                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60517.268672                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 60474.999092                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60474.999092                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     51030377                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1796                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1550622                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.909618                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          898                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      9246457                       # number of writebacks
system.cpu.dcache.writebacks::total           9246457                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     65539992                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     65539992                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      7661702                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      7661702                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     73201694                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     73201694                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     73201694                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     73201694                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     25939824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     25939824                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      2030285                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2030285                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::switch_cpus.data        36581                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        36581                       # number of SoftPFReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          385                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          385                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     27970109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     27970109                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     28006690                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     28006690                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1580762087000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1580762087000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 129943820404                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 129943820404                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::switch_cpus.data   3129568000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3129568000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     16365000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16365000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        13000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1710705907404                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1710705907404                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1713835475404                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1713835475404                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.089634                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.089634                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.044975                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.044975                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::switch_cpus.data     0.267751                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.267751                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.181604                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.181604                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000472                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000472                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.083608                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.083608                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.083683                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.083683                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 60939.584131                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60939.584131                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 64002.748582                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64002.748582                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus.data 85551.734507                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85551.734507                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 42506.493506                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42506.493506                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        13000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        13000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 61161.932097                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61161.932097                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 61193.788891                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61193.788891                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             88468                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.829350                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1165919205                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88980                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13103.160317                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      758326090000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    56.238403                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   454.590947                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.109841                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.887873                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997714                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          425                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         822320223                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        822320223                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    411012029                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       411012029                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    411012029                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        411012029                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    411012029                       # number of overall hits
system.cpu.icache.overall_hits::total       411012029                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst       103834                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        103834                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst       103834                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         103834                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst       103834                       # number of overall misses
system.cpu.icache.overall_misses::total        103834                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   2428329000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2428329000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   2428329000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2428329000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   2428329000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2428329000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    411115863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    411115863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    411115863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    411115863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    411115863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    411115863                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000253                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000253                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 23386.645993                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23386.645993                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 23386.645993                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23386.645993                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 23386.645993                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23386.645993                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           90                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        88468                       # number of writebacks
system.cpu.icache.writebacks::total             88468                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst        15337                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        15337                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst        15337                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        15337                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst        15337                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        15337                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        88497                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        88497                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        88497                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        88497                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        88497                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        88497                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   2103190000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2103190000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   2103190000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2103190000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   2103190000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2103190000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000215                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000215                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000215                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000215                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000215                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 23765.664373                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23765.664373                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 23765.664373                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23765.664373                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 23765.664373                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23765.664373                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  19438078                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    36903989                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19470846                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.895346                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       27.211615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.377974                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        405.331627                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    21.877644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 32313.201141                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.012370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.986121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1690                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        15113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15772                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 468817950                       # Number of tag accesses
system.l2.tags.data_accesses                468817950                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      9246457                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9246457                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        76601                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            76601                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus.data           28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   28                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       549644                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                549644                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst        76580                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              76580                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      8047054                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8047054                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst         76580                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       8596698                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8673278                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        76580                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      8596698                       # number of overall hits
system.l2.overall_hits::total                 8673278                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data      1480798                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1480798                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst        11889                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11889                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data     17929552                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        17929552                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst        11889                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     19410350                       # number of demand (read+write) misses
system.l2.demand_misses::total               19422239                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        11889                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     19410350                       # number of overall misses
system.l2.overall_misses::total              19422239                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data 120998290000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  120998290000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst   1151518500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1151518500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 1458831835000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1458831835000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1151518500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1579830125000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1580981643500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1151518500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1579830125000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1580981643500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      9246457                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9246457                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        76601                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        76601                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               28                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      2030442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2030442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst        88469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          88469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data     25976606                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      25976606                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        88469                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     28007048                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             28095517                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        88469                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     28007048                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            28095517                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.729298                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.729298                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.134386                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.134386                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.690219                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.690219                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.134386                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.693052                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.691293                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.134386                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.693052                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.691293                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 81711.543371                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81711.543371                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 96855.791067                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96855.791067                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 81364.656239                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81364.656239                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 96855.791067                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 81391.119944                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81400.586385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 96855.791067                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 81391.119944                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81400.586385                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              3568841                       # number of writebacks
system.l2.writebacks::total                   3568841                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            56                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data           29                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           29                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst           56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data           29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  85                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst           56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data           29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 85                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          592                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           592                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      1480798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1480798                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst        11833                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11833                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data     17929523                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     17929523                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        11833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     19410321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          19422154                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        11833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     19410321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19422154                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 106190310000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 106190310000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst   1027389000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1027389000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 1279531656000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1279531656000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst   1027389000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1385721966000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1386749355000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst   1027389000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1385721966000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1386749355000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.729298                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.729298                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.133753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.133753                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.690218                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.690218                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.133753                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.693051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.691290                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.133753                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.693051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.691290                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 71711.543371                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71711.543371                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 86824.051382                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 86824.051382                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 71364.511817                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71364.511817                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 86824.051382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71390.986579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71400.389215                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 86824.051382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71390.986579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71400.389215                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      38841786                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     19422104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17941356                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3568841                       # Transaction distribution
system.membus.trans_dist::CleanEvict         15850791                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1480798                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1480798                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17941356                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     58263940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               58263940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1471423680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1471423680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19422154                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19422154    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19422154                       # Request fanout histogram
system.membus.reqLayer0.occupancy         26558575000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        52838441500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       219999440                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    199868001                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     14276490                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    154958225                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       132525773                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     85.523549                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         6363436                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          523                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      3999495                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      3826878                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       172617                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted        10670                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1869190476000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               2478855420                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    420291117                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1402968090                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           219999440                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    142716087                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            2042776207                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        28569244                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1106                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         411115863                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       4490475                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2477353109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.591631                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.093385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1844584849     74.46%     74.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        148501899      5.99%     80.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        135620898      5.47%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        348645463     14.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2477353109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.088750                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.565974                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        338774329                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1596598719                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         485980831                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      41913726                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       14085502                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    115890686                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        200239                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1306920411                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts      42787182                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       14085502                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        386191067                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       807444622                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       349422                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         475884390                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     793398104                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1256267349                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      24191097                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents     158784347                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       14538029                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      724220281                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       40830082                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents        11003                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   2426219707                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    7431916695                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1083620843                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    684566383                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1993451210                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        432768403                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         2854                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2857                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          98985666                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    303230222                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     52950605                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads      1378969                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1167739                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1237325419                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         7678                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1179793868                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      3625704                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    194118670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    524644594                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1169                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2477353109                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.476232                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.931842                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1837761726     74.18%     74.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    279028340     11.26%     85.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    219729546      8.87%     94.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    109076044      4.40%     98.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     25546900      1.03%     99.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      5446507      0.22%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       691822      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        70555      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         1669      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2477353109                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        77971628     67.84%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           1128      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd             47      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd         7630      0.01%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     67.84% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp      3938887      3.43%     71.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt          364      0.00%     71.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv       297283      0.26%     71.53% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc      1890832      1.65%     73.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       164757      0.14%     73.32% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc       649131      0.56%     73.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     73.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       24172059     21.03%     94.91% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       5848342      5.09%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     649324995     55.04%     55.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      4231558      0.36%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv        135636      0.01%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd         1002      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     11351036      0.96%     56.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp     43661526      3.70%     60.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt       311391      0.03%     60.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      5319782      0.45%     60.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     56922969      4.82%     65.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     17085122      1.45%     66.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     41188249      3.49%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.31% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    142035365     12.04%     82.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     25607144      2.17%     84.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    158023482     13.39%     97.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     24594611      2.08%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1179793868                       # Type of FU issued
system.switch_cpus.iq.rate                   0.475943                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           114942088                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.097426                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4315603140                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1047817372                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    839202978                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    639905495                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    383642889                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    303319395                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      971373597                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       323362359                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      2541691                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     43420405                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        46341                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        12911                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      6488571                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       227249                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      3216693                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       14085502                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        36580274                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles     492724283                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1237333656                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     303230222                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts     52950605                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2832                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         103078                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents     492561142                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        12911                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      9499047                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      5444320                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     14943367                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1158450354                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     295572122                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     21343512                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                   559                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            344341168                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        168375226                       # Number of branches executed
system.switch_cpus.iew.exec_stores           48769046                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.467333                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1143004627                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1142522373                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         731355372                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1163437024                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.460907                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.628616                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    173155782                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         6509                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     14077370                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   2448543099                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.426055                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.442859                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   2121546285     86.65%     86.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    118014149      4.82%     91.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     77081606      3.15%     94.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     33752084      1.38%     95.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     16033733      0.65%     96.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      9589143      0.39%     97.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      5763749      0.24%     97.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     10981158      0.45%     97.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     55781192      2.28%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2448543099                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1043214396                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              306271841                       # Number of memory references committed
system.switch_cpus.commit.loads             259809807                       # Number of loads committed
system.switch_cpus.commit.membars                4240                       # Number of memory barriers committed
system.switch_cpus.commit.branches          156383015                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          283750064                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         745909268                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      4648601                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    572324969     54.86%     54.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      4209333      0.40%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv        95560      0.01%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     55.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     11234601      1.08%     56.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     56.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp     37778668      3.62%     59.97% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt       291784      0.03%     60.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      3783412      0.36%     60.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     51037557      4.89%     65.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     15111126      1.45%     66.70% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     41075545      3.94%     70.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    123080499     11.80%     82.44% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     22037957      2.11%     84.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    136729308     13.11%     97.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     24424077      2.34%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1043214396                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      55781192                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           3609130148                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2461557951                       # The number of ROB writes
system.switch_cpus.timesIdled                   30544                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1502311                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1043214396                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.478855                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.478855                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.403412                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.403412                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1007540969                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       532601012                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         596987445                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        458874287                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4333980196                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1111594930                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      2886731718                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      116339431                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     56191090                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     28095535                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        19803                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          19458                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        19271                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          187                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1869190476000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          26065103                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12815298                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        88468                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        34629828                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              28                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             29                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2030442                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2030442                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         88497                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     25976606                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       265434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     84021202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              84286636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     11323968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2384224320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2395548288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19438106                       # Total snoops (count)
system.tol2bus.snoopTraffic                 228407616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         47533652                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000830                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028931                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47494394     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39071      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    187      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           47533652                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        37430470000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         132968054                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       42010645382                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
