Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 12:54:17
gem5 executing on mnemosyne.ecn.purdue.edu, pid 16824
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/bodytrack/lpbt_m_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec bodytrack -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/bodytrack --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.0GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7ec7e10>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7ecbe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7ed8e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7ee2e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7eeae80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7e73e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7e7de80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7e86e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7e8fe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7e97e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7ea1e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7ea9e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7e33e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7e3be80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7e46e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7e4ee80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7e57e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7e60e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7e69e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7df3e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7dfbe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7e05e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7e0de80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7e18e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7e20e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7e2ae80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7db2e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7dbae80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7dc5e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7dcde80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7dd8e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7de0e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7deae80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d72e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d7be80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d84e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d8de80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d96e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d9ee80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7da8e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7db0e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d3ae80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d44e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d4de80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d56e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d5fe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d68e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d71e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7cfbe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d04e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d0de80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d15e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d1ee80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7d28e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7cb2e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7cbbe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7cc5e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7ccee80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7cd7e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7cdfe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7ce8e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7cf0e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7c79e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fdee7c82e80>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c8bb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c935f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c9d080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c9dac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7ca5550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7ca5f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7cafa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c384a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c38ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c41978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c49400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c49e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c518d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c5b358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c5bda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c64828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c6e2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c6ecf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7bf6780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7bff208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7bffc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c096d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c12160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c12ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c1a630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c240b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c24b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c2c588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7c2cfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7bb6a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7bbf4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7bbff28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7bc79b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7bd1438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7bd1e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7bda908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7be1390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7be1dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7beb860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b742e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b74d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b7d7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b88240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b88c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b90710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b99198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b99be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7ba2668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7baa0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7baab38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b345c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b3b048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b3ba90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b44518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b44f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b4f9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b56470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b56eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b61940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b693c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7b69e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7af2898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7afb320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fdee7afbd68>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b036d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b03908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b03b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b03d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b03f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b0f208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b0f438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b0f668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b0f898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b0fac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b0fcf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b0ff28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b1b198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b1b3c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b1b5f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b1b828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b1ba58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b1bc88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b1beb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b23128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b23358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b23588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b237b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b239e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b23c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b23e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b310b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b312e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b31518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b31748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b31978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fdee7b31ba8>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fdee7a94588>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fdee7a94ba8>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_m_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_m_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_m_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_bodytrack
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/bodytrack/cpt.642636764721000
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/bodytrack/cpt.642636764721000
Real time: 194.73s
Total real time: 194.73s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/bodytrack/lpbt_m_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642640227008000.  Starting simulation...
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642640227637200.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
Exiting @ tick 642640227637200 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  642.6402276372  simulated seconds
Real time: 1.11s
Total real time: 195.84s
Dumping and resetting stats...
Switched CPUS @ tick 642640227637200
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 642640227640093.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 642640235354409 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  642.640235354409  simulated seconds
Real time: 17.56s
Total real time: 220.19s
Dumping and resetting stats...
Done with simulation! Completely exiting...
