[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920674 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920674 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 45 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920674 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13082003 heartbeat IPC: 0.9841 cumulative IPC: 0.9841 (Simulation time: 00 hr 02 min 03 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22168954 heartbeat IPC: 1.1 cumulative IPC: 1.039 (Simulation time: 00 hr 03 min 14 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30005300 heartbeat IPC: 1.276 cumulative IPC: 1.108 (Simulation time: 00 hr 04 min 18 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 36146016 cumulative IPC: 1.107 (Simulation time: 00 hr 05 min 30 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 36146016 cumulative IPC: 1.107 (Simulation time: 00 hr 05 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.107 instructions: 40000000 cycles: 36146016
CPU 0 Branch Prediction Accuracy: 94.16% MPKI: 12.97 Average ROB Occupancy at Mispredict: 38.17
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 10.18
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331453 HIT:     329906 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331453 HIT:     329906 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 325.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875347 HIT:     831520 MISS:      43827 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711710 HIT:     679074 MISS:      32636 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43564 HIT:      35475 MISS:       8089 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116858 HIT:     116779 MISS:         79 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3215 HIT:        192 MISS:       3023 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4558972 HIT:    4145938 MISS:     413034 MSHR_MERGE:     106372
cpu0->cpu0_L1I LOAD         ACCESS:    4558972 HIT:    4145938 MISS:     413034 MSHR_MERGE:     106372
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.105 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14319044 HIT:   13708032 MISS:     611012 MSHR_MERGE:     159184
cpu0->cpu0_L1D LOAD         ACCESS:    7981879 HIT:    7489373 MISS:     492506 MSHR_MERGE:      87458
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6333701 HIT:    6218417 MISS:     115284 MSHR_MERGE:      71719
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3464 HIT:        242 MISS:       3222 MSHR_MERGE:          7
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.75 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3996752 HIT:    3896829 MISS:      99923 MSHR_MERGE:      62857
cpu0->cpu0_ITLB LOAD         ACCESS:    3996752 HIT:    3896829 MISS:      99923 MSHR_MERGE:      62857
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.838 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13585242 HIT:   13208114 MISS:     377128 MSHR_MERGE:      82741
cpu0->cpu0_DTLB LOAD         ACCESS:   13585242 HIT:   13208114 MISS:     377128 MSHR_MERGE:      82741
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.61 cycles
cpu0->LLC TOTAL        ACCESS:      57597 HIT:      41920 MISS:      15677 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32636 HIT:      23795 MISS:       8841 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8089 HIT:       5330 MISS:       2759 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      13849 HIT:      11187 MISS:       2662 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3023 HIT:       1608 MISS:       1415 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 139.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        686
  ROW_BUFFER_MISS:      12329
  AVG DBUS CONGESTED CYCLE: 15.96
Channel 0 WQ ROW_BUFFER_HIT:        331
  ROW_BUFFER_MISS:       2142
  FULL:          0
Channel 0 REFRESHES ISSUED:       3012
