--> WARNING: A timing loop was found in the design. The arc from 'cbx_1__1_/mux_
             top_ipin_0/g6/B' to 'cbx_1__1_/mux_top_ipin_0/g6/Y' has been cut . 
             A description of the timing loop follows <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                             cbx_1__1_/mux_top_ipin_0/g6/Y |  CLKMX2X2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker864/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker864/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                              4/INVX1_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                              4/INVX1_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l1_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l1_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l2_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l2_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                             4/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                             4/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                               0_/frac_lut6_mux_0_/g120/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                0_/frac_lut6_mux_0_/g120/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/Y |           | 
     |                                       cdn_loop_breaker2/A |  CLKBUFX2 | 
     |                                       cdn_loop_breaker2/Y |  CLKBUFX2 | 
     |                             sb_0__0_/mux_top_track_2/g1/A |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_2/g1/Y |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_2/g4/B |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_2/g4/Y |     MX2X1 | 
     |                          sb_0__1_/mux_right_track_14/g3/A |     MX2X1 | 
     |                          sb_0__1_/mux_right_track_14/g3/Y |     MX2X1 | 
     |                          sb_0__1_/mux_right_track_14/g1/A | CLKAND2X2 | 
     |                          sb_0__1_/mux_right_track_14/g1/Y | CLKAND2X2 | 
     |                         sb_1__1_/mux_bottom_track_13/g3/A |     MX2X1 | 
     |                         sb_1__1_/mux_bottom_track_13/g3/Y |     MX2X1 | 
     |                         sb_1__1_/mux_bottom_track_13/g1/A | CLKAND2X2 | 
     |                         sb_1__1_/mux_bottom_track_13/g1/Y | CLKAND2X2 | 
     |                            sb_1__0_/mux_left_track_9/g3/B |     MX2X1 | 
     |                            sb_1__0_/mux_left_track_9/g3/Y |     MX2X1 | 
     |                            sb_1__0_/mux_left_track_9/g1/A | CLKAND2X2 | 
     |                            sb_1__0_/mux_left_track_9/g1/Y | CLKAND2X2 | 
     |                             sb_0__0_/mux_top_track_6/g3/A |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_6/g3/Y |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_6/g1/A | CLKAND2X2 | 
     |                             sb_0__0_/mux_top_track_6/g1/Y | CLKAND2X2 | 
     |                          sb_0__1_/mux_right_track_10/g3/A |     MX2X1 | 
     |                          sb_0__1_/mux_right_track_10/g3/Y |     MX2X1 | 
     |                          sb_0__1_/mux_right_track_10/g1/A | CLKAND2X2 | 
     |                          sb_0__1_/mux_right_track_10/g1/Y | CLKAND2X2 | 
     |                          sb_1__1_/mux_bottom_track_9/g3/A |     MX2X1 | 
     |                          sb_1__1_/mux_bottom_track_9/g3/Y |     MX2X1 | 
     |                          sb_1__1_/mux_bottom_track_9/g1/A | CLKAND2X2 | 
     |                          sb_1__1_/mux_bottom_track_9/g1/Y | CLKAND2X2 | 
     |                           sb_1__0_/mux_left_track_13/g3/B |     MX2X1 | 
     |                           sb_1__0_/mux_left_track_13/g3/Y |     MX2X1 | 
     |                           sb_1__0_/mux_left_track_13/g1/A | CLKAND2X2 | 
     |                           sb_1__0_/mux_left_track_13/g1/Y | CLKAND2X2 | 
     |                            sb_0__0_/mux_top_track_10/g3/A |     MX2X1 | 
     |                            sb_0__0_/mux_top_track_10/g3/Y |     MX2X1 | 
     |                            sb_0__0_/mux_top_track_10/g1/A | CLKAND2X2 | 
     |                            sb_0__0_/mux_top_track_10/g1/Y | CLKAND2X2 | 
     |                            cby_0__1_/cdn_loop_breaker10/A |  CLKBUFX2 | 
     |                            cby_0__1_/cdn_loop_breaker10/Y |  CLKBUFX2 | 
     |                           sb_0__1_/mux_right_track_6/g3/A |     MX2X1 | 
     |                           sb_0__1_/mux_right_track_6/g3/Y |     MX2X1 | 
     |                           sb_0__1_/mux_right_track_6/g1/A | CLKAND2X2 | 
     |                           sb_0__1_/mux_right_track_6/g1/Y | CLKAND2X2 | 
     |                              cbx_1__1_/cdn_loop_breaker/A |  CLKBUFX2 | 
     |                              cbx_1__1_/cdn_loop_breaker/Y |  CLKBUFX2 | 
     |                             cbx_1__1_/mux_top_ipin_0/g1/B |     MX2X1 | 
     |                             cbx_1__1_/mux_top_ipin_0/g1/Y |     MX2X1 | 
     |                             cbx_1__1_/mux_top_ipin_0/g5/B |     MX2X1 | 
     |                             cbx_1__1_/mux_top_ipin_0/g5/Y |     MX2X1 | 
     |                             cbx_1__1_/mux_top_ipin_0/g6/B |  CLKMX2X2 | 
     |                             cbx_1__1_/mux_top_ipin_0/g6/Y |  CLKMX2X2 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'cbx_1__1_/mux_
             top_ipin_0/g6/A' to 'cbx_1__1_/mux_top_ipin_0/g6/Y' has been cut . 
             A description of the timing loop follows <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                             cbx_1__1_/mux_top_ipin_0/g6/Y |  CLKMX2X2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker762/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker762/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                              4/INVX1_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                              4/INVX1_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l1_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l1_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l2_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l2_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                             4/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                             4/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                               0_/frac_lut6_mux_0_/g120/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                0_/frac_lut6_mux_0_/g120/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/Y |           | 
     |                                       cdn_loop_breaker1/A |  CLKBUFX2 | 
     |                                       cdn_loop_breaker1/Y |  CLKBUFX2 | 
     |                             sb_1__0_/mux_top_track_6/g3/B |     MX2X1 | 
     |                             sb_1__0_/mux_top_track_6/g3/Y |     MX2X1 | 
     |                             sb_1__0_/mux_top_track_6/g1/A | CLKAND2X2 | 
     |                             sb_1__0_/mux_top_track_6/g1/Y | CLKAND2X2 | 
     |                      sb_1__1_/mux_left_track_9/INVX1_0_/A |     INVX1 | 
     |                      sb_1__1_/mux_left_track_9/INVX1_0_/Y |     INVX1 | 
     |                  sb_1__1_/mux_left_track_9/mux_l1_in_0_/B |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_9/mux_l1_in_0_/Y |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_9/mux_l2_in_0_/B |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_9/mux_l2_in_0_/Y |     MX2X1 | 
     |                      sb_1__1_/mux_left_track_9/INVX4_0_/A |     INVX2 | 
     |                      sb_1__1_/mux_left_track_9/INVX4_0_/Y |     INVX2 | 
     |                    sb_0__1_/mux_bottom_track_9/INVX1_0_/A |     INVX1 | 
     |                    sb_0__1_/mux_bottom_track_9/INVX1_0_/Y |     INVX1 | 
     |                sb_0__1_/mux_bottom_track_9/mux_l1_in_0_/B |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_9/mux_l1_in_0_/Y |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_9/mux_l2_in_0_/B |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_9/mux_l2_in_0_/Y |     MX2X1 | 
     |                    sb_0__1_/mux_bottom_track_9/INVX4_0_/A |     INVX2 | 
     |                    sb_0__1_/mux_bottom_track_9/INVX4_0_/Y |     INVX2 | 
     |                          sb_0__0_/mux_right_track_10/g3/B |     MX2X1 | 
     |                          sb_0__0_/mux_right_track_10/g3/Y |     MX2X1 | 
     |                          sb_0__0_/mux_right_track_10/g1/A | CLKAND2X2 | 
     |                          sb_0__0_/mux_right_track_10/g1/Y | CLKAND2X2 | 
     |                            cbx_1__0_/cdn_loop_breaker10/A |  CLKBUFX2 | 
     |                            cbx_1__0_/cdn_loop_breaker10/Y |  CLKBUFX2 | 
     |                            sb_1__0_/mux_top_track_10/g3/A |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_10/g3/Y |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_10/g1/A | CLKAND2X2 | 
     |                            sb_1__0_/mux_top_track_10/g1/Y | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_13/g3/B |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_13/g3/Y |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_13/g1/A | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_13/g1/Y | CLKAND2X2 | 
     |                    sb_0__1_/mux_bottom_track_5/INVX1_0_/A |     INVX1 | 
     |                    sb_0__1_/mux_bottom_track_5/INVX1_0_/Y |     INVX1 | 
     |                sb_0__1_/mux_bottom_track_5/mux_l1_in_0_/B |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_5/mux_l1_in_0_/Y |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_5/mux_l2_in_0_/B |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_5/mux_l2_in_0_/Y |     MX2X1 | 
     |                    sb_0__1_/mux_bottom_track_5/INVX4_0_/A |     INVX2 | 
     |                    sb_0__1_/mux_bottom_track_5/INVX4_0_/Y |     INVX2 | 
     |                           sb_0__0_/mux_right_track_6/g3/B |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_6/g3/Y |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_6/g1/A | CLKAND2X2 | 
     |                           sb_0__0_/mux_right_track_6/g1/Y | CLKAND2X2 | 
     |                            sb_1__0_/mux_top_track_14/g3/A |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_14/g3/Y |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_14/g1/A | CLKAND2X2 | 
     |                            sb_1__0_/mux_top_track_14/g1/Y | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_17/g3/B |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_17/g3/Y |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_17/g1/A | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_17/g1/Y | CLKAND2X2 | 
     |                             cbx_1__1_/mux_top_ipin_0/g3/A | CLKAND2X2 | 
     |                             cbx_1__1_/mux_top_ipin_0/g3/Y | CLKAND2X2 | 
     |                             cbx_1__1_/mux_top_ipin_0/g6/A |  CLKMX2X2 | 
     |                             cbx_1__1_/mux_top_ipin_0/g6/Y |  CLKMX2X2 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'cby_1__1_/mux_
             right_ipin_0/g6/B' to 'cby_1__1_/mux_right_ipin_0/g6/Y' has been 
             cut . A description of the timing loop follows <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                           cby_1__1_/mux_right_ipin_0/g6/Y |  CLKMX2X2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker763/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker763/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                              4/INVX1_1_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                              4/INVX1_1_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l1_in_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l1_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l2_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l2_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                             4/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                             4/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                               0_/frac_lut6_mux_0_/g120/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                0_/frac_lut6_mux_0_/g120/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/Y |           | 
     |                                       cdn_loop_breaker1/A |  CLKBUFX2 | 
     |                                       cdn_loop_breaker1/Y |  CLKBUFX2 | 
     |                             sb_1__0_/mux_top_track_6/g3/B |     MX2X1 | 
     |                             sb_1__0_/mux_top_track_6/g3/Y |     MX2X1 | 
     |                             sb_1__0_/mux_top_track_6/g1/A | CLKAND2X2 | 
     |                             sb_1__0_/mux_top_track_6/g1/Y | CLKAND2X2 | 
     |                              cby_1__1_/cdn_loop_breaker/A |  CLKBUFX2 | 
     |                              cby_1__1_/cdn_loop_breaker/Y |  CLKBUFX2 | 
     |                           cby_1__1_/mux_right_ipin_0/g1/B |     MX2X1 | 
     |                           cby_1__1_/mux_right_ipin_0/g1/Y |     MX2X1 | 
     |                           cby_1__1_/mux_right_ipin_0/g5/B |     MX2X1 | 
     |                           cby_1__1_/mux_right_ipin_0/g5/Y |     MX2X1 | 
     |                           cby_1__1_/mux_right_ipin_0/g6/B |  CLKMX2X2 | 
     |                           cby_1__1_/mux_right_ipin_0/g6/Y |  CLKMX2X2 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'cby_1__1_/mux_
             right_ipin_0/g6/A' to 'cby_1__1_/mux_right_ipin_0/g6/Y' has been 
             cut . A description of the timing loop follows <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                           cby_1__1_/mux_right_ipin_0/g6/Y |  CLKMX2X2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                   ker22/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                   ker22/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     INVX1 | 
     |                                              5/INVX1_1_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     INVX1 | 
     |                                              5/INVX1_1_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          5/mux_l1_in_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          5/mux_l1_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          5/mux_l2_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          5/mux_l2_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          5/mux_l3_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          5/mux_l3_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          5/mux_l4_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          5/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          5/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          5/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          5/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          5/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     INVX1 | 
     |                                             5/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     INVX1 | 
     |                                             5/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     OR2X1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                             0_/OR2X1_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     OR2X1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                             0_/OR2X1_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                       0_/frac_lut6_mux_0_/mux_l6_in_0_/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                        0_/frac_lut6_mux_0_/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                           0_/frac_lut6_mux_0_/INVX1_66_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                           0_/frac_lut6_mux_0_/INVX1_66_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l1_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l1_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l2_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l2_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_2_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_2_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g1/Y |           | 
     |                   sb_1__1_/mux_bottom_track_17/INVX1_0_/A |     INVX1 | 
     |                   sb_1__1_/mux_bottom_track_17/INVX1_0_/Y |     INVX1 | 
     |               sb_1__1_/mux_bottom_track_17/mux_l1_in_0_/B |     MX2X1 | 
     |               sb_1__1_/mux_bottom_track_17/mux_l1_in_0_/Y |     MX2X1 | 
     |               sb_1__1_/mux_bottom_track_17/mux_l2_in_0_/B |     MX2X1 | 
     |               sb_1__1_/mux_bottom_track_17/mux_l2_in_0_/Y |     MX2X1 | 
     |                   sb_1__1_/mux_bottom_track_17/INVX4_0_/A |     INVX2 | 
     |                   sb_1__1_/mux_bottom_track_17/INVX4_0_/Y |     INVX2 | 
     |                           cby_1__1_/mux_right_ipin_0/g3/A | CLKAND2X2 | 
     |                           cby_1__1_/mux_right_ipin_0/g3/Y | CLKAND2X2 | 
     |                           cby_1__1_/mux_right_ipin_0/g6/A |  CLKMX2X2 | 
     |                           cby_1__1_/mux_right_ipin_0/g6/Y |  CLKMX2X2 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'cbx_1__0_/mux_
             bottom_ipin_0/g6/B' to 'cbx_1__0_/mux_bottom_ipin_0/g6/Y' has been 
             cut . A description of the timing loop follows <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                          cbx_1__0_/mux_bottom_ipin_0/g6/Y |  CLKMX2X2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker976/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker976/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     INVX1 | 
     |                                              4/INVX1_2_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     INVX1 | 
     |                                              4/INVX1_2_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l1_in_1_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l1_in_1_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l2_in_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l2_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     INVX1 | 
     |                                             4/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     INVX1 | 
     |                                             4/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                               0_/frac_lut6_mux_0_/g120/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                0_/frac_lut6_mux_0_/g120/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/Y |           | 
     |                                       cdn_loop_breaker3/A |  CLKBUFX2 | 
     |                                       cdn_loop_breaker3/Y |  CLKBUFX2 | 
     |                             sb_1__0_/mux_top_track_8/g3/B |     MX2X1 | 
     |                             sb_1__0_/mux_top_track_8/g3/Y |     MX2X1 | 
     |                             sb_1__0_/mux_top_track_8/g1/A | CLKAND2X2 | 
     |                             sb_1__0_/mux_top_track_8/g1/Y | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_11/g3/B |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_11/g3/Y |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_11/g1/A | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_11/g1/Y | CLKAND2X2 | 
     |                    sb_0__1_/mux_bottom_track_7/INVX1_0_/A |     INVX1 | 
     |                    sb_0__1_/mux_bottom_track_7/INVX1_0_/Y |     INVX1 | 
     |                sb_0__1_/mux_bottom_track_7/mux_l1_in_0_/B |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_7/mux_l1_in_0_/Y |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_7/mux_l2_in_0_/B |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_7/mux_l2_in_0_/Y |     MX2X1 | 
     |                    sb_0__1_/mux_bottom_track_7/INVX4_0_/A |     INVX2 | 
     |                    sb_0__1_/mux_bottom_track_7/INVX4_0_/Y |     INVX2 | 
     |                           sb_0__0_/mux_right_track_8/g3/B |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_8/g3/Y |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_8/g1/A | CLKAND2X2 | 
     |                           sb_0__0_/mux_right_track_8/g1/Y | CLKAND2X2 | 
     |                            sb_1__0_/mux_top_track_12/g3/A |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_12/g3/Y |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_12/g1/A | CLKAND2X2 | 
     |                            sb_1__0_/mux_top_track_12/g1/Y | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_15/g3/B |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_15/g3/Y |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_15/g1/A | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_15/g1/Y | CLKAND2X2 | 
     |                          sb_0__1_/mux_bottom_track_3/g1/B |     MX2X1 | 
     |                          sb_0__1_/mux_bottom_track_3/g1/Y |     MX2X1 | 
     |                          sb_0__1_/mux_bottom_track_3/g4/B |     MX2X1 | 
     |                          sb_0__1_/mux_bottom_track_3/g4/Y |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_4/g1/B |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_4/g1/Y |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_4/g4/B |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_4/g4/Y |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_16/g3/A |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_16/g3/Y |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_16/g1/A | CLKAND2X2 | 
     |                            sb_1__0_/mux_top_track_16/g1/Y | CLKAND2X2 | 
     |                            cby_1__1_/cdn_loop_breaker10/A |  CLKBUFX2 | 
     |                            cby_1__1_/cdn_loop_breaker10/Y |  CLKBUFX2 | 
     |                           sb_1__1_/mux_left_track_19/g3/B |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_19/g3/Y |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_19/g1/A | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_19/g1/Y | CLKAND2X2 | 
     |                         sb_0__1_/mux_bottom_track_19/g3/B |     MX2X1 | 
     |                         sb_0__1_/mux_bottom_track_19/g3/Y |     MX2X1 | 
     |                         sb_0__1_/mux_bottom_track_19/g1/A | CLKAND2X2 | 
     |                         sb_0__1_/mux_bottom_track_19/g1/Y | CLKAND2X2 | 
     |                           sb_0__0_/mux_right_track_0/g1/B |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_0/g1/Y |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_0/g4/B |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_0/g4/Y |     MX2X1 | 
     |                              cbx_1__0_/cdn_loop_breaker/A |  CLKBUFX2 | 
     |                              cbx_1__0_/cdn_loop_breaker/Y |  CLKBUFX2 | 
     |                          cbx_1__0_/mux_bottom_ipin_0/g1/B |     MX2X1 | 
     |                          cbx_1__0_/mux_bottom_ipin_0/g1/Y |     MX2X1 | 
     |                          cbx_1__0_/mux_bottom_ipin_0/g5/B |     MX2X1 | 
     |                          cbx_1__0_/mux_bottom_ipin_0/g5/Y |     MX2X1 | 
     |                          cbx_1__0_/mux_bottom_ipin_0/g6/B |  CLKMX2X2 | 
     |                          cbx_1__0_/mux_bottom_ipin_0/g6/Y |  CLKMX2X2 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'cbx_1__0_/mux_
             bottom_ipin_0/g6/A' to 'cbx_1__0_/mux_bottom_ipin_0/g6/Y' has been 
             cut . A description of the timing loop follows <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                          cbx_1__0_/mux_bottom_ipin_0/g6/Y |  CLKMX2X2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker584/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker584/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     INVX1 | 
     |                                              4/INVX1_2_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     INVX1 | 
     |                                              4/INVX1_2_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l1_in_1_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l1_in_1_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l2_in_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l2_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     INVX1 | 
     |                                             4/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     INVX1 | 
     |                                             4/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                               0_/frac_lut6_mux_0_/g120/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                0_/frac_lut6_mux_0_/g120/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/Y |           | 
     |                                        cdn_loop_breaker/A |  CLKBUFX2 | 
     |                                        cdn_loop_breaker/Y |  CLKBUFX2 | 
     |                             sb_0__0_/mux_top_track_4/g1/A |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_4/g1/Y |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_4/g4/B |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_4/g4/Y |     MX2X1 | 
     |                          sb_0__1_/mux_right_track_12/g3/A |     MX2X1 | 
     |                          sb_0__1_/mux_right_track_12/g3/Y |     MX2X1 | 
     |                          sb_0__1_/mux_right_track_12/g1/A | CLKAND2X2 | 
     |                          sb_0__1_/mux_right_track_12/g1/Y | CLKAND2X2 | 
     |                         sb_1__1_/mux_bottom_track_11/g3/A |     MX2X1 | 
     |                         sb_1__1_/mux_bottom_track_11/g3/Y |     MX2X1 | 
     |                         sb_1__1_/mux_bottom_track_11/g1/A | CLKAND2X2 | 
     |                         sb_1__1_/mux_bottom_track_11/g1/Y | CLKAND2X2 | 
     |                           sb_1__0_/mux_left_track_11/g3/B |     MX2X1 | 
     |                           sb_1__0_/mux_left_track_11/g3/Y |     MX2X1 | 
     |                           sb_1__0_/mux_left_track_11/g1/A | CLKAND2X2 | 
     |                           sb_1__0_/mux_left_track_11/g1/Y | CLKAND2X2 | 
     |                          cbx_1__0_/mux_bottom_ipin_0/g3/A | CLKAND2X2 | 
     |                          cbx_1__0_/mux_bottom_ipin_0/g3/Y | CLKAND2X2 | 
     |                          cbx_1__0_/mux_bottom_ipin_0/g6/A |  CLKMX2X2 | 
     |                          cbx_1__0_/mux_bottom_ipin_0/g6/Y |  CLKMX2X2 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'cby_0__1_/mux_
             left_ipin_0/mux_l3_in_0_/B' to 'cby_0__1_/mux_left_ipin_0/mux_l3_
             in_0_/Y' has been cut . A description of the timing loop follows 
             <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                      cby_0__1_/mux_left_ipin_0/INVX4_0_/Y |     INVX2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker671/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker671/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     INVX1 | 
     |                                              4/INVX1_3_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     INVX1 | 
     |                                              4/INVX1_3_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          4/mux_l1_in_1_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          4/mux_l1_in_1_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          4/mux_l2_in_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          4/mux_l2_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     INVX1 | 
     |                                             4/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_1_in_ |     INVX1 | 
     |                                             4/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                               0_/frac_lut6_mux_0_/g120/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                0_/frac_lut6_mux_0_/g120/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_1/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/Y |           | 
     |                             sb_0__0_/mux_top_track_0/g1/A |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_0/g1/Y |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_0/g4/B |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_0/g4/Y |     MX2X1 | 
     |                              cby_0__1_/cdn_loop_breaker/A |  CLKBUFX2 | 
     |                              cby_0__1_/cdn_loop_breaker/Y |  CLKBUFX2 | 
     |                            cby_0__1_/mux_left_ipin_0/g1/B |     MX2X1 | 
     |                            cby_0__1_/mux_left_ipin_0/g1/Y |     MX2X1 | 
     |                            cby_0__1_/mux_left_ipin_0/g3/A |     INVX1 | 
     |                            cby_0__1_/mux_left_ipin_0/g3/Y |     INVX1 | 
     |                  cby_0__1_/mux_left_ipin_0/mux_l2_in_0_/B |     MX2X1 | 
     |                  cby_0__1_/mux_left_ipin_0/mux_l2_in_0_/Y |     MX2X1 | 
     |                  cby_0__1_/mux_left_ipin_0/mux_l3_in_0_/B |     MX2X1 | 
     |                  cby_0__1_/mux_left_ipin_0/mux_l3_in_0_/Y |     MX2X1 | 
     |                      cby_0__1_/mux_left_ipin_0/INVX4_0_/A |     INVX2 | 
     |                      cby_0__1_/mux_left_ipin_0/INVX4_0_/Y |     INVX2 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'cby_0__1_/mux_
             left_ipin_0/mux_l3_in_0_/A' to 'cby_0__1_/mux_left_ipin_0/mux_l3_
             in_0_/Y' has been cut . A description of the timing loop follows 
             <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                      cby_0__1_/mux_left_ipin_0/INVX4_0_/Y |     INVX2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                   ker54/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                   ker54/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     INVX1 | 
     |                                              5/INVX1_3_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     INVX1 | 
     |                                              5/INVX1_3_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          5/mux_l1_in_1_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          5/mux_l1_in_1_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          5/mux_l2_in_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          5/mux_l2_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          5/mux_l3_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          5/mux_l3_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          5/mux_l4_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          5/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          5/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          5/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          5/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          5/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     INVX1 | 
     |                                             5/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     INVX1 | 
     |                                             5/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     OR2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                             0_/OR2X1_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     OR2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                             0_/OR2X1_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                       0_/frac_lut6_mux_0_/mux_l6_in_0_/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                        0_/frac_lut6_mux_0_/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                           0_/frac_lut6_mux_0_/INVX1_66_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                           0_/frac_lut6_mux_0_/INVX1_66_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l1_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l1_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l2_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l2_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_2_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_2_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g1/Y |           | 
     |                             sb_1__0_/mux_top_track_4/g1/B |     MX2X1 | 
     |                             sb_1__0_/mux_top_track_4/g1/Y |     MX2X1 | 
     |                             sb_1__0_/mux_top_track_4/g4/B |     MX2X1 | 
     |                             sb_1__0_/mux_top_track_4/g4/Y |     MX2X1 | 
     |                      sb_1__1_/mux_left_track_7/INVX1_0_/A |     INVX1 | 
     |                      sb_1__1_/mux_left_track_7/INVX1_0_/Y |     INVX1 | 
     |                  sb_1__1_/mux_left_track_7/mux_l1_in_0_/B |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_7/mux_l1_in_0_/Y |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_7/mux_l2_in_0_/B |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_7/mux_l2_in_0_/Y |     MX2X1 | 
     |                      sb_1__1_/mux_left_track_7/INVX4_0_/A |     INVX2 | 
     |                      sb_1__1_/mux_left_track_7/INVX4_0_/Y |     INVX2 | 
     |                         sb_0__1_/mux_bottom_track_11/g3/B |     MX2X1 | 
     |                         sb_0__1_/mux_bottom_track_11/g3/Y |     MX2X1 | 
     |                         sb_0__1_/mux_bottom_track_11/g1/A | CLKAND2X2 | 
     |                         sb_0__1_/mux_bottom_track_11/g1/Y | CLKAND2X2 | 
     |                            cby_0__1_/mux_left_ipin_0/g2/A |   NAND2X1 | 
     |                            cby_0__1_/mux_left_ipin_0/g2/Y |   NAND2X1 | 
     |                  cby_0__1_/mux_left_ipin_0/mux_l3_in_0_/A |     MX2X1 | 
     |                  cby_0__1_/mux_left_ipin_0/mux_l3_in_0_/Y |     MX2X1 | 
     |                      cby_0__1_/mux_left_ipin_0/INVX4_0_/A |     INVX2 | 
     |                      cby_0__1_/mux_left_ipin_0/INVX4_0_/Y |     INVX2 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'cbx_1__1_/mux_
             top_ipin_1/mux_l3_in_0_/B' to 'cbx_1__1_/mux_top_ipin_1/mux_l3_in_
             0_/Y' has been cut . A description of the timing loop follows 
             <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                       cbx_1__1_/mux_top_ipin_1/INVX4_0_/Y |     INVX2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker586/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker586/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     INVX1 | 
     |                                              4/INVX1_4_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     INVX1 | 
     |                                              4/INVX1_4_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l1_in_2_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l1_in_2_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l2_in_1_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l2_in_1_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     INVX1 | 
     |                                             4/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_9_in_ |     INVX1 | 
     |                                             4/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                               0_/frac_lut6_mux_0_/g120/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                0_/frac_lut6_mux_0_/g120/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_9/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/Y |           | 
     |                                        cdn_loop_breaker/A |  CLKBUFX2 | 
     |                                        cdn_loop_breaker/Y |  CLKBUFX2 | 
     |                             sb_0__0_/mux_top_track_4/g1/A |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_4/g1/Y |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_4/g4/B |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_4/g4/Y |     MX2X1 | 
     |                          sb_0__1_/mux_right_track_12/g3/A |     MX2X1 | 
     |                          sb_0__1_/mux_right_track_12/g3/Y |     MX2X1 | 
     |                          sb_0__1_/mux_right_track_12/g1/A | CLKAND2X2 | 
     |                          sb_0__1_/mux_right_track_12/g1/Y | CLKAND2X2 | 
     |                         sb_1__1_/mux_bottom_track_11/g3/A |     MX2X1 | 
     |                         sb_1__1_/mux_bottom_track_11/g3/Y |     MX2X1 | 
     |                         sb_1__1_/mux_bottom_track_11/g1/A | CLKAND2X2 | 
     |                         sb_1__1_/mux_bottom_track_11/g1/Y | CLKAND2X2 | 
     |                           sb_1__0_/mux_left_track_11/g3/B |     MX2X1 | 
     |                           sb_1__0_/mux_left_track_11/g3/Y |     MX2X1 | 
     |                           sb_1__0_/mux_left_track_11/g1/A | CLKAND2X2 | 
     |                           sb_1__0_/mux_left_track_11/g1/Y | CLKAND2X2 | 
     |                             sb_0__0_/mux_top_track_8/g3/A |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_8/g3/Y |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_8/g1/A | CLKAND2X2 | 
     |                             sb_0__0_/mux_top_track_8/g1/Y | CLKAND2X2 | 
     |                           sb_0__1_/mux_right_track_8/g3/A |     MX2X1 | 
     |                           sb_0__1_/mux_right_track_8/g3/Y |     MX2X1 | 
     |                           sb_0__1_/mux_right_track_8/g1/A | CLKAND2X2 | 
     |                           sb_0__1_/mux_right_track_8/g1/Y | CLKAND2X2 | 
     |                             cbx_1__1_/cdn_loop_breaker2/A |  CLKBUFX2 | 
     |                             cbx_1__1_/cdn_loop_breaker2/Y |  CLKBUFX2 | 
     |                             cbx_1__1_/mux_top_ipin_1/g2/B |     MX2X1 | 
     |                             cbx_1__1_/mux_top_ipin_1/g2/Y |     MX2X1 | 
     |                             cbx_1__1_/mux_top_ipin_1/g4/B |     MX2X1 | 
     |                             cbx_1__1_/mux_top_ipin_1/g4/Y |     MX2X1 | 
     |                             cbx_1__1_/mux_top_ipin_1/g1/A |     INVX1 | 
     |                             cbx_1__1_/mux_top_ipin_1/g1/Y |     INVX1 | 
     |                   cbx_1__1_/mux_top_ipin_1/mux_l3_in_0_/B |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_1/mux_l3_in_0_/Y |     MX2X1 | 
     |                       cbx_1__1_/mux_top_ipin_1/INVX4_0_/A |     INVX2 | 
     |                       cbx_1__1_/mux_top_ipin_1/INVX4_0_/Y |     INVX2 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'cbx_1__1_/mux_
             top_ipin_1/mux_l3_in_0_/A' to 'cbx_1__1_/mux_top_ipin_1/mux_l3_in_
             0_/Y' has been cut . A description of the timing loop follows 
             <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                       cbx_1__1_/mux_top_ipin_1/INVX4_0_/Y |     INVX2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker978/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker978/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                                    4/g1/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                                    4/g1/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                                   4/g49/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                                   4/g49/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     INVX1 | 
     |                                                   4/g48/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     INVX1 | 
     |                                                   4/g48/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     INVX1 | 
     |                                             4/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     INVX1 | 
     |                                             4/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                               0_/frac_lut6_mux_0_/g120/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                0_/frac_lut6_mux_0_/g120/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/Y |           | 
     |                                       cdn_loop_breaker3/A |  CLKBUFX2 | 
     |                                       cdn_loop_breaker3/Y |  CLKBUFX2 | 
     |                             sb_1__0_/mux_top_track_8/g3/B |     MX2X1 | 
     |                             sb_1__0_/mux_top_track_8/g3/Y |     MX2X1 | 
     |                             sb_1__0_/mux_top_track_8/g1/A | CLKAND2X2 | 
     |                             sb_1__0_/mux_top_track_8/g1/Y | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_11/g3/B |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_11/g3/Y |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_11/g1/A | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_11/g1/Y | CLKAND2X2 | 
     |                    sb_0__1_/mux_bottom_track_7/INVX1_0_/A |     INVX1 | 
     |                    sb_0__1_/mux_bottom_track_7/INVX1_0_/Y |     INVX1 | 
     |                sb_0__1_/mux_bottom_track_7/mux_l1_in_0_/B |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_7/mux_l1_in_0_/Y |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_7/mux_l2_in_0_/B |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_7/mux_l2_in_0_/Y |     MX2X1 | 
     |                    sb_0__1_/mux_bottom_track_7/INVX4_0_/A |     INVX2 | 
     |                    sb_0__1_/mux_bottom_track_7/INVX4_0_/Y |     INVX2 | 
     |                           sb_0__0_/mux_right_track_8/g3/B |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_8/g3/Y |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_8/g1/A | CLKAND2X2 | 
     |                           sb_0__0_/mux_right_track_8/g1/Y | CLKAND2X2 | 
     |                            sb_1__0_/mux_top_track_12/g3/A |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_12/g3/Y |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_12/g1/A | CLKAND2X2 | 
     |                            sb_1__0_/mux_top_track_12/g1/Y | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_15/g3/B |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_15/g3/Y |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_15/g1/A | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_15/g1/Y | CLKAND2X2 | 
     |                          sb_0__1_/mux_bottom_track_3/g1/B |     MX2X1 | 
     |                          sb_0__1_/mux_bottom_track_3/g1/Y |     MX2X1 | 
     |                          sb_0__1_/mux_bottom_track_3/g4/B |     MX2X1 | 
     |                          sb_0__1_/mux_bottom_track_3/g4/Y |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_4/g1/B |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_4/g1/Y |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_4/g4/B |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_4/g4/Y |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_16/g3/A |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_16/g3/Y |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_16/g1/A | CLKAND2X2 | 
     |                            sb_1__0_/mux_top_track_16/g1/Y | CLKAND2X2 | 
     |                            cby_1__1_/cdn_loop_breaker10/A |  CLKBUFX2 | 
     |                            cby_1__1_/cdn_loop_breaker10/Y |  CLKBUFX2 | 
     |                           sb_1__1_/mux_left_track_19/g3/B |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_19/g3/Y |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_19/g1/A | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_19/g1/Y | CLKAND2X2 | 
     |                       cbx_1__1_/mux_top_ipin_1/INVX1_3_/A |     INVX1 | 
     |                       cbx_1__1_/mux_top_ipin_1/INVX1_3_/Y |     INVX1 | 
     |                   cbx_1__1_/mux_top_ipin_1/mux_l2_in_1_/B |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_1/mux_l2_in_1_/Y |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_1/mux_l3_in_0_/A |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_1/mux_l3_in_0_/Y |     MX2X1 | 
     |                       cbx_1__1_/mux_top_ipin_1/INVX4_0_/A |     INVX2 | 
     |                       cbx_1__1_/mux_top_ipin_1/INVX4_0_/Y |     INVX2 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'cby_1__1_/mux_
             right_ipin_1/mux_l3_in_0_/B' to 'cby_1__1_/mux_right_ipin_1/mux_l3_
             in_0_/Y' has been cut . A description of the timing loop follows 
             <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                     cby_1__1_/mux_right_ipin_1/INVX4_0_/Y |     INVX2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker979/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker979/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                                    4/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                                    4/g1/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                                   4/g49/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                                   4/g49/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     INVX1 | 
     |                                                   4/g48/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     INVX1 | 
     |                                                   4/g48/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     INVX1 | 
     |                                             4/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_7_in_ |     INVX1 | 
     |                                             4/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                               0_/frac_lut6_mux_0_/g120/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                0_/frac_lut6_mux_0_/g120/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_7/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/Y |           | 
     |                                       cdn_loop_breaker3/A |  CLKBUFX2 | 
     |                                       cdn_loop_breaker3/Y |  CLKBUFX2 | 
     |                             sb_1__0_/mux_top_track_8/g3/B |     MX2X1 | 
     |                             sb_1__0_/mux_top_track_8/g3/Y |     MX2X1 | 
     |                             sb_1__0_/mux_top_track_8/g1/A | CLKAND2X2 | 
     |                             sb_1__0_/mux_top_track_8/g1/Y | CLKAND2X2 | 
     |                             cby_1__1_/cdn_loop_breaker2/A |  CLKBUFX2 | 
     |                             cby_1__1_/cdn_loop_breaker2/Y |  CLKBUFX2 | 
     |                     cby_1__1_/mux_right_ipin_1/INVX1_0_/A |     INVX1 | 
     |                     cby_1__1_/mux_right_ipin_1/INVX1_0_/Y |     INVX1 | 
     |                 cby_1__1_/mux_right_ipin_1/mux_l1_in_0_/B |     MX2X1 | 
     |                 cby_1__1_/mux_right_ipin_1/mux_l1_in_0_/Y |     MX2X1 | 
     |                 cby_1__1_/mux_right_ipin_1/mux_l2_in_0_/B |     MX2X1 | 
     |                 cby_1__1_/mux_right_ipin_1/mux_l2_in_0_/Y |     MX2X1 | 
     |                 cby_1__1_/mux_right_ipin_1/mux_l3_in_0_/B |     MX2X1 | 
     |                 cby_1__1_/mux_right_ipin_1/mux_l3_in_0_/Y |     MX2X1 | 
     |                     cby_1__1_/mux_right_ipin_1/INVX4_0_/A |     INVX2 | 
     |                     cby_1__1_/mux_right_ipin_1/INVX4_0_/Y |     INVX2 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'cby_1__1_/mux_
             right_ipin_1/mux_l3_in_0_/A' to 'cby_1__1_/mux_right_ipin_1/mux_l3_
             in_0_/Y' has been cut . A description of the timing loop follows 
             <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                     cby_1__1_/mux_right_ipin_1/INVX4_0_/Y |     INVX2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                   ker39/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                   ker39/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                              5/INVX1_5_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                              5/INVX1_5_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l1_in_2_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l1_in_2_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l2_in_1_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l2_in_1_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l3_in_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l3_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l4_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                             5/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                             5/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     OR2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                             0_/OR2X1_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     OR2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                             0_/OR2X1_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                       0_/frac_lut6_mux_0_/mux_l6_in_0_/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                        0_/frac_lut6_mux_0_/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                           0_/frac_lut6_mux_0_/INVX1_66_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                           0_/frac_lut6_mux_0_/INVX1_66_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l1_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l1_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l2_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l2_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_2_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_2_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g1/Y |           | 
     |                   sb_1__1_/mux_bottom_track_19/INVX1_0_/A |     INVX1 | 
     |                   sb_1__1_/mux_bottom_track_19/INVX1_0_/Y |     INVX1 | 
     |               sb_1__1_/mux_bottom_track_19/mux_l1_in_0_/B |     MX2X1 | 
     |               sb_1__1_/mux_bottom_track_19/mux_l1_in_0_/Y |     MX2X1 | 
     |               sb_1__1_/mux_bottom_track_19/mux_l2_in_0_/B |     MX2X1 | 
     |               sb_1__1_/mux_bottom_track_19/mux_l2_in_0_/Y |     MX2X1 | 
     |                   sb_1__1_/mux_bottom_track_19/INVX4_0_/A |     INVX2 | 
     |                   sb_1__1_/mux_bottom_track_19/INVX4_0_/Y |     INVX2 | 
     |                           cby_1__1_/mux_right_ipin_1/g2/A |   NAND2X1 | 
     |                           cby_1__1_/mux_right_ipin_1/g2/Y |   NAND2X1 | 
     |                 cby_1__1_/mux_right_ipin_1/mux_l3_in_0_/A |     MX2X1 | 
     |                 cby_1__1_/mux_right_ipin_1/mux_l3_in_0_/Y |     MX2X1 | 
     |                     cby_1__1_/mux_right_ipin_1/INVX4_0_/A |     INVX2 | 
     |                     cby_1__1_/mux_right_ipin_1/INVX4_0_/Y |     INVX2 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'cbx_1__0_/mux_
             bottom_ipin_1/mux_l3_in_0_/B' to 'cbx_1__0_/mux_bottom_ipin_1/mux_
             l3_in_0_/Y' has been cut . A description of the timing loop 
             follows <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                    cbx_1__0_/mux_bottom_ipin_1/INVX4_0_/Y |     INVX2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker768/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker768/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                                    4/g7/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                                    4/g7/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                                   4/g53/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                                   4/g53/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                                   4/g52/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                                   4/g52/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                             4/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                             4/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                               0_/frac_lut6_mux_0_/g120/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                0_/frac_lut6_mux_0_/g120/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/Y |           | 
     |                                       cdn_loop_breaker1/A |  CLKBUFX2 | 
     |                                       cdn_loop_breaker1/Y |  CLKBUFX2 | 
     |                             sb_1__0_/mux_top_track_6/g3/B |     MX2X1 | 
     |                             sb_1__0_/mux_top_track_6/g3/Y |     MX2X1 | 
     |                             sb_1__0_/mux_top_track_6/g1/A | CLKAND2X2 | 
     |                             sb_1__0_/mux_top_track_6/g1/Y | CLKAND2X2 | 
     |                      sb_1__1_/mux_left_track_9/INVX1_0_/A |     INVX1 | 
     |                      sb_1__1_/mux_left_track_9/INVX1_0_/Y |     INVX1 | 
     |                  sb_1__1_/mux_left_track_9/mux_l1_in_0_/B |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_9/mux_l1_in_0_/Y |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_9/mux_l2_in_0_/B |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_9/mux_l2_in_0_/Y |     MX2X1 | 
     |                      sb_1__1_/mux_left_track_9/INVX4_0_/A |     INVX2 | 
     |                      sb_1__1_/mux_left_track_9/INVX4_0_/Y |     INVX2 | 
     |                    sb_0__1_/mux_bottom_track_9/INVX1_0_/A |     INVX1 | 
     |                    sb_0__1_/mux_bottom_track_9/INVX1_0_/Y |     INVX1 | 
     |                sb_0__1_/mux_bottom_track_9/mux_l1_in_0_/B |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_9/mux_l1_in_0_/Y |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_9/mux_l2_in_0_/B |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_9/mux_l2_in_0_/Y |     MX2X1 | 
     |                    sb_0__1_/mux_bottom_track_9/INVX4_0_/A |     INVX2 | 
     |                    sb_0__1_/mux_bottom_track_9/INVX4_0_/Y |     INVX2 | 
     |                          sb_0__0_/mux_right_track_10/g3/B |     MX2X1 | 
     |                          sb_0__0_/mux_right_track_10/g3/Y |     MX2X1 | 
     |                          sb_0__0_/mux_right_track_10/g1/A | CLKAND2X2 | 
     |                          sb_0__0_/mux_right_track_10/g1/Y | CLKAND2X2 | 
     |                            cbx_1__0_/cdn_loop_breaker10/A |  CLKBUFX2 | 
     |                            cbx_1__0_/cdn_loop_breaker10/Y |  CLKBUFX2 | 
     |                            sb_1__0_/mux_top_track_10/g3/A |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_10/g3/Y |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_10/g1/A | CLKAND2X2 | 
     |                            sb_1__0_/mux_top_track_10/g1/Y | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_13/g3/B |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_13/g3/Y |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_13/g1/A | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_13/g1/Y | CLKAND2X2 | 
     |                    sb_0__1_/mux_bottom_track_5/INVX1_0_/A |     INVX1 | 
     |                    sb_0__1_/mux_bottom_track_5/INVX1_0_/Y |     INVX1 | 
     |                sb_0__1_/mux_bottom_track_5/mux_l1_in_0_/B |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_5/mux_l1_in_0_/Y |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_5/mux_l2_in_0_/B |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_5/mux_l2_in_0_/Y |     MX2X1 | 
     |                    sb_0__1_/mux_bottom_track_5/INVX4_0_/A |     INVX2 | 
     |                    sb_0__1_/mux_bottom_track_5/INVX4_0_/Y |     INVX2 | 
     |                           sb_0__0_/mux_right_track_6/g3/B |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_6/g3/Y |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_6/g1/A | CLKAND2X2 | 
     |                           sb_0__0_/mux_right_track_6/g1/Y | CLKAND2X2 | 
     |                            sb_1__0_/mux_top_track_14/g3/A |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_14/g3/Y |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_14/g1/A | CLKAND2X2 | 
     |                            sb_1__0_/mux_top_track_14/g1/Y | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_17/g3/B |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_17/g3/Y |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_17/g1/A | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_17/g1/Y | CLKAND2X2 | 
     |                          sb_0__1_/mux_bottom_track_1/g1/B |     MX2X1 | 
     |                          sb_0__1_/mux_bottom_track_1/g1/Y |     MX2X1 | 
     |                          sb_0__1_/mux_bottom_track_1/g4/B |     MX2X1 | 
     |                          sb_0__1_/mux_bottom_track_1/g4/Y |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_2/g1/B |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_2/g1/Y |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_2/g4/B |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_2/g4/Y |     MX2X1 | 
     |                             cbx_1__0_/cdn_loop_breaker2/A |  CLKBUFX2 | 
     |                             cbx_1__0_/cdn_loop_breaker2/Y |  CLKBUFX2 | 
     |                    cbx_1__0_/mux_bottom_ipin_1/INVX1_0_/A |     INVX1 | 
     |                    cbx_1__0_/mux_bottom_ipin_1/INVX1_0_/Y |     INVX1 | 
     |                cbx_1__0_/mux_bottom_ipin_1/mux_l1_in_0_/B |     MX2X1 | 
     |                cbx_1__0_/mux_bottom_ipin_1/mux_l1_in_0_/Y |     MX2X1 | 
     |                cbx_1__0_/mux_bottom_ipin_1/mux_l2_in_0_/B |     MX2X1 | 
     |                cbx_1__0_/mux_bottom_ipin_1/mux_l2_in_0_/Y |     MX2X1 | 
     |                cbx_1__0_/mux_bottom_ipin_1/mux_l3_in_0_/B |     MX2X1 | 
     |                cbx_1__0_/mux_bottom_ipin_1/mux_l3_in_0_/Y |     MX2X1 | 
     |                    cbx_1__0_/mux_bottom_ipin_1/INVX4_0_/A |     INVX2 | 
     |                    cbx_1__0_/mux_bottom_ipin_1/INVX4_0_/Y |     INVX2 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'cbx_1__0_/mux_
             bottom_ipin_1/mux_l3_in_0_/A' to 'cbx_1__0_/mux_bottom_ipin_1/mux_
             l3_in_0_/Y' has been cut . A description of the timing loop 
             follows <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                    cbx_1__0_/mux_bottom_ipin_1/INVX4_0_/Y |     INVX2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker870/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker870/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                                    4/g7/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                                    4/g7/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                                   4/g55/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                                   4/g55/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                                   4/g54/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                                   4/g54/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                             4/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                             4/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                               0_/frac_lut6_mux_0_/g120/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                0_/frac_lut6_mux_0_/g120/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/Y |           | 
     |                                       cdn_loop_breaker2/A |  CLKBUFX2 | 
     |                                       cdn_loop_breaker2/Y |  CLKBUFX2 | 
     |                             sb_0__0_/mux_top_track_2/g1/A |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_2/g1/Y |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_2/g4/B |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_2/g4/Y |     MX2X1 | 
     |                          sb_0__1_/mux_right_track_14/g3/A |     MX2X1 | 
     |                          sb_0__1_/mux_right_track_14/g3/Y |     MX2X1 | 
     |                          sb_0__1_/mux_right_track_14/g1/A | CLKAND2X2 | 
     |                          sb_0__1_/mux_right_track_14/g1/Y | CLKAND2X2 | 
     |                         sb_1__1_/mux_bottom_track_13/g3/A |     MX2X1 | 
     |                         sb_1__1_/mux_bottom_track_13/g3/Y |     MX2X1 | 
     |                         sb_1__1_/mux_bottom_track_13/g1/A | CLKAND2X2 | 
     |                         sb_1__1_/mux_bottom_track_13/g1/Y | CLKAND2X2 | 
     |                            sb_1__0_/mux_left_track_9/g3/B |     MX2X1 | 
     |                            sb_1__0_/mux_left_track_9/g3/Y |     MX2X1 | 
     |                            sb_1__0_/mux_left_track_9/g1/A | CLKAND2X2 | 
     |                            sb_1__0_/mux_left_track_9/g1/Y | CLKAND2X2 | 
     |                             sb_0__0_/mux_top_track_6/g3/A |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_6/g3/Y |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_6/g1/A | CLKAND2X2 | 
     |                             sb_0__0_/mux_top_track_6/g1/Y | CLKAND2X2 | 
     |                          sb_0__1_/mux_right_track_10/g3/A |     MX2X1 | 
     |                          sb_0__1_/mux_right_track_10/g3/Y |     MX2X1 | 
     |                          sb_0__1_/mux_right_track_10/g1/A | CLKAND2X2 | 
     |                          sb_0__1_/mux_right_track_10/g1/Y | CLKAND2X2 | 
     |                          sb_1__1_/mux_bottom_track_9/g3/A |     MX2X1 | 
     |                          sb_1__1_/mux_bottom_track_9/g3/Y |     MX2X1 | 
     |                          sb_1__1_/mux_bottom_track_9/g1/A | CLKAND2X2 | 
     |                          sb_1__1_/mux_bottom_track_9/g1/Y | CLKAND2X2 | 
     |                           sb_1__0_/mux_left_track_13/g3/B |     MX2X1 | 
     |                           sb_1__0_/mux_left_track_13/g3/Y |     MX2X1 | 
     |                           sb_1__0_/mux_left_track_13/g1/A | CLKAND2X2 | 
     |                           sb_1__0_/mux_left_track_13/g1/Y | CLKAND2X2 | 
     |                    cbx_1__0_/mux_bottom_ipin_1/INVX1_3_/A |     INVX1 | 
     |                    cbx_1__0_/mux_bottom_ipin_1/INVX1_3_/Y |     INVX1 | 
     |                cbx_1__0_/mux_bottom_ipin_1/mux_l2_in_1_/B |     MX2X1 | 
     |                cbx_1__0_/mux_bottom_ipin_1/mux_l2_in_1_/Y |     MX2X1 | 
     |                cbx_1__0_/mux_bottom_ipin_1/mux_l3_in_0_/A |     MX2X1 | 
     |                cbx_1__0_/mux_bottom_ipin_1/mux_l3_in_0_/Y |     MX2X1 | 
     |                    cbx_1__0_/mux_bottom_ipin_1/INVX4_0_/A |     INVX2 | 
     |                    cbx_1__0_/mux_bottom_ipin_1/INVX4_0_/Y |     INVX2 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'cby_0__1_/mux_
             left_ipin_1/mux_l3_in_0_/B' to 'cby_0__1_/mux_left_ipin_1/mux_l3_
             in_0_/Y' has been cut . A description of the timing loop follows 
             <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                      cby_0__1_/mux_left_ipin_1/INVX4_0_/Y |     INVX2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker871/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker871/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                                    4/g7/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                                    4/g7/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                                   4/g55/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                                   4/g55/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                                   4/g54/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                                   4/g54/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l3_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                             4/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                             4/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                               0_/frac_lut6_mux_0_/g120/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                0_/frac_lut6_mux_0_/g120/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/Y |           | 
     |                                       cdn_loop_breaker2/A |  CLKBUFX2 | 
     |                                       cdn_loop_breaker2/Y |  CLKBUFX2 | 
     |                             sb_0__0_/mux_top_track_2/g1/A |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_2/g1/Y |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_2/g4/B |     MX2X1 | 
     |                             sb_0__0_/mux_top_track_2/g4/Y |     MX2X1 | 
     |                             cby_0__1_/cdn_loop_breaker2/A |  CLKBUFX2 | 
     |                             cby_0__1_/cdn_loop_breaker2/Y |  CLKBUFX2 | 
     |                      cby_0__1_/mux_left_ipin_1/INVX1_0_/A |     INVX1 | 
     |                      cby_0__1_/mux_left_ipin_1/INVX1_0_/Y |     INVX1 | 
     |                  cby_0__1_/mux_left_ipin_1/mux_l1_in_0_/B |     MX2X1 | 
     |                  cby_0__1_/mux_left_ipin_1/mux_l1_in_0_/Y |     MX2X1 | 
     |                  cby_0__1_/mux_left_ipin_1/mux_l2_in_0_/B |     MX2X1 | 
     |                  cby_0__1_/mux_left_ipin_1/mux_l2_in_0_/Y |     MX2X1 | 
     |                  cby_0__1_/mux_left_ipin_1/mux_l3_in_0_/B |     MX2X1 | 
     |                  cby_0__1_/mux_left_ipin_1/mux_l3_in_0_/Y |     MX2X1 | 
     |                      cby_0__1_/mux_left_ipin_1/INVX4_0_/A |     INVX2 | 
     |                      cby_0__1_/mux_left_ipin_1/INVX4_0_/Y |     INVX2 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'cby_0__1_/mux_
             left_ipin_1/mux_l3_in_0_/A' to 'cby_0__1_/mux_left_ipin_1/mux_l3_
             in_0_/Y' has been cut . A description of the timing loop follows 
             <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                      cby_0__1_/mux_left_ipin_1/INVX4_0_/Y |     INVX2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                   ker41/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                   ker41/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                              5/INVX1_7_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                              5/INVX1_7_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l1_in_3_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l1_in_3_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l2_in_1_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l2_in_1_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l3_in_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l3_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l4_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     MX2X1 | 
     |                                          5/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                             5/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_5_in_ |     INVX1 | 
     |                                             5/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     OR2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                             0_/OR2X1_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     OR2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                             0_/OR2X1_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                       0_/frac_lut6_mux_0_/mux_l6_in_0_/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                        0_/frac_lut6_mux_0_/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                           0_/frac_lut6_mux_0_/INVX1_66_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                           0_/frac_lut6_mux_0_/INVX1_66_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l1_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l1_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l2_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l2_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_2_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_2_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_5/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g1/Y |           | 
     |                       sb_1__0_/mux_top_track_2/INVX1_0_/A |     INVX1 | 
     |                       sb_1__0_/mux_top_track_2/INVX1_0_/Y |     INVX1 | 
     |                   sb_1__0_/mux_top_track_2/mux_l1_in_0_/B |     MX2X1 | 
     |                   sb_1__0_/mux_top_track_2/mux_l1_in_0_/Y |     MX2X1 | 
     |                   sb_1__0_/mux_top_track_2/mux_l2_in_0_/B |     MX2X1 | 
     |                   sb_1__0_/mux_top_track_2/mux_l2_in_0_/Y |     MX2X1 | 
     |                       sb_1__0_/mux_top_track_2/INVX4_0_/A |     INVX2 | 
     |                       sb_1__0_/mux_top_track_2/INVX4_0_/Y |     INVX2 | 
     |                            sb_1__1_/mux_left_track_5/g1/B |     MX2X1 | 
     |                            sb_1__1_/mux_left_track_5/g1/Y |     MX2X1 | 
     |                            sb_1__1_/mux_left_track_5/g4/B |     MX2X1 | 
     |                            sb_1__1_/mux_left_track_5/g4/Y |     MX2X1 | 
     |                         sb_0__1_/mux_bottom_track_13/g3/B |     MX2X1 | 
     |                         sb_0__1_/mux_bottom_track_13/g3/Y |     MX2X1 | 
     |                         sb_0__1_/mux_bottom_track_13/g1/A | CLKAND2X2 | 
     |                         sb_0__1_/mux_bottom_track_13/g1/Y | CLKAND2X2 | 
     |                            cby_0__1_/mux_left_ipin_1/g2/A |   NAND2X1 | 
     |                            cby_0__1_/mux_left_ipin_1/g2/Y |   NAND2X1 | 
     |                  cby_0__1_/mux_left_ipin_1/mux_l3_in_0_/A |     MX2X1 | 
     |                  cby_0__1_/mux_left_ipin_1/mux_l3_in_0_/Y |     MX2X1 | 
     |                      cby_0__1_/mux_left_ipin_1/INVX4_0_/A |     INVX2 | 
     |                      cby_0__1_/mux_left_ipin_1/INVX4_0_/Y |     INVX2 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'sb_0__1_/mux_
             right_track_0/g4/B' to 'sb_0__1_/mux_right_track_0/g4/Y' has been 
             cut . A description of the timing loop follows <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                           sb_0__1_/mux_right_track_0/g4/Y |     MX2X1 | 
     |                             cbx_1__1_/cdn_loop_breaker4/A |  CLKBUFX2 | 
     |                             cbx_1__1_/cdn_loop_breaker4/Y |  CLKBUFX2 | 
     |                       cbx_1__1_/mux_top_ipin_2/INVX1_0_/A |     INVX1 | 
     |                       cbx_1__1_/mux_top_ipin_2/INVX1_0_/Y |     INVX1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l1_in_0_/B |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l1_in_0_/Y |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l2_in_0_/B |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l2_in_0_/Y |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l3_in_0_/B |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l3_in_0_/Y |     MX2X1 | 
     |                       cbx_1__1_/mux_top_ipin_2/INVX4_0_/A |     INVX2 | 
     |                       cbx_1__1_/mux_top_ipin_2/INVX4_0_/Y |     INVX2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker440/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker440/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                   5/g11/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                   5/g11/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                   5/g62/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                   5/g62/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                   5/g87/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                   5/g87/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                   5/g99/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                   5/g99/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                  5/g104/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                  5/g104/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     INVX1 | 
     |                                                  5/g103/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     INVX1 | 
     |                                                  5/g103/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                          5/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                          5/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     INVX1 | 
     |                                             5/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     INVX1 | 
     |                                             5/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     OR2X1 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                             0_/OR2X1_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     OR2X1 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                             0_/OR2X1_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                               0_/frac_lut6_mux_0_/g121/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                0_/frac_lut6_mux_0_/g121/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                                     frac_logic_out_0/g3/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                                     frac_logic_out_0/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                                     frac_logic_out_0/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                                     frac_logic_out_0/g1/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g1/Y |           | 
     |                           sb_0__1_/mux_right_track_0/g1/A |     MX2X1 | 
     |                           sb_0__1_/mux_right_track_0/g1/Y |     MX2X1 | 
     |                           sb_0__1_/mux_right_track_0/g4/B |     MX2X1 | 
     |                           sb_0__1_/mux_right_track_0/g4/Y |     MX2X1 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'sb_0__1_/mux_
             right_track_0/g4/A' to 'sb_0__1_/mux_right_track_0/g4/Y' has been 
             cut . A description of the timing loop follows <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                           sb_0__1_/mux_right_track_0/g4/Y |     MX2X1 | 
     |                             cbx_1__1_/cdn_loop_breaker4/A |  CLKBUFX2 | 
     |                             cbx_1__1_/cdn_loop_breaker4/Y |  CLKBUFX2 | 
     |                       cbx_1__1_/mux_top_ipin_2/INVX1_0_/A |     INVX1 | 
     |                       cbx_1__1_/mux_top_ipin_2/INVX1_0_/Y |     INVX1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l1_in_0_/B |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l1_in_0_/Y |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l2_in_0_/B |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l2_in_0_/Y |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l3_in_0_/B |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l3_in_0_/Y |     MX2X1 | 
     |                       cbx_1__1_/mux_top_ipin_2/INVX4_0_/A |     INVX2 | 
     |                       cbx_1__1_/mux_top_ipin_2/INVX4_0_/Y |     INVX2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker218/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker218/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                              5/INVX1_8_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                              5/INVX1_8_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          5/mux_l1_in_4_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          5/mux_l1_in_4_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          5/mux_l2_in_2_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          5/mux_l2_in_2_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          5/mux_l3_in_1_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          5/mux_l3_in_1_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          5/mux_l4_in_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          5/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          5/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          5/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          5/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          5/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                             5/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                             5/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     OR2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                             0_/OR2X1_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     OR2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                             0_/OR2X1_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                       0_/frac_lut6_mux_0_/mux_l6_in_0_/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                        0_/frac_lut6_mux_0_/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                           0_/frac_lut6_mux_0_/INVX1_66_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                           0_/frac_lut6_mux_0_/INVX1_66_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l1_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l1_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l2_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                           frac_logic_out_0/mux_l2_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_2_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     INVX1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                               frac_logic_out_0/INVX1_2_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g1/Y |           | 
     |                            sb_0__0_/mux_top_track_16/g3/B |     MX2X1 | 
     |                            sb_0__0_/mux_top_track_16/g3/Y |     MX2X1 | 
     |                            sb_0__0_/mux_top_track_16/g1/A | CLKAND2X2 | 
     |                            sb_0__0_/mux_top_track_16/g1/Y | CLKAND2X2 | 
     |                           sb_0__1_/mux_right_track_0/g5/A | CLKAND2X2 | 
     |                           sb_0__1_/mux_right_track_0/g5/Y | CLKAND2X2 | 
     |                           sb_0__1_/mux_right_track_0/g4/A |     MX2X1 | 
     |                           sb_0__1_/mux_right_track_0/g4/Y |     MX2X1 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'sb_1__1_/mux_
             left_track_1/mux_l2_in_0_/B' to 'sb_1__1_/mux_left_track_1/mux_l2_
             in_0_/Y' has been cut . A description of the timing loop follows 
             <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                      sb_1__1_/mux_left_track_1/INVX4_0_/Y |     INVX2 | 
     |                             cbx_1__1_/cdn_loop_breaker5/A |  CLKBUFX2 | 
     |                             cbx_1__1_/cdn_loop_breaker5/Y |  CLKBUFX2 | 
     |                       cbx_1__1_/mux_top_ipin_2/INVX1_1_/A |     INVX1 | 
     |                       cbx_1__1_/mux_top_ipin_2/INVX1_1_/Y |     INVX1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l1_in_0_/A |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l1_in_0_/Y |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l2_in_0_/B |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l2_in_0_/Y |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l3_in_0_/B |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l3_in_0_/Y |     MX2X1 | 
     |                       cbx_1__1_/mux_top_ipin_2/INVX4_0_/A |     INVX2 | 
     |                       cbx_1__1_/mux_top_ipin_2/INVX4_0_/Y |     INVX2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker770/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker770/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                                    4/g9/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                                    4/g9/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                                   4/g55/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                                   4/g55/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                                   4/g75/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                                   4/g75/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                                   4/g74/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                                   4/g74/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l4_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l5_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     MX2X1 | 
     |                                          4/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                             4/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_3_in_ |     INVX1 | 
     |                                             4/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                               0_/frac_lut6_mux_0_/g120/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                0_/frac_lut6_mux_0_/g120/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_3/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_1/g1/Y |           | 
     |                                       cdn_loop_breaker1/A |  CLKBUFX2 | 
     |                                       cdn_loop_breaker1/Y |  CLKBUFX2 | 
     |                             sb_1__0_/mux_top_track_6/g3/B |     MX2X1 | 
     |                             sb_1__0_/mux_top_track_6/g3/Y |     MX2X1 | 
     |                             sb_1__0_/mux_top_track_6/g1/A | CLKAND2X2 | 
     |                             sb_1__0_/mux_top_track_6/g1/Y | CLKAND2X2 | 
     |                      sb_1__1_/mux_left_track_9/INVX1_0_/A |     INVX1 | 
     |                      sb_1__1_/mux_left_track_9/INVX1_0_/Y |     INVX1 | 
     |                  sb_1__1_/mux_left_track_9/mux_l1_in_0_/B |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_9/mux_l1_in_0_/Y |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_9/mux_l2_in_0_/B |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_9/mux_l2_in_0_/Y |     MX2X1 | 
     |                      sb_1__1_/mux_left_track_9/INVX4_0_/A |     INVX2 | 
     |                      sb_1__1_/mux_left_track_9/INVX4_0_/Y |     INVX2 | 
     |                    sb_0__1_/mux_bottom_track_9/INVX1_0_/A |     INVX1 | 
     |                    sb_0__1_/mux_bottom_track_9/INVX1_0_/Y |     INVX1 | 
     |                sb_0__1_/mux_bottom_track_9/mux_l1_in_0_/B |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_9/mux_l1_in_0_/Y |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_9/mux_l2_in_0_/B |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_9/mux_l2_in_0_/Y |     MX2X1 | 
     |                    sb_0__1_/mux_bottom_track_9/INVX4_0_/A |     INVX2 | 
     |                    sb_0__1_/mux_bottom_track_9/INVX4_0_/Y |     INVX2 | 
     |                          sb_0__0_/mux_right_track_10/g3/B |     MX2X1 | 
     |                          sb_0__0_/mux_right_track_10/g3/Y |     MX2X1 | 
     |                          sb_0__0_/mux_right_track_10/g1/A | CLKAND2X2 | 
     |                          sb_0__0_/mux_right_track_10/g1/Y | CLKAND2X2 | 
     |                            cbx_1__0_/cdn_loop_breaker10/A |  CLKBUFX2 | 
     |                            cbx_1__0_/cdn_loop_breaker10/Y |  CLKBUFX2 | 
     |                            sb_1__0_/mux_top_track_10/g3/A |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_10/g3/Y |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_10/g1/A | CLKAND2X2 | 
     |                            sb_1__0_/mux_top_track_10/g1/Y | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_13/g3/B |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_13/g3/Y |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_13/g1/A | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_13/g1/Y | CLKAND2X2 | 
     |                    sb_0__1_/mux_bottom_track_5/INVX1_0_/A |     INVX1 | 
     |                    sb_0__1_/mux_bottom_track_5/INVX1_0_/Y |     INVX1 | 
     |                sb_0__1_/mux_bottom_track_5/mux_l1_in_0_/B |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_5/mux_l1_in_0_/Y |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_5/mux_l2_in_0_/B |     MX2X1 | 
     |                sb_0__1_/mux_bottom_track_5/mux_l2_in_0_/Y |     MX2X1 | 
     |                    sb_0__1_/mux_bottom_track_5/INVX4_0_/A |     INVX2 | 
     |                    sb_0__1_/mux_bottom_track_5/INVX4_0_/Y |     INVX2 | 
     |                           sb_0__0_/mux_right_track_6/g3/B |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_6/g3/Y |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_6/g1/A | CLKAND2X2 | 
     |                           sb_0__0_/mux_right_track_6/g1/Y | CLKAND2X2 | 
     |                            sb_1__0_/mux_top_track_14/g3/A |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_14/g3/Y |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_14/g1/A | CLKAND2X2 | 
     |                            sb_1__0_/mux_top_track_14/g1/Y | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_17/g3/B |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_17/g3/Y |     MX2X1 | 
     |                           sb_1__1_/mux_left_track_17/g1/A | CLKAND2X2 | 
     |                           sb_1__1_/mux_left_track_17/g1/Y | CLKAND2X2 | 
     |                          sb_0__1_/mux_bottom_track_1/g1/B |     MX2X1 | 
     |                          sb_0__1_/mux_bottom_track_1/g1/Y |     MX2X1 | 
     |                          sb_0__1_/mux_bottom_track_1/g4/B |     MX2X1 | 
     |                          sb_0__1_/mux_bottom_track_1/g4/Y |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_2/g1/B |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_2/g1/Y |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_2/g4/B |     MX2X1 | 
     |                           sb_0__0_/mux_right_track_2/g4/Y |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_18/g3/A |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_18/g3/Y |     MX2X1 | 
     |                            sb_1__0_/mux_top_track_18/g1/A | CLKAND2X2 | 
     |                            sb_1__0_/mux_top_track_18/g1/Y | CLKAND2X2 | 
     |                      sb_1__1_/mux_left_track_1/INVX1_0_/A |     INVX1 | 
     |                      sb_1__1_/mux_left_track_1/INVX1_0_/Y |     INVX1 | 
     |                  sb_1__1_/mux_left_track_1/mux_l1_in_0_/B |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_1/mux_l1_in_0_/Y |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_1/mux_l2_in_0_/B |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_1/mux_l2_in_0_/Y |     MX2X1 | 
     |                      sb_1__1_/mux_left_track_1/INVX4_0_/A |     INVX2 | 
     |                      sb_1__1_/mux_left_track_1/INVX4_0_/Y |     INVX2 | 
     +-----------------------------------------------------------------------+ 
--> WARNING: A timing loop was found in the design. The arc from 'sb_1__1_/mux_
             left_track_1/mux_l2_in_0_/A' to 'sb_1__1_/mux_left_track_1/mux_l2_
             in_0_/Y' has been cut . A description of the timing loop follows 
             <TA-112>.
     +-----------------------------------------------------------------------+ 
     |                            Pin                            |   Cell    | 
     |-----------------------------------------------------------+-----------| 
     |                      sb_1__1_/mux_left_track_1/INVX4_0_/Y |     INVX2 | 
     |                             cbx_1__1_/cdn_loop_breaker5/A |  CLKBUFX2 | 
     |                             cbx_1__1_/cdn_loop_breaker5/Y |  CLKBUFX2 | 
     |                       cbx_1__1_/mux_top_ipin_2/INVX1_1_/A |     INVX1 | 
     |                       cbx_1__1_/mux_top_ipin_2/INVX1_1_/Y |     INVX1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l1_in_0_/A |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l1_in_0_/Y |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l2_in_0_/B |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l2_in_0_/Y |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l3_in_0_/B |     MX2X1 | 
     |                   cbx_1__1_/mux_top_ipin_2/mux_l3_in_0_/Y |     MX2X1 | 
     |                       cbx_1__1_/mux_top_ipin_2/INVX4_0_/A |     INVX2 | 
     |                       cbx_1__1_/mux_top_ipin_2/INVX4_0_/Y |     INVX2 | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker440/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/cdn_loop_brea |  CLKBUFX2 | 
     |                                                  ker440/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                   5/g11/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                   5/g11/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                   5/g62/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                   5/g62/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                   5/g87/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                   5/g87/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                   5/g99/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                   5/g99/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                  5/g104/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                                  5/g104/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     INVX1 | 
     |                                                  5/g103/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     INVX1 | 
     |                                                  5/g103/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                          5/mux_l6_in_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     MX2X1 | 
     |                                          5/mux_l6_in_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     INVX1 | 
     |                                             5/INVX1_60_/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/mux_fle_8_in_ |     INVX1 | 
     |                                             5/INVX1_60_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     OR2X1 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                             0_/OR2X1_0_/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     OR2X1 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                             0_/OR2X1_0_/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                               0_/frac_lut6_mux_0_/g121/S0 |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/logi |           | 
     | cal_tile_clb_mode_default__fle_mode_physical__fabric_mode |           | 
     | _default__frac_logic_mode_default__frac_lut6_0/frac_lut6_ |           | 
     |                                0_/frac_lut6_mux_0_/g121/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                                     frac_logic_out_0/g3/B |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                                     frac_logic_out_0/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                                     frac_logic_out_0/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     | e_mode_physical__fabric_0/logical_tile_clb_mode_default__ |           | 
     | fle_mode_physical__fabric_mode_default__frac_logic_0/mux_ |           | 
     |                                     frac_logic_out_0/g1/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g3/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ |     MX2X1 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g3/Y |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g1/A |           | 
     | grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_ | CLKAND2X2 | 
     | clb_mode_default__fle_8/logical_tile_clb_mode_default__fl |           | 
     |           e_mode_physical__fabric_0/mux_fabric_out_0/g1/Y |           | 
     |                      sb_1__1_/mux_left_track_1/INVX1_2_/A |     INVX1 | 
     |                      sb_1__1_/mux_left_track_1/INVX1_2_/Y |     INVX1 | 
     |                  sb_1__1_/mux_left_track_1/mux_l1_in_1_/B |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_1/mux_l1_in_1_/Y |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_1/mux_l2_in_0_/A |     MX2X1 | 
     |                  sb_1__1_/mux_left_track_1/mux_l2_in_0_/Y |     MX2X1 | 
     |                      sb_1__1_/mux_left_track_1/INVX4_0_/A |     INVX2 | 
     |                      sb_1__1_/mux_left_track_1/INVX4_0_/Y |     INVX2 | 
     +-----------------------------------------------------------------------+ 
