Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May  8 23:05:51 2019
| Host         : Lenovo-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.238   -39177.625                  42291                95185        0.019        0.000                      0                95185        0.750        0.000                       0                 22340  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -3.238   -39177.625                  42291                95185        0.019        0.000                      0                95185        0.750        0.000                       0                 22340  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :        42291  Failing Endpoints,  Worst Slack       -3.238ns,  Total Violation   -39177.627ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.238ns  (required time - arrival time)
  Source:                 system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/q1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 1.615ns (22.970%)  route 5.416ns (77.030%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 6.734 - 4.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.722     3.016    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ap_clk
    SLICE_X85Y51         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.456     3.472 f  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[3]/Q
                         net (fo=103, routed)         1.024     4.496    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_12_U/Conv_16_26_32_3_sLf8_ram_U/ib_mid2_reg_4462_pp2_iter2_reg_reg[4][3]
    SLICE_X83Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.620 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_12_U/Conv_16_26_32_3_sLf8_ram_U/reg_2299[7]_i_3/O
                         net (fo=11, routed)          0.723     5.343    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ib_mid2_reg_4462_pp2_iter2_reg_reg[3]
    SLICE_X80Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.467 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_17__8/O
                         net (fo=22, routed)          0.838     6.305    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_17__8_n_14
    SLICE_X68Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.429 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_6__10/O
                         net (fo=168, routed)         1.529     7.958    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_256_383_5_5/A2
    SLICE_X82Y36         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     8.082 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_256_383_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000     8.082    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_256_383_5_5/SPO0
    SLICE_X82Y36         MUXF7 (Prop_muxf7_I0_O)      0.241     8.323 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_256_383_5_5/F7.SP/O
                         net (fo=1, routed)           0.851     9.174    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_256_383_5_5_n_15
    SLICE_X67Y39         LUT5 (Prop_lut5_I4_O)        0.298     9.472 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/q1[5]_i_2__11/O
                         net (fo=1, routed)           0.451     9.923    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/q1[5]_i_2__11_n_14
    SLICE_X67Y39         LUT5 (Prop_lut5_I2_O)        0.124    10.047 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/q1[5]_i_1__11/O
                         net (fo=1, routed)           0.000    10.047    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/q1[5]_i_1__11_n_14
    SLICE_X67Y39         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/q1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.555     6.734    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ap_clk
    SLICE_X67Y39         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/q1_reg[5]/C
                         clock pessimism              0.115     6.849    
                         clock uncertainty           -0.070     6.780    
    SLICE_X67Y39         FDRE (Setup_fdre_C_D)        0.029     6.809    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/q1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.809    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                 -3.238    

Slack (VIOLATED) :        -3.214ns  (required time - arrival time)
  Source:                 system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/q1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.069ns  (logic 1.615ns (22.848%)  route 5.454ns (77.152%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 6.797 - 4.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.722     3.016    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ap_clk
    SLICE_X85Y50         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[0]/Q
                         net (fo=66, routed)          0.851     4.323    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_5_U/Conv_16_26_32_3_sLf8_ram_U/ib_mid2_reg_4462_pp2_iter2_reg_reg[4][0]
    SLICE_X87Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.447 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_5_U/Conv_16_26_32_3_sLf8_ram_U/reg_2355[7]_i_2/O
                         net (fo=15, routed)          1.228     5.675    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/ib_mid2_reg_4462_pp2_iter2_reg_reg[0]
    SLICE_X89Y40         LUT6 (Prop_lut6_I2_O)        0.124     5.799 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_17__0/O
                         net (fo=22, routed)          0.869     6.669    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_17__0_n_14
    SLICE_X99Y36         LUT3 (Prop_lut3_I1_O)        0.124     6.793 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_7__0/O
                         net (fo=168, routed)         1.352     8.145    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0/A1
    SLICE_X98Y30         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     8.269 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000     8.269    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0/SPO0
    SLICE_X98Y30         MUXF7 (Prop_muxf7_I0_O)      0.241     8.510 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0/F7.SP/O
                         net (fo=1, routed)           0.555     9.065    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_n_15
    SLICE_X101Y32        LUT5 (Prop_lut5_I4_O)        0.298     9.363 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/q1[0]_i_3__9/O
                         net (fo=1, routed)           0.598     9.961    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/q1[0]_i_3__9_n_14
    SLICE_X103Y32        LUT5 (Prop_lut5_I4_O)        0.124    10.085 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/q1[0]_i_1__21/O
                         net (fo=1, routed)           0.000    10.085    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/q1[0]_i_1__21_n_14
    SLICE_X103Y32        FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/q1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.617     6.797    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/ap_clk
    SLICE_X103Y32        FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/q1_reg[0]/C
                         clock pessimism              0.115     6.911    
                         clock uncertainty           -0.070     6.842    
    SLICE_X103Y32        FDRE (Setup_fdre_C_D)        0.029     6.871    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/q1_reg[0]
  -------------------------------------------------------------------
                         required time                          6.871    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                 -3.214    

Slack (VIOLATED) :        -3.178ns  (required time - arrival time)
  Source:                 system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.940ns  (logic 1.587ns (22.868%)  route 5.353ns (77.132%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 6.722 - 4.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.740     3.034    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ap_clk
    SLICE_X85Y49         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y49         FDRE (Prop_fdre_C_Q)         0.456     3.490 f  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[1]/Q
                         net (fo=88, routed)          0.996     4.486    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ib_mid2_reg_4462_pp2_iter2_reg_reg[4][1]
    SLICE_X80Y50         LUT4 (Prop_lut4_I2_O)        0.124     4.610 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_27__1/O
                         net (fo=8, routed)           0.866     5.476    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[7]_0
    SLICE_X85Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.600 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_28__1/O
                         net (fo=6, routed)           0.516     6.115    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_28__1_n_14
    SLICE_X84Y58         LUT5 (Prop_lut5_I3_O)        0.124     6.239 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_25__10/O
                         net (fo=1, routed)           0.291     6.530    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_25__10_n_14
    SLICE_X85Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.654 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_14__8/O
                         net (fo=56, routed)          1.532     8.186    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_256_383_3_3/DPRA1
    SLICE_X90Y64         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     8.310 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_256_383_3_3/DP.HIGH/O
                         net (fo=1, routed)           0.000     8.310    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_256_383_3_3/DPO1
    SLICE_X90Y64         MUXF7 (Prop_muxf7_I1_O)      0.214     8.524 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_256_383_3_3/F7.DP/O
                         net (fo=1, routed)           1.153     9.677    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_256_383_3_3_n_14
    SLICE_X88Y61         LUT6 (Prop_lut6_I1_O)        0.297     9.974 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0[3]_i_1__9/O
                         net (fo=1, routed)           0.000     9.974    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0[3]_i_1__9_n_14
    SLICE_X88Y61         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.543     6.722    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ap_clk
    SLICE_X88Y61         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[3]/C
                         clock pessimism              0.115     6.837    
                         clock uncertainty           -0.070     6.767    
    SLICE_X88Y61         FDRE (Setup_fdre_C_D)        0.029     6.796    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[3]
  -------------------------------------------------------------------
                         required time                          6.796    
                         arrival time                          -9.974    
  -------------------------------------------------------------------
                         slack                                 -3.178    

Slack (VIOLATED) :        -3.175ns  (required time - arrival time)
  Source:                 system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 1.587ns (22.881%)  route 5.349ns (77.119%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 6.721 - 4.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.740     3.034    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ap_clk
    SLICE_X85Y49         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y49         FDRE (Prop_fdre_C_Q)         0.456     3.490 f  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[1]/Q
                         net (fo=88, routed)          0.996     4.486    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ib_mid2_reg_4462_pp2_iter2_reg_reg[4][1]
    SLICE_X80Y50         LUT4 (Prop_lut4_I2_O)        0.124     4.610 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_27__1/O
                         net (fo=8, routed)           0.866     5.476    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[7]_0
    SLICE_X85Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.600 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_28__1/O
                         net (fo=6, routed)           0.516     6.115    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_28__1_n_14
    SLICE_X84Y58         LUT5 (Prop_lut5_I3_O)        0.124     6.239 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_25__10/O
                         net (fo=1, routed)           0.291     6.530    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_25__10_n_14
    SLICE_X85Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.654 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_14__8/O
                         net (fo=56, routed)          1.624     8.278    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_4_4/DPRA1
    SLICE_X82Y74         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     8.402 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_4_4/DP.HIGH/O
                         net (fo=1, routed)           0.000     8.402    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_4_4/DPO1
    SLICE_X82Y74         MUXF7 (Prop_muxf7_I1_O)      0.214     8.616 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_4_4/F7.DP/O
                         net (fo=1, routed)           1.057     9.673    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_4_4_n_14
    SLICE_X83Y62         LUT6 (Prop_lut6_I5_O)        0.297     9.970 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0[4]_i_1__9/O
                         net (fo=1, routed)           0.000     9.970    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0[4]_i_1__9_n_14
    SLICE_X83Y62         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.542     6.721    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ap_clk
    SLICE_X83Y62         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[4]/C
                         clock pessimism              0.115     6.836    
                         clock uncertainty           -0.070     6.766    
    SLICE_X83Y62         FDRE (Setup_fdre_C_D)        0.029     6.795    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[4]
  -------------------------------------------------------------------
                         required time                          6.795    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                 -3.175    

Slack (VIOLATED) :        -3.175ns  (required time - arrival time)
  Source:                 system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.130ns  (logic 1.711ns (23.998%)  route 5.419ns (76.002%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 6.783 - 4.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.722     3.016    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ap_clk
    SLICE_X85Y50         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[4]/Q
                         net (fo=103, routed)         0.989     4.461    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ib_mid2_reg_4462_pp2_iter2_reg_reg[4][4]
    SLICE_X85Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.585 f  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_27__4/O
                         net (fo=12, routed)          0.478     5.064    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ib_mid2_reg_4462_pp2_iter2_reg_reg[2]_0
    SLICE_X87Y52         LUT5 (Prop_lut5_I2_O)        0.124     5.188 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_25__19/O
                         net (fo=8, routed)           0.517     5.705    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_25__19_n_14
    SLICE_X87Y52         LUT5 (Prop_lut5_I1_O)        0.124     5.829 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_23__20/O
                         net (fo=1, routed)           0.437     6.266    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_23__20_n_14
    SLICE_X88Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.390 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_14__23/O
                         net (fo=56, routed)          1.900     8.290    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_128_255_5_5/DPRA1
    SLICE_X102Y64        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     8.414 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_128_255_5_5/DP.HIGH/O
                         net (fo=1, routed)           0.000     8.414    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_128_255_5_5/DPO1
    SLICE_X102Y64        MUXF7 (Prop_muxf7_I1_O)      0.214     8.628 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_128_255_5_5/F7.DP/O
                         net (fo=1, routed)           0.559     9.187    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_128_255_5_5_n_14
    SLICE_X101Y64        LUT6 (Prop_lut6_I0_O)        0.297     9.484 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/q0[5]_i_3__1/O
                         net (fo=1, routed)           0.538    10.022    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/q0[5]_i_3__1_n_14
    SLICE_X99Y62         LUT6 (Prop_lut6_I5_O)        0.124    10.146 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/q0[5]_i_1__7/O
                         net (fo=1, routed)           0.000    10.146    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/q0[5]_i_1__7_n_14
    SLICE_X99Y62         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.604     6.783    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ap_clk
    SLICE_X99Y62         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[5]/C
                         clock pessimism              0.229     7.012    
                         clock uncertainty           -0.070     6.942    
    SLICE_X99Y62         FDRE (Setup_fdre_C_D)        0.029     6.971    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[5]
  -------------------------------------------------------------------
                         required time                          6.971    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                 -3.175    

Slack (VIOLATED) :        -3.167ns  (required time - arrival time)
  Source:                 system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.126ns  (logic 1.711ns (24.010%)  route 5.415ns (75.990%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=3 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 6.785 - 4.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.722     3.016    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ap_clk
    SLICE_X85Y50         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y50         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[4]/Q
                         net (fo=103, routed)         0.989     4.461    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ib_mid2_reg_4462_pp2_iter2_reg_reg[4][4]
    SLICE_X85Y51         LUT4 (Prop_lut4_I1_O)        0.124     4.585 f  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_27__4/O
                         net (fo=12, routed)          0.478     5.064    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ib_mid2_reg_4462_pp2_iter2_reg_reg[2]_0
    SLICE_X87Y52         LUT5 (Prop_lut5_I2_O)        0.124     5.188 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_25__19/O
                         net (fo=8, routed)           0.517     5.705    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_25__19_n_14
    SLICE_X87Y52         LUT5 (Prop_lut5_I1_O)        0.124     5.829 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_23__20/O
                         net (fo=1, routed)           0.437     6.266    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_23__20_n_14
    SLICE_X88Y52         LUT6 (Prop_lut6_I4_O)        0.124     6.390 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_14__23/O
                         net (fo=56, routed)          1.672     8.062    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_128_255_1_1/DPRA1
    SLICE_X94Y63         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     8.186 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_128_255_1_1/DP.HIGH/O
                         net (fo=1, routed)           0.000     8.186    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_128_255_1_1/DPO1
    SLICE_X94Y63         MUXF7 (Prop_muxf7_I1_O)      0.214     8.400 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_128_255_1_1/F7.DP/O
                         net (fo=1, routed)           0.880     9.280    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_128_255_1_1_n_14
    SLICE_X103Y60        LUT6 (Prop_lut6_I0_O)        0.297     9.577 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/q0[1]_i_3__1/O
                         net (fo=1, routed)           0.441    10.018    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/q0[1]_i_3__1_n_14
    SLICE_X101Y60        LUT6 (Prop_lut6_I5_O)        0.124    10.142 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/q0[1]_i_1__7/O
                         net (fo=1, routed)           0.000    10.142    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/q0[1]_i_1__7_n_14
    SLICE_X101Y60        FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.606     6.785    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ap_clk
    SLICE_X101Y60        FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[1]/C
                         clock pessimism              0.229     7.014    
                         clock uncertainty           -0.070     6.944    
    SLICE_X101Y60        FDRE (Setup_fdre_C_D)        0.031     6.975    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                          6.975    
                         arrival time                         -10.142    
  -------------------------------------------------------------------
                         slack                                 -3.167    

Slack (VIOLATED) :        -3.166ns  (required time - arrival time)
  Source:                 system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/q1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 1.615ns (23.420%)  route 5.281ns (76.580%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 6.656 - 4.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.722     3.016    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ap_clk
    SLICE_X85Y51         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[3]/Q
                         net (fo=103, routed)         0.938     4.410    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/ib_mid2_reg_4462_pp2_iter2_reg_reg[4][3]
    SLICE_X84Y50         LUT4 (Prop_lut4_I2_O)        0.124     4.534 f  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/q0[7]_i_3__2/O
                         net (fo=13, routed)          0.663     5.197    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[0]_0
    SLICE_X80Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.321 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_17__16/O
                         net (fo=22, routed)          0.822     6.144    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_17__16_n_14
    SLICE_X61Y52         LUT3 (Prop_lut3_I1_O)        0.124     6.268 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_8__20/O
                         net (fo=168, routed)         1.586     7.854    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_4_4/A0
    SLICE_X46Y58         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.978 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_4_4/SP.LOW/O
                         net (fo=1, routed)           0.000     7.978    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_4_4/SPO0
    SLICE_X46Y58         MUXF7 (Prop_muxf7_I0_O)      0.241     8.219 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_4_4/F7.SP/O
                         net (fo=1, routed)           0.604     8.823    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_4_4_n_15
    SLICE_X48Y54         LUT5 (Prop_lut5_I4_O)        0.298     9.121 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/q1[4]_i_3__26/O
                         net (fo=1, routed)           0.667     9.788    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/q1[4]_i_3__26_n_14
    SLICE_X48Y54         LUT5 (Prop_lut5_I4_O)        0.124     9.912 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/q1[4]_i_1__5/O
                         net (fo=1, routed)           0.000     9.912    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/q1[4]_i_1__5_n_14
    SLICE_X48Y54         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/q1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.477     6.656    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/ap_clk
    SLICE_X48Y54         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/q1_reg[4]/C
                         clock pessimism              0.129     6.785    
                         clock uncertainty           -0.070     6.715    
    SLICE_X48Y54         FDRE (Setup_fdre_C_D)        0.031     6.746    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/q1_reg[4]
  -------------------------------------------------------------------
                         required time                          6.746    
                         arrival time                          -9.912    
  -------------------------------------------------------------------
                         slack                                 -3.166    

Slack (VIOLATED) :        -3.152ns  (required time - arrival time)
  Source:                 system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.913ns  (logic 1.587ns (22.957%)  route 5.326ns (77.043%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 6.721 - 4.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.740     3.034    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ap_clk
    SLICE_X85Y49         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y49         FDRE (Prop_fdre_C_Q)         0.456     3.490 f  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[1]/Q
                         net (fo=88, routed)          0.996     4.486    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ib_mid2_reg_4462_pp2_iter2_reg_reg[4][1]
    SLICE_X80Y50         LUT4 (Prop_lut4_I2_O)        0.124     4.610 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_27__1/O
                         net (fo=8, routed)           0.866     5.476    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[7]_0
    SLICE_X85Y57         LUT5 (Prop_lut5_I0_O)        0.124     5.600 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_28__1/O
                         net (fo=6, routed)           0.516     6.115    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_28__1_n_14
    SLICE_X84Y58         LUT5 (Prop_lut5_I3_O)        0.124     6.239 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_25__10/O
                         net (fo=1, routed)           0.291     6.530    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_25__10_n_14
    SLICE_X85Y59         LUT3 (Prop_lut3_I2_O)        0.124     6.654 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_14__8/O
                         net (fo=56, routed)          1.549     8.204    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_256_383_0_0/DPRA1
    SLICE_X92Y64         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     8.328 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_256_383_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     8.328    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_256_383_0_0/DPO1
    SLICE_X92Y64         MUXF7 (Prop_muxf7_I1_O)      0.214     8.542 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_256_383_0_0/F7.DP/O
                         net (fo=1, routed)           1.108     9.650    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_256_383_0_0_n_14
    SLICE_X88Y62         LUT6 (Prop_lut6_I1_O)        0.297     9.947 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0[0]_i_1__9/O
                         net (fo=1, routed)           0.000     9.947    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0[0]_i_1__9_n_14
    SLICE_X88Y62         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.542     6.721    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ap_clk
    SLICE_X88Y62         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[0]/C
                         clock pessimism              0.115     6.836    
                         clock uncertainty           -0.070     6.766    
    SLICE_X88Y62         FDRE (Setup_fdre_C_D)        0.029     6.795    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          6.795    
                         arrival time                          -9.947    
  -------------------------------------------------------------------
                         slack                                 -3.152    

Slack (VIOLATED) :        -3.142ns  (required time - arrival time)
  Source:                 system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/q1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.936ns  (logic 1.615ns (23.284%)  route 5.321ns (76.716%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=1 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 6.733 - 4.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.722     3.016    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ap_clk
    SLICE_X85Y51         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y51         FDRE (Prop_fdre_C_Q)         0.456     3.472 f  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ib_mid2_reg_4462_pp2_iter2_reg_reg[3]/Q
                         net (fo=103, routed)         1.024     4.496    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_12_U/Conv_16_26_32_3_sLf8_ram_U/ib_mid2_reg_4462_pp2_iter2_reg_reg[4][3]
    SLICE_X83Y50         LUT4 (Prop_lut4_I0_O)        0.124     4.620 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_12_U/Conv_16_26_32_3_sLf8_ram_U/reg_2299[7]_i_3/O
                         net (fo=11, routed)          0.723     5.343    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ib_mid2_reg_4462_pp2_iter2_reg_reg[3]
    SLICE_X80Y43         LUT6 (Prop_lut6_I0_O)        0.124     5.467 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_17__8/O
                         net (fo=22, routed)          0.838     6.305    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_17__8_n_14
    SLICE_X68Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.429 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_6__10/O
                         net (fo=168, routed)         1.325     7.753    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_2_2/A2
    SLICE_X82Y37         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.124     7.877 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_2_2/SP.LOW/O
                         net (fo=1, routed)           0.000     7.877    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_2_2/SPO0
    SLICE_X82Y37         MUXF7 (Prop_muxf7_I0_O)      0.241     8.118 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_2_2/F7.SP/O
                         net (fo=1, routed)           0.838     8.956    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_2_2_n_15
    SLICE_X63Y38         LUT5 (Prop_lut5_I4_O)        0.298     9.254 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/q1[2]_i_3__17/O
                         net (fo=1, routed)           0.574     9.828    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/q1[2]_i_3__17_n_14
    SLICE_X63Y40         LUT5 (Prop_lut5_I4_O)        0.124     9.952 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/q1[2]_i_1__11/O
                         net (fo=1, routed)           0.000     9.952    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/q1[2]_i_1__11_n_14
    SLICE_X63Y40         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/q1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.554     6.734    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ap_clk
    SLICE_X63Y40         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/q1_reg[2]/C
                         clock pessimism              0.115     6.848    
                         clock uncertainty           -0.070     6.779    
    SLICE_X63Y40         FDRE (Setup_fdre_C_D)        0.031     6.810    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/q1_reg[2]
  -------------------------------------------------------------------
                         required time                          6.810    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                 -3.142    

Slack (VIOLATED) :        -3.140ns  (required time - arrival time)
  Source:                 system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ap_enable_reg_pp2_iter3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 1.386ns (20.074%)  route 5.518ns (79.926%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 6.724 - 4.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.740     3.034    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ap_clk
    SLICE_X82Y48         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ap_enable_reg_pp2_iter3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y48         FDRE (Prop_fdre_C_Q)         0.518     3.552 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/ap_enable_reg_pp2_iter3_reg/Q
                         net (fo=131, routed)         0.827     4.379    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_9_U/Conv_16_26_32_3_sLf8_ram_U/ap_enable_reg_pp2_iter3
    SLICE_X83Y48         LUT4 (Prop_lut4_I2_O)        0.124     4.503 f  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_9_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_18__15/O
                         net (fo=45, routed)          0.805     5.307    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/ib_mid2_reg_4462_pp2_iter2_reg_reg[1]
    SLICE_X84Y52         LUT5 (Prop_lut5_I4_O)        0.124     5.431 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/q0[7]_i_3__1/O
                         net (fo=11, routed)          0.641     6.072    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[0]_3
    SLICE_X87Y53         LUT5 (Prop_lut5_I1_O)        0.124     6.196 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_24__15/O
                         net (fo=1, routed)           0.295     6.491    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_24__15_n_14
    SLICE_X88Y53         LUT3 (Prop_lut3_I2_O)        0.124     6.615 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_0_0_i_14__11/O
                         net (fo=56, routed)          1.379     7.994    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_31_0_0__2/DPRA1
    SLICE_X90Y57         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     8.118 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_31_0_0__2/DP/O
                         net (fo=1, routed)           0.908     9.025    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_31_0_0__2_n_14
    SLICE_X89Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.149 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/q0[3]_i_2__17/O
                         net (fo=1, routed)           0.665     9.814    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/q0[3]_i_2__17_n_14
    SLICE_X89Y57         LUT6 (Prop_lut6_I0_O)        0.124     9.938 r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/q0[3]_i_1__4/O
                         net (fo=1, routed)           0.000     9.938    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/q0[3]_i_1__4_n_14
    SLICE_X89Y57         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       1.545     6.724    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/ap_clk
    SLICE_X89Y57         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[3]/C
                         clock pessimism              0.115     6.839    
                         clock uncertainty           -0.070     6.769    
    SLICE_X89Y57         FDRE (Setup_fdre_C_D)        0.029     6.798    system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/q0_reg[3]
  -------------------------------------------------------------------
                         required time                          6.798    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                 -3.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_U/FC_1152_128_s_A_VbAo_ram_U/q0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_load_reg_6055_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.643%)  route 0.156ns (51.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.559     0.895    system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_U/FC_1152_128_s_A_VbAo_ram_U/ap_clk
    SLICE_X50Y1          FDRE                                         r  system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_U/FC_1152_128_s_A_VbAo_ram_U/q0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.148     1.043 r  system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_U/FC_1152_128_s_A_VbAo_ram_U/q0_reg[4]/Q
                         net (fo=1, routed)           0.156     1.199    system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_U_n_17
    SLICE_X49Y1          FDRE                                         r  system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_load_reg_6055_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.830     1.196    system_i/memory/cnn_0/inst/FC_1152_128_U0/ap_clk
    SLICE_X49Y1          FDRE                                         r  system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_load_reg_6055_reg[4]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y1          FDRE (Hold_fdre_C_D)         0.019     1.180    system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_load_reg_6055_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_U/FC_1152_128_s_A_VbAo_ram_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_load_reg_6055_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.520%)  route 0.157ns (51.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.559     0.895    system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_U/FC_1152_128_s_A_VbAo_ram_U/ap_clk
    SLICE_X50Y1          FDRE                                         r  system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_U/FC_1152_128_s_A_VbAo_ram_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.148     1.043 r  system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_U/FC_1152_128_s_A_VbAo_ram_U/q0_reg[0]/Q
                         net (fo=1, routed)           0.157     1.200    system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_U_n_21
    SLICE_X49Y1          FDRE                                         r  system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_load_reg_6055_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.830     1.196    system_i/memory/cnn_0/inst/FC_1152_128_U0/ap_clk
    SLICE_X49Y1          FDRE                                         r  system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_load_reg_6055_reg[0]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y1          FDRE (Hold_fdre_C_D)         0.017     1.178    system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_load_reg_6055_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_U/Conv_1_28_16_3_s_dEe_ram_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_load_reg_2371_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.326%)  route 0.158ns (51.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.551     0.887    system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_U/Conv_1_28_16_3_s_dEe_ram_U/ap_clk
    SLICE_X50Y59         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_U/Conv_1_28_16_3_s_dEe_ram_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_U/Conv_1_28_16_3_s_dEe_ram_U/q0_reg[0]/Q
                         net (fo=1, routed)           0.158     1.193    system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_U_n_21
    SLICE_X49Y60         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_load_reg_2371_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.822     1.188    system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/ap_clk
    SLICE_X49Y60         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_load_reg_2371_reg[0]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.017     1.170    system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_load_reg_2371_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][103]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.266%)  route 0.117ns (41.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.639     0.975    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X38Y101        FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[103]/Q
                         net (fo=1, routed)           0.117     1.256    system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[102]
    SLICE_X39Y99         FDRE                                         r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.825     1.191    system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y99         FDRE                                         r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][103]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.075     1.231    system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][103]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_44_U/FC_1152_128_s_A_VbAo_ram_U/q0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_44_load_reg_6260_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.643%)  route 0.156ns (51.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.554     0.890    system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_44_U/FC_1152_128_s_A_VbAo_ram_U/ap_clk
    SLICE_X50Y15         FDRE                                         r  system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_44_U/FC_1152_128_s_A_VbAo_ram_U/q0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_44_U/FC_1152_128_s_A_VbAo_ram_U/q0_reg[0]/Q
                         net (fo=1, routed)           0.156     1.194    system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_44_U_n_21
    SLICE_X48Y14         FDRE                                         r  system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_44_load_reg_6260_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.824     1.190    system_i/memory/cnn_0/inst/FC_1152_128_U0/ap_clk
    SLICE_X48Y14         FDRE                                         r  system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_44_load_reg_6260_reg[0]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y14         FDRE (Hold_fdre_C_D)         0.013     1.168    system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_44_load_reg_6260_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_U/FC_1152_128_s_A_VbAo_ram_U/q0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_load_reg_6055_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.432%)  route 0.158ns (51.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.559     0.895    system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_U/FC_1152_128_s_A_VbAo_ram_U/ap_clk
    SLICE_X50Y1          FDRE                                         r  system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_U/FC_1152_128_s_A_VbAo_ram_U/q0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.148     1.043 r  system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_U/FC_1152_128_s_A_VbAo_ram_U/q0_reg[2]/Q
                         net (fo=1, routed)           0.158     1.200    system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_U_n_19
    SLICE_X49Y1          FDRE                                         r  system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_load_reg_6055_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.830     1.196    system_i/memory/cnn_0/inst/FC_1152_128_U0/ap_clk
    SLICE_X49Y1          FDRE                                         r  system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_load_reg_6055_reg[2]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X49Y1          FDRE (Hold_fdre_C_D)         0.012     1.173    system_i/memory/cnn_0/inst/FC_1152_128_U0/A_V_2_3_load_reg_6055_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1146]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1146]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.227ns (68.732%)  route 0.103ns (31.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.662     0.998    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X65Y100        FDSE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDSE (Prop_fdse_C_Q)         0.128     1.126 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg[1146]/Q
                         net (fo=1, routed)           0.103     1.229    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer_reg_n_0_[1146]
    SLICE_X66Y99         LUT4 (Prop_lut4_I0_O)        0.099     1.328 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1146]_i_1/O
                         net (fo=1, routed)           0.000     1.328    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1146]_i_1_n_0
    SLICE_X66Y99         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1146]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.849     1.215    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X66Y99         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1146]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X66Y99         FDRE (Hold_fdre_C_D)         0.121     1.301    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1146]
  -------------------------------------------------------------------
                         required time                         -1.301    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_U/Conv_1_28_16_3_s_dEe_ram_U/q0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_load_reg_2371_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.214%)  route 0.207ns (55.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.551     0.887    system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_U/Conv_1_28_16_3_s_dEe_ram_U/ap_clk
    SLICE_X50Y59         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_U/Conv_1_28_16_3_s_dEe_ram_U/q0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_U/Conv_1_28_16_3_s_dEe_ram_U/q0_reg[5]/Q
                         net (fo=1, routed)           0.207     1.258    system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_U_n_16
    SLICE_X49Y60         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_load_reg_2371_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.822     1.188    system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/ap_clk
    SLICE_X49Y60         FDRE                                         r  system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_load_reg_2371_reg[5]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.072     1.225    system_i/memory/cnn_0/inst/Conv_1_28_16_3_U0/A_V_25_load_reg_2371_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][105]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.266%)  route 0.117ns (41.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.639     0.975    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X38Y101        FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[105]/Q
                         net (fo=1, routed)           0.117     1.256    system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[104]
    SLICE_X39Y99         FDRE                                         r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.825     1.191    system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y99         FDRE                                         r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][105]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.066     1.222    system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][105]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.228%)  route 0.218ns (60.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.639     0.975    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X39Y102        FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=95, routed)          0.218     1.334    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/ADDRD0
    SLICE_X38Y102        RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22341, routed)       0.911     1.277    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X38Y102        RAMD32                                       r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA/CLK
                         clock pessimism             -0.289     0.988    
    SLICE_X38Y102        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.298    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMA
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X0Y16   system_i/memory/cnn_0/inst/B_V_3_0_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X0Y17   system_i/memory/cnn_0/inst/B_V_3_1_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X0Y14   system_i/memory/cnn_0/inst/B_V_3_2_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X0Y10   system_i/memory/cnn_0/inst/B_V_3_3_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X0Y15   system_i/memory/cnn_0/inst/B_V_3_4_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X0Y12   system_i/memory/cnn_0/inst/B_V_3_5_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X5Y22   system_i/memory/cnn_0/inst/Pool_32_24_4_U0/A_V_4_0_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X0Y11   system_i/memory/cnn_0/inst/B_V_3_6_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X0Y13   system_i/memory/cnn_0/inst/B_V_3_7_U/FC_128_10_s_B_V_3_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         4.000       1.056      RAMB18_X5Y36   system_i/memory/cnn_0/inst/Pool_32_24_4_U0/A_V_4_10_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X100Y56  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_10_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_2_2/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X100Y56  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_10_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_2_2/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X100Y56  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_10_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_2_2/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X100Y56  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_10_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_2_2/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X100Y54  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_10_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_3_3/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X100Y54  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_10_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_3_3/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X100Y54  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_10_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_3_3/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X100Y54  system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_10_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_3_3/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X98Y55   system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_10_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_6_6/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X98Y55   system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/A_V_1_10_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg_0_127_6_6/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y40   system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/B_V_1_0_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg_768_895_3_3/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y40   system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/B_V_1_0_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg_768_895_3_3/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y40   system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/B_V_1_0_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg_768_895_3_3/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X32Y40   system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/B_V_1_0_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg_768_895_3_3/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X36Y44   system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/B_V_1_0_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg_768_895_4_4/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X36Y44   system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/B_V_1_0_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg_768_895_4_4/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X36Y44   system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/B_V_1_0_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg_768_895_4_4/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X36Y44   system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/B_V_1_0_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg_768_895_4_4/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X38Y44   system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/B_V_1_0_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg_768_895_6_6/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         2.000       0.750      SLICE_X38Y44   system_i/memory/cnn_0/inst/Conv_16_26_32_3_U0/B_V_1_0_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg_768_895_6_6/DP.LOW/CLK



