
*** Running vivado
    with args -log Zynq_CPU_hls_divider_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Zynq_CPU_hls_divider_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Zynq_CPU_hls_divider_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGAJosieVivian/ip_repo/rtl_multiplier_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGAJosieVivian/HLS_Divider/hls_divider/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGAJosieVivian/HLS_Multiplier/hls_multiplier'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top Zynq_CPU_hls_divider_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13808 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 394.578 ; gain = 97.777
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Zynq_CPU_hls_divider_0_0' [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_hls_divider_0_0/synth/Zynq_CPU_hls_divider_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'hls_divider' [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider.v:12]
	Parameter ap_ST_fsm_state1 bound to: 20'b00000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 20'b00000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 20'b00000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 20'b00000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 20'b00000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 20'b00000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 20'b00000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 20'b00000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 20'b00000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 20'b00000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 20'b00000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 20'b00000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 20'b00000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 20'b00000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 20'b00000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 20'b00001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 20'b00010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 20'b00100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 20'b01000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 20'b10000000000000000000 
	Parameter C_S_AXI_CRTLS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTLS_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CRTLS_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider.v:87]
INFO: [Synth 8-6157] synthesizing module 'hls_divider_CRTLS_s_axi' [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_CRTLS_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 6'b000000 
	Parameter ADDR_GIE bound to: 6'b000100 
	Parameter ADDR_IER bound to: 6'b001000 
	Parameter ADDR_ISR bound to: 6'b001100 
	Parameter ADDR_AP_RETURN_0 bound to: 6'b010000 
	Parameter ADDR_A_DATA_0 bound to: 6'b011000 
	Parameter ADDR_A_CTRL bound to: 6'b011100 
	Parameter ADDR_B_DATA_0 bound to: 6'b100000 
	Parameter ADDR_B_CTRL bound to: 6'b100100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 6 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_CRTLS_s_axi.v:210]
INFO: [Synth 8-6155] done synthesizing module 'hls_divider_CRTLS_s_axi' (1#1) [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_CRTLS_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_divider_udiv_bkb' [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_udiv_bkb.v:157]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 20 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_divider_udiv_bkb_div' [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_udiv_bkb.v:85]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_divider_udiv_bkb_div_u' [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_udiv_bkb.v:10]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
	Parameter cal_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_divider_udiv_bkb_div_u' (2#1) [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_udiv_bkb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_divider_udiv_bkb_div' (3#1) [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_udiv_bkb.v:85]
INFO: [Synth 8-6155] done synthesizing module 'hls_divider_udiv_bkb' (4#1) [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_udiv_bkb.v:157]
INFO: [Synth 8-6157] synthesizing module 'hls_divider_urem_cud' [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_urem_cud.v:157]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 20 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_divider_urem_cud_div' [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_urem_cud.v:85]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_divider_urem_cud_div_u' [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_urem_cud.v:10]
	Parameter in0_WIDTH bound to: 16 - type: integer 
	Parameter in1_WIDTH bound to: 16 - type: integer 
	Parameter out_WIDTH bound to: 16 - type: integer 
	Parameter cal_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_divider_urem_cud_div_u' (5#1) [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_urem_cud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_divider_urem_cud_div' (6#1) [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_urem_cud.v:85]
INFO: [Synth 8-6155] done synthesizing module 'hls_divider_urem_cud' (7#1) [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_urem_cud.v:157]
INFO: [Synth 8-6155] done synthesizing module 'hls_divider' (8#1) [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Zynq_CPU_hls_divider_0_0' (9#1) [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_hls_divider_0_0/synth/Zynq_CPU_hls_divider_0_0.v:58]
WARNING: [Synth 8-3331] design hls_divider_CRTLS_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design hls_divider_CRTLS_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design hls_divider_CRTLS_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design hls_divider_CRTLS_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design hls_divider_CRTLS_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design hls_divider_CRTLS_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design hls_divider_CRTLS_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design hls_divider_CRTLS_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design hls_divider_CRTLS_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design hls_divider_CRTLS_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design hls_divider_CRTLS_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design hls_divider_CRTLS_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design hls_divider_CRTLS_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design hls_divider_CRTLS_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design hls_divider_CRTLS_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design hls_divider_CRTLS_s_axi has unconnected port WDATA[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 451.625 ; gain = 154.824
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 451.625 ; gain = 154.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 451.625 ; gain = 154.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_hls_divider_0_0/constraints/hls_divider_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ip/Zynq_CPU_hls_divider_0_0/constraints/hls_divider_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.runs/Zynq_CPU_hls_divider_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.runs/Zynq_CPU_hls_divider_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 806.742 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 806.746 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 808.313 ; gain = 1.570
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 808.313 ; gain = 511.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 808.313 ; gain = 511.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.runs/Zynq_CPU_hls_divider_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 808.313 ; gain = 511.512
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'hls_divider_CRTLS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'hls_divider_CRTLS_s_axi'
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'hls_divider_CRTLS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'hls_divider_CRTLS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 808.313 ; gain = 511.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 18    
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	  21 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     15 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hls_divider_CRTLS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module hls_divider_udiv_bkb_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
Module hls_divider_udiv_bkb_div 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module hls_divider_urem_cud_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
Module hls_divider_urem_cud_div 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module hls_divider 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	  21 Input     20 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/start0_reg' into 'hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/start0_reg' [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_urem_cud.v:120]
INFO: [Synth 8-4471] merging register 'hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/dividend0_reg[15:0]' into 'hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/dividend0_reg[15:0]' [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_urem_cud.v:128]
INFO: [Synth 8-4471] merging register 'hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/divisor0_reg[15:0]' into 'hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/divisor0_reg[15:0]' [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_urem_cud.v:129]
INFO: [Synth 8-4471] merging register 'hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/divisor0_reg[15:0]' into 'hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/divisor0_reg[15:0]' [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_urem_cud.v:49]
INFO: [Synth 8-4471] merging register 'hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/dividend0_reg[15:0]' into 'hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/dividend0_reg[15:0]' [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_urem_cud.v:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/remd_tmp_reg' and it is trimmed from '16' to '15' bits. [c:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/ipshared/b188/hdl/verilog/hls_divider_udiv_bkb.v:42]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WDATA[31]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WDATA[30]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WDATA[29]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WDATA[28]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WDATA[27]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WDATA[26]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WDATA[25]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WDATA[24]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WDATA[23]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WDATA[22]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WDATA[21]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WDATA[20]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WDATA[19]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WDATA[18]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WDATA[17]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WDATA[16]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WSTRB[3]
WARNING: [Synth 8-3331] design hls_divider has unconnected port s_axi_CRTLS_WSTRB[2]
INFO: [Synth 8-3886] merging instance 'inst/hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/r_stage_reg[0]' (FDR) to 'inst/hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/r_stage_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/r_stage_reg[1]' (FDR) to 'inst/hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/r_stage_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/r_stage_reg[2]' (FDR) to 'inst/hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/r_stage_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/r_stage_reg[3]' (FDR) to 'inst/hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/r_stage_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/r_stage_reg[4]' (FDR) to 'inst/hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/r_stage_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/r_stage_reg[5]' (FDR) to 'inst/hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/r_stage_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/r_stage_reg[6]' (FDR) to 'inst/hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/r_stage_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/r_stage_reg[7]' (FDR) to 'inst/hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/r_stage_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/r_stage_reg[8]' (FDR) to 'inst/hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/r_stage_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/r_stage_reg[9]' (FDR) to 'inst/hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/r_stage_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/r_stage_reg[10]' (FDR) to 'inst/hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/r_stage_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/r_stage_reg[11]' (FDR) to 'inst/hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/r_stage_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/r_stage_reg[12]' (FDR) to 'inst/hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/r_stage_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/r_stage_reg[13]' (FDR) to 'inst/hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/r_stage_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/r_stage_reg[14]' (FDR) to 'inst/hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/r_stage_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/r_stage_reg[15]' (FDR) to 'inst/hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/r_stage_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/hls_divider_urem_cud_U2/hls_divider_urem_cud_div_U/hls_divider_urem_cud_div_u_0/r_stage_reg[16]' (FDR) to 'inst/hls_divider_udiv_bkb_U1/hls_divider_udiv_bkb_div_U/hls_divider_udiv_bkb_div_u_0/r_stage_reg[16]'
WARNING: [Synth 8-3332] Sequential element (hls_divider_CRTLS_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module hls_divider.
WARNING: [Synth 8-3332] Sequential element (hls_divider_CRTLS_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module hls_divider.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 808.313 ; gain = 511.512
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 808.313 ; gain = 511.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 815.066 ; gain = 518.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 825.934 ; gain = 529.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 825.934 ; gain = 529.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 825.934 ; gain = 529.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 825.934 ; gain = 529.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 825.934 ; gain = 529.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 825.934 ; gain = 529.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 825.934 ; gain = 529.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT1   |     1|
|3     |LUT2   |    36|
|4     |LUT3   |   102|
|5     |LUT4   |    39|
|6     |LUT5   |    12|
|7     |LUT6   |    29|
|8     |FDRE   |   313|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------------------+------+
|      |Instance                             |Module                     |Cells |
+------+-------------------------------------+---------------------------+------+
|1     |top                                  |                           |   543|
|2     |  inst                               |hls_divider                |   543|
|3     |    hls_divider_CRTLS_s_axi_U        |hls_divider_CRTLS_s_axi    |   208|
|4     |    hls_divider_udiv_bkb_U1          |hls_divider_udiv_bkb       |   212|
|5     |      hls_divider_udiv_bkb_div_U     |hls_divider_udiv_bkb_div   |   212|
|6     |        hls_divider_udiv_bkb_div_u_0 |hls_divider_udiv_bkb_div_u |   163|
|7     |    hls_divider_urem_cud_U2          |hls_divider_urem_cud       |   100|
|8     |      hls_divider_urem_cud_div_U     |hls_divider_urem_cud_div   |   100|
|9     |        hls_divider_urem_cud_div_u_0 |hls_divider_urem_cud_div_u |    84|
+------+-------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 825.934 ; gain = 529.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 825.934 ; gain = 172.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 825.934 ; gain = 529.133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 831.852 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 831.852 ; gain = 544.684
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 831.852 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.runs/Zynq_CPU_hls_divider_0_0_synth_1/Zynq_CPU_hls_divider_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Zynq_CPU_hls_divider_0_0, cache-ID = 5cf73b4b7a56a160
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 831.852 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/FPGAJosieVivian/ZynqComputerExtended/ZynqComputer.runs/Zynq_CPU_hls_divider_0_0_synth_1/Zynq_CPU_hls_divider_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Zynq_CPU_hls_divider_0_0_utilization_synth.rpt -pb Zynq_CPU_hls_divider_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 15:31:31 2019...
