#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Jan 29 14:03:08 2026
# Process ID         : 16872
# Current directory  : D:/HardSoftCodesign/Hardsoftcodesign/RAPID
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent21132 D:\HardSoftCodesign\Hardsoftcodesign\RAPID\RAPID.xpr
# Log file           : D:/HardSoftCodesign/Hardsoftcodesign/RAPID/vivado.log
# Journal file       : D:/HardSoftCodesign/Hardsoftcodesign/RAPID\vivado.jou
# Running On         : MDD-ECE-HPG853
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
# CPU Frequency      : 2904 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 34058 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39158 MB
# Available Virtual  : 26145 MB
#-----------------------------------------------------------
start_gui
open_project D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
refresh_design
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
report_ip_status -name ip_status 
close_design
open_bd_design {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd}
update_module_reference [get_ips  top_Spindle_0_0]
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
catch { [ delete_ip_run [get_ips -all top_axi_smc_1] ] }
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
wait_on_run top_Spindle_0_0_synth_1
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_nets Spindle_0_PhA] [get_bd_ports PhA_0]
delete_bd_objs [get_bd_nets Spindle_0_PhB] [get_bd_ports PhB_0]
delete_bd_objs [get_bd_nets Spindle_0_PhC] [get_bd_ports PhC_0]
startgroup
make_bd_pins_external  [get_bd_pins Spindle_0/INHA]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Spindle_0/INLA]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Spindle_0/INHB]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Spindle_0/INLB]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Spindle_0/INHC]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Spindle_0/INLC]
endgroup
save_bd_design
close_bd_design [get_bd_designs top]
generate_target all [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_axi_smc_1_synth_1 -jobs 16
wait_on_run top_axi_smc_1_synth_1
wait_on_run top_axi_smc_1_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
place_ports INHA_0 T14
place_ports INHB_0 U12
place_ports INLA_0 U13
place_ports INLB_0 V13
place_ports INLC_0 V15
open_bd_design {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd}
close_bd_design [get_bd_designs top]
set_property IOSTANDARD LVCMOS33 [get_ports [list INHA_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list INHB_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list INLA_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list INLB_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list INLC_0]]
set_property DRIVE 12 [get_ports [list INLC_0]]
set_property SLEW {} [get_ports [list INLC_0]]
set_property PULLTYPE NONE [get_ports [list INLC_0]]
startgroup
set_property package_pin "" [get_ports [list  INHB_0]]
place_ports INLA_0 U12
endgroup
place_ports INHB_0 U13
place_ports INLC_0 T15
place_ports INHC_0 V15
set_property IOSTANDARD LVCMOS33 [get_ports [list INHC_0]]
place_ports En_Spindle R16
save_constraints
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property SLEW SLOW [get_ports [list INHC_0]]
set_property SLEW SLOW [get_ports [list En_Spindle]]
set_property SLEW SLOW [get_ports [list INHA_0]]
set_property SLEW SLOW [get_ports [list INHB_0]]
set_property SLEW SLOW [get_ports [list INLA_0]]
set_property SLEW SLOW [get_ports [list INLB_0]]
save_constraints
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa
open_bd_design {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa
close_bd_design [get_bd_designs top]
open_bd_design {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd}
close_bd_design [get_bd_designs top]
close_design
report_ip_status -name ip_status 
update_module_reference [get_ips  {top_stepperDriver_0_0 top_Spindle_0_0}]
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
catch { [ delete_ip_run [get_ips -all top_axi_smc_1] ] }
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 top_stepperDriver_0_0_synth_1 -jobs 16
wait_on_run top_Spindle_0_0_synth_1
wait_on_run top_stepperDriver_0_0_synth_1
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
reset_run top_Spindle_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
wait_on_run top_Spindle_0_0_synth_1
wait_on_run top_Spindle_0_0_synth_1
reset_run top_Spindle_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
wait_on_run top_Spindle_0_0_synth_1
wait_on_run top_Spindle_0_0_synth_1
reset_run top_Spindle_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
wait_on_run top_Spindle_0_0_synth_1
wait_on_run top_Spindle_0_0_synth_1
open_bd_design {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd}
close_bd_design [get_bd_designs top]
reset_run top_Spindle_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
wait_on_run top_Spindle_0_0_synth_1
wait_on_run top_Spindle_0_0_synth_1
report_ip_status -name ip_status 
report_ip_status -name ip_status 
update_module_reference [get_ips  top_Spindle_0_0]
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
wait_on_run top_Spindle_0_0_synth_1
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
close_bd_design [get_bd_designs top]
reset_run top_Spindle_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
wait_on_run top_Spindle_0_0_synth_1
wait_on_run top_Spindle_0_0_synth_1
report_ip_status -name ip_status 
make_wrapper -files [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -top
report_ip_status -name ip_status 
update_module_reference [get_ips  top_Spindle_0_0]
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
wait_on_run top_Spindle_0_0_synth_1
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
wait_on_run top_Spindle_0_0_synth_1
report_ip_status -name ip_status 
update_module_reference [get_ips  top_Spindle_0_0]
generate_target all [get_files  D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
catch { config_ip_cache -export [get_ips -all top_axi_smc_1] }
export_ip_user_files -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
launch_runs top_Spindle_0_0_synth_1 -jobs 16
wait_on_run top_Spindle_0_0_synth_1
export_simulation -lib_map_path [list {modelsim=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/modelsim} {questa=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/questa} {riviera=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/riviera} {activehdl=D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.cache/compile_simlib/activehdl}] -of_objects [get_files D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd] -directory D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/sim_scripts -ip_user_files_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files -ipstatic_source_dir D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.ip_user_files/ipstatic -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
wait_on_run top_Spindle_0_0_synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa
open_bd_design {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd}
open_bd_design {D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd}
startgroup
set_property -dict [list \
  CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 3.3V} \
  CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
close_bd_design [get_bd_designs top]
set_property IOSTANDARD LVCMOS18 [get_ports [list En_Spindle]]
save_constraints
set_property IOSTANDARD LVCMOS33 [get_ports [list En_Spindle]]
save_constraints
reset_run synth_1
reset_run top_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/HardSoftCodesign/Hardsoftcodesign/RAPID/RAPID.srcs/sources_1/bd/top/top.bd]
refresh_design
write_hw_platform -fixed -include_bit -force -file D:/HardSoftCodesign/Hardsoftcodesign/RAPID/top_wrapper.xsa
