#-----------------------------------------------------------
# PlanAhead v14.4 (64-bit)
# Build 222254 by xbuild on Tue Dec 18 05:21:09 MST 2012
# Start of session at: Fri Jun 12 17:48:40 2015
# Process ID: 3372
# Log file: D:/LDLabFinalProject/planAhead_run_1/planAhead.log
# Journal file: D:/LDLabFinalProject/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/LDLabFinalProject/pa.fromHdl.tcl
# create_project -name finalProject -dir "D:/LDLabFinalProject/planAhead_run_1" -part xc3s50antqg144-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "test.ucf" [current_fileset -constrset]
Adding file 'D:/LDLabFinalProject/test.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {sign_extender.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {register.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {PC.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {out.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {data_memory.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {control.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {clock_divider.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {instruction.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {datapath.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {test.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top test $srcset
# add_files [list {test.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s50antqg144-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.4/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/LDLabFinalProject/sign_extender.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/register.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/PC.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/out.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/data_memory.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/control.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/clock_divider.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/ALU.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/instruction.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/datapath.v" into library work
Analyzing Verilog file "D:/LDLabFinalProject/test.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/ClockBuffers.xml
Loading package from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/tqg144/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.4/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.4/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [D:/LDLabFinalProject/test.ucf]
Finished Parsing UCF File [D:/LDLabFinalProject/test.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4f34a5f0
open_rtl_design: Time (s): elapsed = 00:00:10 . Memory (MB): peak = 563.754 ; gain = 113.035
update_compile_order -fileset sim_1
write_csv D:/LDLabFinalProject/planAhead_run_1/elab_constrs_1.csv -force
set_property package_pin "" [get_ports [list  {one[6]}]]
set_property package_pin "" [get_ports [list  {one[6]}]]
startgroup
set_property package_pin P7 [get_ports {one[0]}]
endgroup
startgroup
set_property package_pin P85 [get_ports {one[1]}]
endgroup
set_property package_pin "" [get_ports [list  {one[2]}]]
startgroup
set_property package_pin P82 [get_ports {one[1]}]
endgroup
startgroup
set_property package_pin P134 [get_ports {one[2]}]
endgroup
set_property package_pin "" [get_ports [list  {one[5]}]]
startgroup
set_property package_pin P138 [get_ports {one[3]}]
endgroup
startgroup
set_property package_pin P139 [get_ports {one[4]}]
endgroup
startgroup
set_property package_pin P7 [get_ports {one[0]}]
endgroup
startgroup
set_property package_pin P46 [get_ports {one[5]}]
endgroup
startgroup
set_property package_pin P47 [get_ports {one[6]}]
endgroup
startgroup
set_property package_pin P31 [get_ports {ten[0]}]
endgroup
startgroup
set_property package_pin P29 [get_ports {ten[1]}]
endgroup
startgroup
set_property package_pin P25 [get_ports {ten[2]}]
endgroup
startgroup
set_property package_pin P30 [get_ports {ten[3]}]
endgroup
startgroup
set_property package_pin P32 [get_ports {ten[4]}]
endgroup
startgroup
set_property package_pin P27 [get_ports {ten[5]}]
endgroup
startgroup
set_property package_pin P28 [get_ports {ten[6]}]
endgroup
set_property package_pin "" [get_ports [list  clk]]
startgroup
set_property package_pin P88 [get_ports clk]
endgroup
startgroup
set_property package_pin P83 [get_ports reset]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/LDLabFinalProject\planAhead_pid3372.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Jun 12 17:58:01 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
