<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="../kernel/Memory.cpp:279:9" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 32 has been inferred" BundleName="gmem1" VarName="memory" LoopLoc="../kernel/Memory.cpp:279:9" LoopName="ReadB_BufferB_M1" ParentFunc="ReadB(hlslib::DataPack&lt;float, 16&gt; const*, hlslib::Stream&lt;hlslib::DataPack&lt;float, 16&gt;, 0ul, (hlslib::Storage)0&gt;&amp;, unsigned int, unsigned int, unsigned int)" Length="32" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.10" OrigAccess-DebugLoc="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406:10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../kernel/Memory.cpp:277:7" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem1" VarName="memory" LoopLoc="../kernel/Memory.cpp:277:7" LoopName="ReadB_K" ParentFunc="ReadB(hlslib::DataPack&lt;float, 16&gt; const*, hlslib::Stream&lt;hlslib::DataPack&lt;float, 16&gt;, 0ul, (hlslib::Storage)0&gt;&amp;, unsigned int, unsigned int, unsigned int)" OrigID="scevgepseq" OrigAccess-DebugLoc="../kernel/Memory.cpp:279:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="../kernel/Memory.cpp:374:9" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" BundleName="gmem2" VarName="memory" LoopLoc="../kernel/Memory.cpp:374:9" LoopName="WriteC_M1" ParentFunc="WriteC(hlslib::Stream&lt;hlslib::DataPack&lt;float, 16&gt;, 0ul, (hlslib::Storage)0&gt;&amp;, hlslib::DataPack&lt;float, 16&gt;*, unsigned int, unsigned int, unsigned int)" OrigID="if.then.store.4" OrigAccess-DebugLoc="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150:8" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="../kernel/Memory.cpp:99:3" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="gmem0" VarName="a" LoopLoc="../kernel/Memory.cpp:99:3" LoopName="ReadA_N2" ParentFunc="ReadA(hlslib::DataPack&lt;float, 16&gt; const*, hlslib::Stream&lt;float, 0ul, (hlslib::Storage)0&gt;*, unsigned int, unsigned int, unsigned int)" OrigID="for.body.i.load.8" OrigAccess-DebugLoc="../kernel/Memory.cpp:64:14" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="../kernel/Memory.cpp:279:9" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512" resolution="214-353" BundleName="gmem1" VarName="memory" LoopLoc="../kernel/Memory.cpp:279:9" LoopName="ReadB_BufferB_M1" ParentFunc="ReadB(hlslib::DataPack&lt;float, 16&gt; const*, hlslib::Stream&lt;hlslib::DataPack&lt;float, 16&gt;, 0ul, (hlslib::Storage)0&gt;&amp;, unsigned int, unsigned int, unsigned int)" OrigID="scevgepseq" OrigAccess-DebugLoc="../kernel/Memory.cpp:279:9" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="../kernel/Memory.cpp:279:9" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 32 and bit width 512 in loop 'ReadB_BufferB_M1' has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="gmem1" LoopLoc="../kernel/Memory.cpp:279:9" LoopName="ReadB_BufferB_M1" Length="32" Width="512" Direction="read"/>
</VitisHLS:BurstInfo>

