mips_core
ctl_FSM
decoder
decode_pipe
rf_stage
pipelinedregs
alu_muxa
ext_ctl_reg_clr_cls
mem_addr_ctl
muldiv_ff
ext
r32_reg_clr_cls
exec_stage
mips_alu
dmem_ctl_reg_clr_cls
alu
mips_sys
alu_func_reg_clr_cls
fwd_mux
reg_array
shifter_tak
mem_module
wb_mux
mips_dvc
rf_stage/input_rst_i
ctl_FSM/input_rst
mips_core/input_rst
mips_sys/input_rst
decoder/always_1/block_1/case_1/block_22/stmt_5
decoder/always_1/block_1/case_1/block_22
mips_core/wire_BUS197
mips_core/input_zz_ins_i
mips_sys/input_zz_ins_i
decode_pipe/input_ins_i
decoder/input_ins_i
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1
rf_stage/input_id_cmd
mips_sys/inst_i_mips_core
ctl_FSM/always_5/block_1/case_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1
ctl_FSM/always_5/block_1/case_1/block_2
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1
ctl_FSM/input_id_cmd
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1
decoder/always_1/block_1/case_1/block_4/stmt_5
decoder/always_1/block_1/case_1/block_4
decoder/reg_fsm_dly
decode_pipe/wire_fsm_dly
decode_pipe/inst_idecoder
decoder/always_1/block_1
decoder/always_1
decoder/always_1/block_1/case_1
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1
decoder/always_1/block_1/case_1/block_1/case_1/block_11
decoder/always_1/block_1/case_1/block_1/case_1/block_11/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_2/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_2
decoder/assign_2_inst_func
decoder/wire_inst_func
mips_sys/input_pause
mips_core/input_pause
rf_stage/inst_MAIN_FSM
ctl_FSM/always_6
ctl_FSM/always_6/block_1
ctl_FSM/always_6/block_1/case_1
ctl_FSM/reg_NextState
ctl_FSM/reg_CurrState
ctl_FSM/always_4
ctl_FSM/always_5/block_1/case_1
ctl_FSM/always_5/block_1
ctl_FSM/always_5
ctl_FSM/always_4/if_1/if_1/stmt_1
ctl_FSM/always_4/if_1/if_1
ctl_FSM/always_4/if_1
ctl_FSM/input_pause
rf_stage/input_pause
rf_stage/input_ins_i
decoder/always_1/block_1/case_1/block_1/case_1
decoder/always_1/block_1/case_1/block_1
mips_dvc/always_5
mips_dvc/reg_cmd
mips_dvc/always_5/if_1/block_2
mips_dvc/always_5/if_1/block_2/if_1
decoder/always_1/block_1/case_1/block_12
mips_dvc/always_5/if_1
decoder/always_1/block_1/case_1/block_21/stmt_5
decoder/always_1/block_1/case_1/block_21
mips_core/inst_decoder_pipe
mips_core/input_irq_i
mips_alu/inst_mips_shifter
mips_alu/wire_shift_c
mips_alu/wire_mul_div_c
mips_alu/inst_muldiv_ff
mips_alu/input_a
decoder/always_1/block_1/case_1/block_10
decoder/always_1/block_1/case_1/block_10/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_24
decoder/always_1/block_1/case_1/block_1/case_1/block_24/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_20
decoder/always_1/block_1/case_1/block_1/case_1/block_20/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_7/stmt_5
decoder/always_1/block_1/case_1/block_1/case_1/block_7
decoder/always_1/block_1/case_1/block_28/stmt_5
decoder/always_1/block_1/case_1/block_28
mips_core/inst_iRF_stage
r32_reg_clr_cls/always_1/if_1/if_1/stmt_2
r32_reg_clr_cls/input_r32_i
ctl_FSM/always_6/block_1/case_1/block_1
decode_pipe/wire_BUS2072
decoder/reg_ext_ctl
mips_core/wire_BUS117
ext_ctl_reg_clr_cls/input_ext_ctl_i
pipelinedregs/input_ext_ctl_i
ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
decoder/always_1/block_1/case_1/block_16/stmt_5
decoder/always_1/block_1/case_1/block_16
alu_muxa/reg_a_o
alu_muxa/always_1/block_1
alu_muxa/always_1/block_1/case_1
alu_muxa/always_1
decode_pipe/wire_ext_ctl_o
rf_stage/input_ext_ctl_i
pipelinedregs/wire_ext_ctl
pipelinedregs/inst_U4
ext/input_ctl
decoder/always_1/block_1/case_1/block_5
rf_stage/wire_ext_o
ext_ctl_reg_clr_cls/input_clr
reg_array/always_1
ext/always_1
ctl_FSM/always_5/block_1/case_1/block_3/if_1/stmt_1
decoder/always_1/block_1/case_1/block_1/case_1/block_1
pipelinedregs/wire_dmem_ctl_ur_o
mem_module/wire_Zz_wr_en
mips_core/inst_alu_pass1
rf_stage/inst_ins_reg
alu/always_1
ctl_FSM/input_irq
mips_dvc/always_6
fwd_mux/reg_dout
decode_pipe/input_ra2ex_ctl_clr
alu_func_reg_clr_cls/always_1/if_1/if_1
pipelinedregs/input_alu_func_i
shifter_tak/reg_shift_out
mips_dvc/always_6/stmt_1
pipelinedregs/input_dmem_ctl_i
ctl_FSM/reg_delay_counter
mem_addr_ctl/always_1
ext_ctl_reg_clr_cls/input_cls
alu/always_1/block_1
mips_core/wire_BUS9589
ext/always_1/case_1
reg_array/always_1/if_1
mem_module/wire_dmem_ctl_s
wb_mux/always_1
dmem_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2
rf_stage/wire_id2ra_ctl_clr_o
decode_pipe/inst_pipereg
alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2
ctl_FSM/reg_id2ra_ctl_clr
decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5
ctl_FSM/always_3
mips_sys/inst_imips_dvc
rf_stage/wire_id2ra_ctl_cls_o
pipelinedregs/input_id2ra_ctl_clr
reg_array/always_1/if_1/block_1
mips_core/inst_iexec_stage
alu/always_1/block_1/case_1
ext_ctl_reg_clr_cls/reg_ext_ctl_o
wb_mux/always_1/if_1
mips_alu/assign_1_c
decode_pipe/wire_BUS2040
alu_func_reg_clr_cls/input_alu_func_i
pipelinedregs/inst_U26
mem_addr_ctl/always_1/case_1
decoder/assign_1_inst_op
ctl_FSM/always_3/if_1
decode_pipe/wire_BUS2064
pipelinedregs/inst_U3
pipelinedregs/input_id2ra_ctl_cls
rf_stage/inst_reg_bank
mips_core/wire_NET1572
ctl_FSM/reg_id2ra_ctl_cls
rf_stage/wire_ra2ex_ctl_clr_o
mem_addr_ctl/always_1/case_1/block_5
dmem_ctl_reg_clr_cls/input_clr
wb_mux/always_1/if_1/stmt_2
fwd_mux/always_1
ctl_FSM/always_3/if_1/case_1
pipelinedregs/input_pause
ctl_FSM/always_6/block_1/case_1/block_1/stmt_3
mips_core/wire_NET1606
r32_reg_clr_cls/always_1
dmem_ctl_reg_clr_cls/input_cls
mem_addr_ctl/always_1/case_1/block_5/stmt_1
fwd_mux/always_1/case_1
exec_stage/inst_MIPS_alu
wb_mux/input_alu_i
mips_alu/input_ctl
decode_pipe/wire_alu_func_o
decoder/reg_alu_func
mips_core/wire_BUS422
alu/input_a
mips_sys/wire_w_irq
mem_addr_ctl/input_ctl
dmem_ctl_reg_clr_cls/input_dmem_ctl_i
decoder/reg_dmem_ctl
decoder/always_1/block_1/case_1/block_28/stmt_10
ctl_FSM/always_6/block_1/case_1/block_1/stmt_4
ctl_FSM/always_3/if_1/case_1/stmt_1
pipelinedregs/wire_BUS5666
pipelinedregs/input_ra2ex_ctl_clr
mips_core/wire_NET1640
ext/reg_res
r32_reg_clr_cls/always_1/if_1
rf_stage/wire_BUS2085
alu_func_reg_clr_cls/reg_alu_func_o
exec_stage/inst_i_alu_muxa
mips_alu/inst_mips_alu
ctl_FSM/always_3/if_1/case_1/stmt_2
decoder/wire_inst_op
dmem_ctl_reg_clr_cls/reg_dmem_ctl_o
mips_sys/wire_zz_wr_en_o
mem_addr_ctl/reg_wr_en
decode_pipe/wire_dmem_ctl_ur_o
mips_core/wire_BUS5985
shifter_tak/always_1
ctl_FSM/always_6/block_1/case_1/block_1/stmt_5
ctl_FSM/reg_ra2exec_ctl_clr
fwd_mux/always_1/case_1/stmt_3
wb_mux/reg_wb_o
mips_alu/wire_alu_c
pipelinedregs/wire_BUS5674
r32_reg_clr_cls/always_1/if_1/if_1
pipelinedregs/inst_U15
decode_pipe/input_id2ra_ctl_clr
rf_stage/input_irq_i
ext_ctl_reg_clr_cls/always_1
fwd_mux/input_din
mips_core/inst_wb_mux
mips_alu/wire_c
dmem_ctl_reg_clr_cls/always_1
mem_module/assign_2_dmem_ctl_s
muldiv_ff/assign_2_res
shifter_tak/always_1/case_1
mips_core/wire_cop_addr_o
mips_core/wire_BUS6275
pipelinedregs/wire_alu_func_o
exec_stage/input_alu_func
alu/reg_alu_out
decode_pipe/input_id2ra_ctl_cls
dmem_ctl_reg_clr_cls/always_1/if_1
shifter_tak/always_1/case_1/stmt_1
mips_dvc/reg_irq_req_o
mips_core/inst_MEM_CTL
mem_module/input_dmem_ctl
ctl_FSM/always_5/block_1/case_1/block_3
ext_ctl_reg_clr_cls/always_1/if_1
r32_reg_clr_cls/input_cls
exec_stage/wire_BUS476
alu_func_reg_clr_cls/always_1
pipelinedregs/inst_U16
muldiv_ff/input_op_type
decoder/always_1/block_1/case_1/block_5/stmt_5
decode_pipe/input_pause
muldiv_ff/wire_res
dmem_ctl_reg_clr_cls/always_1/if_1/if_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1
ctl_FSM/always_5/block_1/case_1/block_3/if_1
r32_reg_clr_cls/reg_r32_o
mips_core/wire_zz_wr_en_o
mem_module/inst_i_mem_addr_ctl
rf_stage/inst_i_ext
alu_func_reg_clr_cls/always_1/if_1
mips_core/inst_alu_pass0
exec_stage/wire_alu_ur_o
mips_core/wire_BUS15471
muldiv_ff/assign_2_res/expr_1
muldiv_ff/assign_2_res/expr_1/expr_2
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/cond
decoder/always_1/block_1/case_1/block_1/case_1/cond
ctl_FSM/always_5/block_1/case_1/block_3/if_1/cond
ctl_FSM/always_3/if_1/case_1/stmt_1/expr_1
decoder/always_1/block_1/case_1/cond
ctl_FSM/always_6/block_1/case_1/cond
pipelinedregs/inst_U4/expr_1
ext_ctl_reg_clr_cls/always_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/cond
ctl_FSM/always_4/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/cond
ctl_FSM/always_4/if_1/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/cond
ctl_FSM/always_3/if_1/cond
ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond
ext/always_1/case_1/cond
ext_ctl_reg_clr_cls/always_1/if_1/cond
dmem_ctl_reg_clr_cls/always_1/if_1/if_1/cond
dmem_ctl_reg_clr_cls/always_1/if_1/cond
ctl_FSM/always_3/if_1/case_1/cond
mem_addr_ctl/always_1/case_1/cond
mips_alu/assign_1_c/expr_1/expr_1
mips_alu/assign_1_c/expr_1
ctl_FSM/always_5/block_1/case_1/cond
mips_dvc/always_6/stmt_1/expr_1
pipelinedregs/inst_U3/expr_1
r32_reg_clr_cls/always_1/if_1/if_1/cond
mips_sys/constraint_zz_wr_en_o
