# compile vhdl design source files
vhdl xil_defaultlib  "../../../Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/or_gate2.vhd"
vhdl xil_defaultlib  "../../../Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/MUX312.vhd"
vhdl xil_defaultlib  "../../../Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/full_adder2.vhd"
vhdl xil_defaultlib  "../../../Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/and_gate2.vhd"
vhdl xil_defaultlib  "../../../Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/ALU4.vhd"
vhdl xil_defaultlib  "../../../Group14_FinalProject_Part1.srcs/sources_1/new/JUMP.vhd"
vhdl xil_defaultlib  "../../../Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/Signextend1.vhd"
vhdl xil_defaultlib  "../../../Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/Registers2.vhd"
vhdl2008 xil_defaultlib  "../../../Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/PC_REG.vhd"
vhdl xil_defaultlib  "../../../Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/mux2_11.vhd"
vhdl2008 xil_defaultlib  "../../../Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/Memory.vhd"
vhdl xil_defaultlib  "../../../Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/Control1.vhd"
vhdl xil_defaultlib  "../../../Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/ALU_16Bit3.vhd"
vhdl2008 xil_defaultlib  "../../../Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/mux3_11.vhd"
vhdl2008 xil_defaultlib  "../../../Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/CPU_33802.vhd"
vhdl2008 xil_defaultlib  "../../../Group14_FinalProject_Part1.srcs/sources_1/imports/Downloads/CPU_3380_Test11.vhd"

# Do not sort compile order
nosort
