// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.339000,HLS_SYN_LAT=9,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=36,HLS_SYN_FF=14279,HLS_SYN_LUT=25681,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [143:0] x_V;
output  [8:0] y_0_V;
output   y_0_V_ap_vld;
output  [8:0] y_1_V;
output   y_1_V_ap_vld;
output  [8:0] y_2_V;
output   y_2_V_ap_vld;
output  [8:0] y_3_V;
output   y_3_V_ap_vld;
output  [8:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
reg   [143:0] x_V_preg;
reg   [143:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [8:0] p_Val2_9_fu_300_p4;
reg   [8:0] p_Val2_9_reg_1214;
wire  signed [8:0] p_Val2_1_fu_310_p4;
reg  signed [8:0] p_Val2_1_reg_1224;
wire  signed [8:0] p_Val2_2_fu_320_p4;
reg   [8:0] p_Val2_2_reg_1230;
reg  signed [8:0] p_Val2_s_reg_1240;
reg  signed [8:0] p_Val2_s_reg_1240_pp0_iter1_reg;
reg  signed [8:0] p_Val2_s_reg_1240_pp0_iter2_reg;
reg  signed [8:0] p_Val2_s_reg_1240_pp0_iter3_reg;
wire  signed [8:0] p_Val2_6_fu_359_p4;
reg   [8:0] p_Val2_6_reg_1263;
reg   [8:0] trunc_ln708_8_reg_1279;
wire   [9:0] ret_V_21_fu_450_p2;
reg   [9:0] ret_V_21_reg_1284;
reg   [9:0] ret_V_21_reg_1284_pp0_iter2_reg;
reg   [9:0] ret_V_21_reg_1284_pp0_iter3_reg;
reg   [9:0] ret_V_21_reg_1284_pp0_iter4_reg;
wire   [11:0] r_V_18_fu_481_p2;
reg   [11:0] r_V_18_reg_1294;
reg   [11:0] r_V_18_reg_1294_pp0_iter2_reg;
reg   [11:0] r_V_18_reg_1294_pp0_iter3_reg;
reg   [11:0] r_V_18_reg_1294_pp0_iter4_reg;
reg   [8:0] trunc_ln708_4_reg_1319;
reg   [8:0] trunc_ln708_6_reg_1324;
reg   [8:0] trunc_ln708_9_reg_1329;
wire   [9:0] ret_V_fu_725_p2;
reg  signed [9:0] ret_V_reg_1339;
wire   [4:0] grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_210_ap_return;
reg  signed [4:0] p_3_reg_1344;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_250_ap_return;
reg   [4:0] p_Val2_4_reg_1349;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_255_ap_return;
reg   [4:0] p_Val2_8_reg_1354;
wire   [4:0] grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_215_ap_return;
reg   [4:0] p_2_reg_1359;
reg   [4:0] p_2_reg_1359_pp0_iter5_reg;
reg   [4:0] p_2_reg_1359_pp0_iter6_reg;
wire   [13:0] add_ln700_fu_782_p2;
reg   [13:0] add_ln700_reg_1364;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_270_ap_return;
reg   [4:0] p_1_reg_1369;
wire  signed [13:0] grp_fu_1166_p3;
reg  signed [13:0] ret_V_5_reg_1374;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_275_ap_return;
reg   [4:0] p_Val2_5_reg_1379;
wire   [4:0] grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_225_ap_return;
reg  signed [4:0] p_Val2_3_reg_1384;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_280_ap_return;
reg   [4:0] p_7_reg_1389;
reg   [4:0] p_7_reg_1389_pp0_iter6_reg;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_285_ap_return;
reg   [4:0] p_8_reg_1394;
reg   [4:0] p_8_reg_1394_pp0_iter6_reg;
reg   [4:0] p_8_reg_1394_pp0_iter7_reg;
wire   [4:0] grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_230_ap_return;
reg   [4:0] p_9_reg_1399;
reg   [4:0] p_9_reg_1399_pp0_iter6_reg;
reg   [4:0] p_9_reg_1399_pp0_iter7_reg;
reg  signed [4:0] p_9_reg_1399_pp0_iter8_reg;
wire   [15:0] add_ln1192_fu_867_p2;
reg  signed [15:0] add_ln1192_reg_1404;
wire   [5:0] ret_V_16_fu_877_p2;
reg   [5:0] ret_V_16_reg_1409;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_290_ap_return;
reg   [4:0] p_5_reg_1414;
wire   [4:0] grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_235_ap_return;
reg   [4:0] p_10_reg_1419;
reg   [4:0] p_10_reg_1419_pp0_iter6_reg;
reg   [8:0] trunc_ln708_1_reg_1424;
reg   [8:0] trunc_ln708_1_reg_1424_pp0_iter7_reg;
reg   [8:0] trunc_ln708_1_reg_1424_pp0_iter8_reg;
wire  signed [24:0] grp_fu_1174_p3;
reg  signed [24:0] mul_ln1192_reg_1429;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_295_ap_return;
reg   [4:0] p_Val2_7_reg_1434;
reg   [4:0] p_Val2_7_reg_1434_pp0_iter7_reg;
reg   [4:0] p_Val2_7_reg_1434_pp0_iter8_reg;
wire  signed [26:0] mul_ln1192_4_fu_1182_p2;
reg  signed [26:0] mul_ln1192_4_reg_1439;
wire   [4:0] grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_240_ap_return;
reg   [4:0] p_4_reg_1444;
wire  signed [21:0] r_V_14_fu_1188_p2;
reg  signed [21:0] r_V_14_reg_1449;
wire   [4:0] grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_245_ap_return;
reg   [4:0] p_6_reg_1454;
wire  signed [26:0] mul_ln1192_1_fu_999_p2;
reg  signed [26:0] mul_ln1192_1_reg_1459;
wire  signed [32:0] mul_ln1192_5_fu_1194_p2;
reg  signed [32:0] mul_ln1192_5_reg_1464;
wire   [9:0] r_V_11_fu_1024_p2;
reg   [9:0] r_V_11_reg_1469;
wire  signed [29:0] mul_ln1192_8_fu_1200_p2;
reg  signed [29:0] mul_ln1192_8_reg_1474;
wire   [9:0] r_V_17_fu_1049_p2;
reg   [9:0] r_V_17_reg_1479;
wire  signed [26:0] mul_ln1192_2_fu_1058_p2;
reg  signed [26:0] mul_ln1192_2_reg_1484;
reg   [8:0] trunc_ln708_7_reg_1489;
reg   [8:0] trunc_ln708_10_reg_1494;
reg    ap_block_pp0_stage0_subdone;
wire   [8:0] grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_205_input_V;
wire   [4:0] grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_205_ap_return;
reg    grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_205_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call58;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call58;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call58;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call58;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call58;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call58;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call58;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call58;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call58;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call58;
reg    ap_block_pp0_stage0_11001_ignoreCallOp17;
wire   [8:0] grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_210_input_V;
reg    grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_210_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call63;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call63;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call63;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call63;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call63;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call63;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call63;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call63;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call63;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call63;
reg    ap_block_pp0_stage0_11001_ignoreCallOp19;
wire   [8:0] grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_215_input_V;
reg    grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_215_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call140;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call140;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call140;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call140;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call140;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call140;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call140;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call140;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call140;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call140;
reg    ap_block_pp0_stage0_11001_ignoreCallOp31;
wire   [8:0] grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_220_input_V;
wire   [4:0] grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_220_ap_return;
reg    grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_220_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call20;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call20;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call20;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call20;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call20;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call20;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call20;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call20;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call20;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call20;
reg    ap_block_pp0_stage0_11001_ignoreCallOp42;
reg    grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_225_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call78;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call78;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call78;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call78;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call78;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call78;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call78;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call78;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call78;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call78;
reg    ap_block_pp0_stage0_11001_ignoreCallOp65;
reg    grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_230_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call96;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call96;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call96;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call96;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call96;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call96;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call96;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call96;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call96;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call96;
reg    ap_block_pp0_stage0_11001_ignoreCallOp69;
wire   [8:0] grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_235_input_V;
reg    grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_235_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call196;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call196;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call196;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call196;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call196;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call196;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call196;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call196;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call196;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call196;
reg    ap_block_pp0_stage0_11001_ignoreCallOp105;
reg    grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_240_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call159;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call159;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call159;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call159;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call159;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call159;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call159;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call159;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call159;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call159;
reg    ap_block_pp0_stage0_11001_ignoreCallOp121;
reg    grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_245_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call184;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call184;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call184;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call184;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call184;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call184;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call184;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call184;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call184;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call184;
reg    ap_block_pp0_stage0_11001_ignoreCallOp123;
wire   [8:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_250_input_V;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_250_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call68;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call68;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call68;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call68;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call68;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call68;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call68;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call68;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call68;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call68;
reg    ap_block_pp0_stage0_11001_ignoreCallOp21;
wire   [8:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_255_input_V;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_255_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call114;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call114;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call114;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call114;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call114;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call114;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call114;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call114;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call114;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call114;
reg    ap_block_pp0_stage0_11001_ignoreCallOp23;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_260_ap_return;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_260_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call17;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call17;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call17;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call17;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call17;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call17;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call17;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call17;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call17;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call17;
reg    ap_block_pp0_stage0_11001_ignoreCallOp40;
wire   [8:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_265_input_V;
wire   [4:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_265_ap_return;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_265_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call33;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call33;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call33;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call33;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call33;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call33;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call33;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call33;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call33;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call33;
reg    ap_block_pp0_stage0_11001_ignoreCallOp55;
wire   [8:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_270_input_V;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_270_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call47;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call47;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call47;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call47;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call47;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call47;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call47;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call47;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call47;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call47;
reg    ap_block_pp0_stage0_11001_ignoreCallOp58;
wire   [8:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_275_input_V;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_275_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call74;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call74;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call74;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call74;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call74;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call74;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call74;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call74;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call74;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call74;
reg    ap_block_pp0_stage0_11001_ignoreCallOp64;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_280_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call89;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call89;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call89;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call89;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call89;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call89;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call89;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call89;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call89;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call89;
reg    ap_block_pp0_stage0_11001_ignoreCallOp66;
wire   [8:0] grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_285_input_V;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_285_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call93;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call93;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call93;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call93;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call93;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call93;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call93;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call93;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call93;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call93;
reg    ap_block_pp0_stage0_11001_ignoreCallOp68;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_290_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call175;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call175;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call175;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call175;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call175;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call175;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call175;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call175;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call175;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call175;
reg    ap_block_pp0_stage0_11001_ignoreCallOp95;
reg    grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_295_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call111;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call111;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call111;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call111;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call111;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call111;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call111;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call111;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call111;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call111;
reg    ap_block_pp0_stage0_11001_ignoreCallOp118;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] tmp_s_fu_370_p4;
wire   [9:0] shl_ln1118_6_fu_388_p3;
wire  signed [11:0] sext_ln1192_8_fu_396_p1;
wire   [11:0] shl_ln1_fu_380_p3;
wire   [11:0] add_ln1192_10_fu_400_p2;
wire   [11:0] ret_V_29_fu_406_p2;
wire  signed [11:0] grp_fu_1128_p3;
wire  signed [9:0] lhs_V_1_fu_444_p1;
wire  signed [9:0] sext_ln703_1_fu_447_p1;
wire   [10:0] shl_ln_fu_464_p3;
wire  signed [11:0] sext_ln1118_1_fu_471_p1;
wire   [11:0] sub_ln1118_fu_475_p2;
wire  signed [11:0] sext_ln1118_fu_461_p1;
wire   [10:0] shl_ln1118_1_fu_490_p3;
wire  signed [11:0] sext_ln1118_2_fu_487_p1;
wire  signed [11:0] sext_ln1118_3_fu_497_p1;
wire   [11:0] r_V_19_fu_501_p2;
wire   [11:0] add_ln1192_1_fu_507_p2;
wire   [11:0] ret_V_22_fu_513_p2;
wire   [8:0] sub_ln703_fu_530_p2;
wire   [11:0] r_V_22_fu_541_p2;
wire  signed [9:0] rhs_V_1_fu_564_p1;
wire   [9:0] ret_V_26_fu_567_p2;
wire  signed [10:0] lhs_V_2_fu_573_p1;
wire   [10:0] ret_V_9_fu_577_p2;
wire  signed [11:0] grp_fu_1137_p3;
wire  signed [12:0] shl_ln1118_7_fu_606_p3;
wire   [9:0] shl_ln1118_8_fu_617_p3;
wire  signed [10:0] sext_ln1118_10_fu_624_p1;
wire  signed [10:0] add_ln1192_12_fu_628_p2;
wire  signed [14:0] grp_fu_1146_p4;
wire  signed [11:0] grp_fu_1157_p3;
wire   [10:0] shl_ln1118_9_fu_666_p3;
wire  signed [11:0] sext_ln1118_12_fu_673_p1;
wire  signed [11:0] sext_ln1192_7_fu_603_p1;
wire   [11:0] r_V_26_fu_677_p2;
wire   [11:0] add_ln1192_18_fu_683_p2;
wire   [11:0] ret_V_34_fu_689_p2;
wire  signed [9:0] r_V_fu_706_p1;
wire   [9:0] r_V_21_fu_709_p2;
wire  signed [9:0] sext_ln703_4_fu_715_p1;
wire   [9:0] ret_V_24_fu_719_p2;
wire   [10:0] tmp_3_fu_731_p3;
wire  signed [11:0] sext_ln700_fu_739_p1;
wire   [8:0] tmp_4_fu_749_p3;
wire   [11:0] sub_ln700_fu_743_p2;
wire  signed [11:0] sext_ln700_1_fu_757_p1;
wire   [11:0] sub_ln700_1_fu_761_p2;
wire   [12:0] lhs_V_fu_771_p3;
wire  signed [13:0] sext_ln700_5_fu_767_p1;
wire  signed [13:0] sext_ln728_fu_778_p1;
wire  signed [7:0] tmp_6_fu_794_p3;
wire  signed [5:0] sext_ln703_fu_805_p1;
wire   [5:0] ret_V_11_fu_808_p2;
wire  signed [5:0] r_V_8_fu_818_p0;
wire  signed [11:0] sext_ln1116_2_fu_814_p1;
wire  signed [5:0] r_V_8_fu_818_p1;
wire  signed [11:0] r_V_8_fu_818_p2;
wire   [13:0] tmp_9_fu_828_p3;
wire  signed [14:0] sext_ln1118_6_fu_824_p1;
wire  signed [14:0] sext_ln1118_7_fu_836_p1;
wire   [14:0] r_V_25_fu_840_p2;
wire   [14:0] lhs_V_4_fu_850_p3;
wire  signed [15:0] sext_ln728_4_fu_857_p1;
wire  signed [15:0] sext_ln1118_8_fu_846_p1;
wire   [15:0] ret_V_28_fu_861_p2;
wire  signed [4:0] sext_ln703_7_fu_873_p0;
wire  signed [5:0] sext_ln703_7_fu_873_p1;
wire  signed [4:0] r_V_20_fu_889_p0;
wire  signed [9:0] sext_ln1116_fu_886_p1;
wire  signed [4:0] r_V_20_fu_889_p1;
wire   [9:0] r_V_20_fu_889_p2;
wire   [12:0] tmp_5_fu_895_p3;
wire  signed [14:0] sext_ln700_6_fu_883_p1;
wire  signed [14:0] rhs_V_fu_903_p1;
wire   [14:0] ret_V_23_fu_907_p2;
wire  signed [5:0] sext_ln1253_fu_923_p1;
wire  signed [4:0] r_V_24_fu_935_p0;
wire  signed [9:0] sext_ln1116_1_fu_932_p1;
wire  signed [4:0] r_V_24_fu_935_p1;
wire  signed [9:0] r_V_24_fu_935_p2;
wire   [5:0] r_V_23_fu_926_p2;
wire  signed [8:0] tmp_fu_945_p3;
wire  signed [5:0] r_V_12_fu_970_p0;
wire  signed [11:0] sext_ln1116_5_fu_967_p1;
wire  signed [5:0] r_V_12_fu_970_p1;
wire  signed [4:0] r_V_13_fu_979_p0;
wire  signed [9:0] sext_ln1116_6_fu_976_p1;
wire  signed [4:0] r_V_13_fu_979_p1;
wire  signed [11:0] r_V_12_fu_970_p2;
wire  signed [9:0] r_V_13_fu_979_p2;
wire  signed [4:0] mul_ln1192_1_fu_999_p0;
wire  signed [24:0] mul_ln1192_1_fu_999_p1;
wire  signed [4:0] r_V_10_fu_1011_p0;
wire  signed [9:0] sext_ln1116_3_fu_1008_p1;
wire  signed [4:0] r_V_10_fu_1011_p1;
wire  signed [9:0] r_V_10_fu_1011_p2;
wire  signed [4:0] r_V_11_fu_1024_p0;
wire  signed [9:0] sext_ln1116_4_fu_1021_p1;
wire  signed [4:0] r_V_11_fu_1024_p1;
wire  signed [4:0] r_V_15_fu_1033_p0;
wire  signed [9:0] sext_ln1116_8_fu_1030_p1;
wire  signed [4:0] r_V_15_fu_1033_p1;
wire  signed [9:0] r_V_15_fu_1033_p2;
wire  signed [4:0] r_V_17_fu_1049_p0;
wire  signed [9:0] sext_ln1116_9_fu_1046_p1;
wire  signed [4:0] r_V_17_fu_1049_p1;
wire  signed [4:0] mul_ln1192_2_fu_1058_p0;
wire  signed [9:0] mul_ln1192_6_fu_1066_p0;
wire   [32:0] mul_ln1192_6_fu_1066_p2;
wire   [32:0] ret_V_31_fu_1071_p2;
wire  signed [9:0] mul_ln1192_9_fu_1090_p0;
wire   [29:0] mul_ln1192_9_fu_1090_p2;
wire   [29:0] ret_V_35_fu_1095_p2;
wire  signed [26:0] grp_fu_1206_p3;
wire   [6:0] grp_fu_1128_p0;
wire   [11:0] grp_fu_1128_p2;
wire  signed [10:0] grp_fu_1137_p0;
wire  signed [11:0] sext_ln1118_5_fu_583_p1;
wire  signed [10:0] grp_fu_1137_p1;
wire   [11:0] grp_fu_1137_p2;
wire   [14:0] grp_fu_1146_p3;
wire   [5:0] grp_fu_1157_p0;
wire  signed [8:0] grp_fu_1157_p1;
wire   [4:0] grp_fu_1157_p2;
wire  signed [25:0] mul_ln1192_5_fu_1194_p1;
wire  signed [21:0] grp_fu_1206_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to8;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 x_V_preg = 144'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

cos_lut_ap_fixed_9_6_5_3_0_s grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_205(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_205_input_V),
    .ap_return(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_205_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_205_ap_ce)
);

cos_lut_ap_fixed_9_6_5_3_0_s grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_210(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_210_input_V),
    .ap_return(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_210_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_210_ap_ce)
);

cos_lut_ap_fixed_9_6_5_3_0_s grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_215(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_215_input_V),
    .ap_return(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_215_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_215_ap_ce)
);

cos_lut_ap_fixed_9_6_5_3_0_s grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_220(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_220_input_V),
    .ap_return(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_220_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_220_ap_ce)
);

cos_lut_ap_fixed_9_6_5_3_0_s grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_225(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(p_Val2_6_reg_1263),
    .ap_return(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_225_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_225_ap_ce)
);

cos_lut_ap_fixed_9_6_5_3_0_s grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_230(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(p_Val2_2_reg_1230),
    .ap_return(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_230_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_230_ap_ce)
);

cos_lut_ap_fixed_9_6_5_3_0_s grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_235(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_235_input_V),
    .ap_return(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_235_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_235_ap_ce)
);

cos_lut_ap_fixed_9_6_5_3_0_s grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_240(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(trunc_ln708_6_reg_1324),
    .ap_return(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_240_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_240_ap_ce)
);

cos_lut_ap_fixed_9_6_5_3_0_s grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_245(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(trunc_ln708_9_reg_1329),
    .ap_return(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_245_ap_return),
    .ap_ce(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_245_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_250(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_250_input_V),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_250_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_250_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_255(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_255_input_V),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_255_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_255_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_260(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(p_Val2_2_reg_1230),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_260_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_260_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_265(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_265_input_V),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_265_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_265_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_270(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_270_input_V),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_270_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_270_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_275(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_275_input_V),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_275_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_275_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_280(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(p_Val2_9_reg_1214),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_280_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_280_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_285(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_285_input_V),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_285_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_285_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_290(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(trunc_ln708_8_reg_1279),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_290_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_290_ap_ce)
);

sin_lut_ap_fixed_9_6_5_3_0_s grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_295(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .input_V(trunc_ln708_4_reg_1319),
    .ap_return(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_295_ap_return),
    .ap_ce(grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_295_ap_ce)
);

myproject_mac_muladd_7ns_9s_12ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
myproject_mac_muladd_7ns_9s_12ns_12_1_1_U15(
    .din0(grp_fu_1128_p0),
    .din1(p_Val2_9_fu_300_p4),
    .din2(grp_fu_1128_p2),
    .dout(grp_fu_1128_p3)
);

myproject_mac_mulsub_11s_11s_12ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
myproject_mac_mulsub_11s_11s_12ns_12_1_1_U16(
    .din0(grp_fu_1137_p0),
    .din1(grp_fu_1137_p1),
    .din2(grp_fu_1137_p2),
    .dout(grp_fu_1137_p3)
);

myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 9 ),
    .din3_WIDTH( 15 ),
    .dout_WIDTH( 15 ))
myproject_ama_addmuladd_13s_11s_9s_15ns_15_1_1_U17(
    .din0(shl_ln1118_7_fu_606_p3),
    .din1(add_ln1192_12_fu_628_p2),
    .din2(p_Val2_9_reg_1214),
    .din3(grp_fu_1146_p3),
    .dout(grp_fu_1146_p4)
);

myproject_mac_muladd_6ns_9s_5ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
myproject_mac_muladd_6ns_9s_5ns_12_1_1_U18(
    .din0(grp_fu_1157_p0),
    .din1(grp_fu_1157_p1),
    .din2(grp_fu_1157_p2),
    .dout(grp_fu_1157_p3)
);

myproject_mac_mul_sub_5s_10s_8s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
myproject_mac_mul_sub_5s_10s_8s_14_1_1_U19(
    .din0(p_3_reg_1344),
    .din1(ret_V_reg_1339),
    .din2(tmp_6_fu_794_p3),
    .dout(grp_fu_1166_p3)
);

myproject_am_addmul_10s_9s_14s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 25 ))
myproject_am_addmul_10s_9s_14s_25_1_1_U20(
    .din0(r_V_24_fu_935_p2),
    .din1(tmp_fu_945_p3),
    .din2(ret_V_5_reg_1374),
    .dout(grp_fu_1174_p3)
);

myproject_mul_mul_10s_16s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 27 ))
myproject_mul_mul_10s_16s_27_1_1_U21(
    .din0(r_V_24_fu_935_p2),
    .din1(add_ln1192_reg_1404),
    .dout(mul_ln1192_4_fu_1182_p2)
);

myproject_mul_mul_10s_12s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_10s_12s_22_1_1_U22(
    .din0(r_V_13_fu_979_p2),
    .din1(r_V_12_fu_970_p2),
    .dout(r_V_14_fu_1188_p2)
);

myproject_mul_mul_10s_26s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_10s_26s_33_1_1_U23(
    .din0(r_V_10_fu_1011_p2),
    .din1(mul_ln1192_5_fu_1194_p1),
    .dout(mul_ln1192_5_fu_1194_p2)
);

myproject_mul_mul_10s_22s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_10s_22s_30_1_1_U24(
    .din0(r_V_15_fu_1033_p2),
    .din1(r_V_14_reg_1449),
    .dout(mul_ln1192_8_fu_1200_p2)
);

myproject_mac_muladd_5s_27s_22s_27_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 27 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 27 ))
myproject_mac_muladd_5s_27s_22s_27_1_1_U25(
    .din0(p_9_reg_1399_pp0_iter8_reg),
    .din1(mul_ln1192_2_reg_1484),
    .din2(grp_fu_1206_p2),
    .dout(grp_fu_1206_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 144'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_reg_1404 <= add_ln1192_fu_867_p2;
        add_ln700_reg_1364[13 : 3] <= add_ln700_fu_782_p2[13 : 3];
        mul_ln1192_1_reg_1459 <= mul_ln1192_1_fu_999_p2;
        mul_ln1192_2_reg_1484 <= mul_ln1192_2_fu_1058_p2;
        mul_ln1192_4_reg_1439 <= mul_ln1192_4_fu_1182_p2;
        mul_ln1192_5_reg_1464 <= mul_ln1192_5_fu_1194_p2;
        mul_ln1192_8_reg_1474 <= mul_ln1192_8_fu_1200_p2;
        p_10_reg_1419 <= grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_235_ap_return;
        p_10_reg_1419_pp0_iter6_reg <= p_10_reg_1419;
        p_1_reg_1369 <= grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_270_ap_return;
        p_2_reg_1359 <= grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_215_ap_return;
        p_2_reg_1359_pp0_iter5_reg <= p_2_reg_1359;
        p_2_reg_1359_pp0_iter6_reg <= p_2_reg_1359_pp0_iter5_reg;
        p_3_reg_1344 <= grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_210_ap_return;
        p_4_reg_1444 <= grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_240_ap_return;
        p_5_reg_1414 <= grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_290_ap_return;
        p_6_reg_1454 <= grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_245_ap_return;
        p_7_reg_1389 <= grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_280_ap_return;
        p_7_reg_1389_pp0_iter6_reg <= p_7_reg_1389;
        p_8_reg_1394 <= grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_285_ap_return;
        p_8_reg_1394_pp0_iter6_reg <= p_8_reg_1394;
        p_8_reg_1394_pp0_iter7_reg <= p_8_reg_1394_pp0_iter6_reg;
        p_9_reg_1399 <= grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_230_ap_return;
        p_9_reg_1399_pp0_iter6_reg <= p_9_reg_1399;
        p_9_reg_1399_pp0_iter7_reg <= p_9_reg_1399_pp0_iter6_reg;
        p_9_reg_1399_pp0_iter8_reg <= p_9_reg_1399_pp0_iter7_reg;
        p_Val2_3_reg_1384 <= grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_225_ap_return;
        p_Val2_4_reg_1349 <= grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_250_ap_return;
        p_Val2_5_reg_1379 <= grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_275_ap_return;
        p_Val2_7_reg_1434 <= grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_295_ap_return;
        p_Val2_7_reg_1434_pp0_iter7_reg <= p_Val2_7_reg_1434;
        p_Val2_7_reg_1434_pp0_iter8_reg <= p_Val2_7_reg_1434_pp0_iter7_reg;
        p_Val2_8_reg_1354 <= grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_255_ap_return;
        p_Val2_s_reg_1240_pp0_iter2_reg <= p_Val2_s_reg_1240_pp0_iter1_reg;
        p_Val2_s_reg_1240_pp0_iter3_reg <= p_Val2_s_reg_1240_pp0_iter2_reg;
        r_V_11_reg_1469 <= r_V_11_fu_1024_p2;
        r_V_14_reg_1449 <= r_V_14_fu_1188_p2;
        r_V_17_reg_1479 <= r_V_17_fu_1049_p2;
        r_V_18_reg_1294_pp0_iter2_reg <= r_V_18_reg_1294;
        r_V_18_reg_1294_pp0_iter3_reg <= r_V_18_reg_1294_pp0_iter2_reg;
        r_V_18_reg_1294_pp0_iter4_reg <= r_V_18_reg_1294_pp0_iter3_reg;
        ret_V_16_reg_1409 <= ret_V_16_fu_877_p2;
        ret_V_21_reg_1284_pp0_iter2_reg <= ret_V_21_reg_1284;
        ret_V_21_reg_1284_pp0_iter3_reg <= ret_V_21_reg_1284_pp0_iter2_reg;
        ret_V_21_reg_1284_pp0_iter4_reg <= ret_V_21_reg_1284_pp0_iter3_reg;
        ret_V_reg_1339 <= ret_V_fu_725_p2;
        trunc_ln708_10_reg_1494 <= {{ret_V_35_fu_1095_p2[29:21]}};
        trunc_ln708_1_reg_1424 <= {{ret_V_23_fu_907_p2[14:6]}};
        trunc_ln708_1_reg_1424_pp0_iter7_reg <= trunc_ln708_1_reg_1424;
        trunc_ln708_1_reg_1424_pp0_iter8_reg <= trunc_ln708_1_reg_1424_pp0_iter7_reg;
        trunc_ln708_7_reg_1489 <= {{ret_V_31_fu_1071_p2[32:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        mul_ln1192_reg_1429 <= grp_fu_1174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_1_reg_1224 <= {{x_V_in_sig[44:36]}};
        p_Val2_2_reg_1230 <= {{x_V_in_sig[26:18]}};
        p_Val2_6_reg_1263 <= {{x_V_in_sig[35:27]}};
        p_Val2_9_reg_1214 <= {{x_V_in_sig[134:126]}};
        p_Val2_s_reg_1240 <= {{x_V_in_sig[143:135]}};
        p_Val2_s_reg_1240_pp0_iter1_reg <= p_Val2_s_reg_1240;
        r_V_18_reg_1294 <= r_V_18_fu_481_p2;
        ret_V_21_reg_1284 <= ret_V_21_fu_450_p2;
        trunc_ln708_4_reg_1319 <= {{grp_fu_1137_p3[11:3]}};
        trunc_ln708_6_reg_1324 <= {{grp_fu_1146_p4[14:6]}};
        trunc_ln708_8_reg_1279 <= {{grp_fu_1128_p3[11:3]}};
        trunc_ln708_9_reg_1329 <= {{grp_fu_1157_p3[11:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ret_V_5_reg_1374 <= grp_fu_1166_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to8 = 1'b1;
    end else begin
        ap_idle_pp0_0to8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to8 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp17) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_205_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_205_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp19) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_210_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_210_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp31) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_215_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_215_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp42) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_220_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_220_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp65) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_225_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_225_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp69) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_230_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_230_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp105) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_235_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_235_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp121) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_240_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_240_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp123) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_245_ap_ce = 1'b1;
    end else begin
        grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_245_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp21) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_250_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_250_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp23) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_255_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_255_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp40) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_260_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_260_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp55) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_265_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_265_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp58) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_270_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_270_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp64) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_275_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_275_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp66) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_280_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_280_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp68) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_285_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_285_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp95) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_290_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_290_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp118) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_295_ap_ce = 1'b1;
    end else begin
        grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_295_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_10_fu_400_p2 = ($signed(sext_ln1192_8_fu_396_p1) + $signed(shl_ln1_fu_380_p3));

assign add_ln1192_12_fu_628_p2 = ($signed(11'd280) + $signed(sext_ln1118_10_fu_624_p1));

assign add_ln1192_18_fu_683_p2 = (r_V_26_fu_677_p2 + r_V_22_fu_541_p2);

assign add_ln1192_1_fu_507_p2 = (r_V_19_fu_501_p2 + r_V_18_fu_481_p2);

assign add_ln1192_fu_867_p2 = (16'd832 + ret_V_28_fu_861_p2);

assign add_ln700_fu_782_p2 = ($signed(sext_ln700_5_fu_767_p1) + $signed(sext_ln728_fu_778_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp105 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp118 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp121 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp123 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp17 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp19 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp21 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp23 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp31 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp40 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp42 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp55 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp58 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp64 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp65 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp66 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp68 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp69 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp95 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call159 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call96 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call111 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call114 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call140 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call159 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call17 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call175 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call184 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call196 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call20 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call33 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call47 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call58 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call63 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call68 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call74 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call78 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call89 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call93 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call96 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call159 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call159 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call159 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call159 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call159 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call159 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call159 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call111 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call159 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call17 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call175 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call184 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call196 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call33 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call47 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call63 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_205_input_V = x_V_in_sig[8:0];

assign grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_210_input_V = ($signed(p_Val2_9_fu_300_p4) - $signed(p_Val2_1_fu_310_p4));

assign grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_215_input_V = {{ret_V_29_fu_406_p2[11:3]}};

assign grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_220_input_V = ($signed(p_Val2_1_reg_1224) + $signed(p_Val2_s_reg_1240));

assign grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_235_input_V = {{ret_V_34_fu_689_p2[11:3]}};

assign grp_fu_1128_p0 = 12'd39;

assign grp_fu_1128_p2 = {{p_Val2_6_fu_359_p4}, {3'd0}};

assign grp_fu_1137_p0 = sext_ln1118_5_fu_583_p1;

assign grp_fu_1137_p1 = sext_ln1118_5_fu_583_p1;

assign grp_fu_1137_p2 = {{p_Val2_2_reg_1230}, {3'd0}};

assign grp_fu_1146_p3 = {{p_Val2_6_reg_1263}, {6'd0}};

assign grp_fu_1157_p0 = 12'd22;

assign grp_fu_1157_p1 = sext_ln1192_7_fu_603_p1;

assign grp_fu_1157_p2 = 12'd8;

assign grp_fu_1206_p2 = 27'd132382720;

assign grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_250_input_V = ($signed(9'd508) + $signed(p_Val2_2_fu_320_p4));

assign grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_255_input_V = {{x_V_in_sig[35:27]}};

assign grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_265_input_V = {{ret_V_22_fu_513_p2[11:3]}};

assign grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_270_input_V = (9'd2 + sub_ln703_fu_530_p2);

assign grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_275_input_V = {{r_V_22_fu_541_p2[11:3]}};

assign grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_285_input_V = ($signed(9'd511) + $signed(p_Val2_6_reg_1263));

assign lhs_V_1_fu_444_p1 = $signed(p_Val2_9_reg_1214);

assign lhs_V_2_fu_573_p1 = $signed(ret_V_26_fu_567_p2);

assign lhs_V_4_fu_850_p3 = {{r_V_18_reg_1294_pp0_iter4_reg}, {3'd0}};

assign lhs_V_fu_771_p3 = {{ret_V_21_reg_1284_pp0_iter4_reg}, {3'd0}};

assign mul_ln1192_1_fu_999_p0 = p_7_reg_1389_pp0_iter6_reg;

assign mul_ln1192_1_fu_999_p1 = mul_ln1192_reg_1429;

assign mul_ln1192_1_fu_999_p2 = ($signed(mul_ln1192_1_fu_999_p0) * $signed(mul_ln1192_1_fu_999_p1));

assign mul_ln1192_2_fu_1058_p0 = p_8_reg_1394_pp0_iter7_reg;

assign mul_ln1192_2_fu_1058_p2 = ($signed(mul_ln1192_2_fu_1058_p0) * $signed(mul_ln1192_1_reg_1459));

assign mul_ln1192_5_fu_1194_p1 = mul_ln1192_4_reg_1439;

assign mul_ln1192_6_fu_1066_p0 = r_V_11_reg_1469;

assign mul_ln1192_6_fu_1066_p2 = ($signed(mul_ln1192_6_fu_1066_p0) * $signed(mul_ln1192_5_reg_1464));

assign mul_ln1192_9_fu_1090_p0 = r_V_17_reg_1479;

assign mul_ln1192_9_fu_1090_p2 = ($signed(mul_ln1192_9_fu_1090_p0) * $signed(mul_ln1192_8_reg_1474));

assign p_Val2_1_fu_310_p4 = {{x_V_in_sig[44:36]}};

assign p_Val2_2_fu_320_p4 = {{x_V_in_sig[26:18]}};

assign p_Val2_6_fu_359_p4 = {{x_V_in_sig[35:27]}};

assign p_Val2_9_fu_300_p4 = {{x_V_in_sig[134:126]}};

assign r_V_10_fu_1011_p0 = sext_ln1116_3_fu_1008_p1;

assign r_V_10_fu_1011_p1 = sext_ln1116_3_fu_1008_p1;

assign r_V_10_fu_1011_p2 = ($signed(r_V_10_fu_1011_p0) * $signed(r_V_10_fu_1011_p1));

assign r_V_11_fu_1024_p0 = sext_ln1116_4_fu_1021_p1;

assign r_V_11_fu_1024_p1 = sext_ln1116_4_fu_1021_p1;

assign r_V_11_fu_1024_p2 = ($signed(r_V_11_fu_1024_p0) * $signed(r_V_11_fu_1024_p1));

assign r_V_12_fu_970_p0 = sext_ln1116_5_fu_967_p1;

assign r_V_12_fu_970_p1 = sext_ln1116_5_fu_967_p1;

assign r_V_12_fu_970_p2 = ($signed(r_V_12_fu_970_p0) * $signed(r_V_12_fu_970_p1));

assign r_V_13_fu_979_p0 = sext_ln1116_6_fu_976_p1;

assign r_V_13_fu_979_p1 = sext_ln1116_6_fu_976_p1;

assign r_V_13_fu_979_p2 = ($signed(r_V_13_fu_979_p0) * $signed(r_V_13_fu_979_p1));

assign r_V_15_fu_1033_p0 = sext_ln1116_8_fu_1030_p1;

assign r_V_15_fu_1033_p1 = sext_ln1116_8_fu_1030_p1;

assign r_V_15_fu_1033_p2 = ($signed(r_V_15_fu_1033_p0) * $signed(r_V_15_fu_1033_p1));

assign r_V_17_fu_1049_p0 = sext_ln1116_9_fu_1046_p1;

assign r_V_17_fu_1049_p1 = sext_ln1116_9_fu_1046_p1;

assign r_V_17_fu_1049_p2 = ($signed(r_V_17_fu_1049_p0) * $signed(r_V_17_fu_1049_p1));

assign r_V_18_fu_481_p2 = ($signed(sub_ln1118_fu_475_p2) - $signed(sext_ln1118_fu_461_p1));

assign r_V_19_fu_501_p2 = ($signed(sext_ln1118_2_fu_487_p1) + $signed(sext_ln1118_3_fu_497_p1));

assign r_V_20_fu_889_p0 = sext_ln1116_fu_886_p1;

assign r_V_20_fu_889_p1 = sext_ln1116_fu_886_p1;

assign r_V_20_fu_889_p2 = ($signed(r_V_20_fu_889_p0) * $signed(r_V_20_fu_889_p1));

assign r_V_21_fu_709_p2 = ($signed(10'd0) - $signed(r_V_fu_706_p1));

assign r_V_22_fu_541_p2 = ($signed(sext_ln1118_1_fu_471_p1) - $signed(sext_ln1118_fu_461_p1));

assign r_V_23_fu_926_p2 = ($signed(6'd0) - $signed(sext_ln1253_fu_923_p1));

assign r_V_24_fu_935_p0 = sext_ln1116_1_fu_932_p1;

assign r_V_24_fu_935_p1 = sext_ln1116_1_fu_932_p1;

assign r_V_24_fu_935_p2 = ($signed(r_V_24_fu_935_p0) * $signed(r_V_24_fu_935_p1));

assign r_V_25_fu_840_p2 = ($signed(sext_ln1118_6_fu_824_p1) + $signed(sext_ln1118_7_fu_836_p1));

assign r_V_26_fu_677_p2 = ($signed(sext_ln1118_12_fu_673_p1) - $signed(sext_ln1192_7_fu_603_p1));

assign r_V_8_fu_818_p0 = sext_ln1116_2_fu_814_p1;

assign r_V_8_fu_818_p1 = sext_ln1116_2_fu_814_p1;

assign r_V_8_fu_818_p2 = ($signed(r_V_8_fu_818_p0) * $signed(r_V_8_fu_818_p1));

assign r_V_fu_706_p1 = p_Val2_s_reg_1240_pp0_iter3_reg;

assign ret_V_11_fu_808_p2 = ($signed(6'd3) + $signed(sext_ln703_fu_805_p1));

assign ret_V_16_fu_877_p2 = ($signed(6'd3) + $signed(sext_ln703_7_fu_873_p1));

assign ret_V_21_fu_450_p2 = ($signed(lhs_V_1_fu_444_p1) - $signed(sext_ln703_1_fu_447_p1));

assign ret_V_22_fu_513_p2 = (12'd48 + add_ln1192_1_fu_507_p2);

assign ret_V_23_fu_907_p2 = ($signed(sext_ln700_6_fu_883_p1) + $signed(rhs_V_fu_903_p1));

assign ret_V_24_fu_719_p2 = ($signed(r_V_21_fu_709_p2) - $signed(sext_ln703_4_fu_715_p1));

assign ret_V_26_fu_567_p2 = ($signed(lhs_V_1_fu_444_p1) - $signed(rhs_V_1_fu_564_p1));

assign ret_V_28_fu_861_p2 = ($signed(sext_ln728_4_fu_857_p1) - $signed(sext_ln1118_8_fu_846_p1));

assign ret_V_29_fu_406_p2 = (12'd48 + add_ln1192_10_fu_400_p2);

assign ret_V_31_fu_1071_p2 = ($signed(33'd8455716864) + $signed(mul_ln1192_6_fu_1066_p2));

assign ret_V_34_fu_689_p2 = (12'd24 + add_ln1192_18_fu_683_p2);

assign ret_V_35_fu_1095_p2 = ($signed(30'd1056964608) + $signed(mul_ln1192_9_fu_1090_p2));

assign ret_V_9_fu_577_p2 = ($signed(11'd5) + $signed(lhs_V_2_fu_573_p1));

assign ret_V_fu_725_p2 = (10'd25 + ret_V_24_fu_719_p2);

assign rhs_V_1_fu_564_p1 = $signed(p_Val2_6_reg_1263);

assign rhs_V_fu_903_p1 = $signed(tmp_5_fu_895_p3);

assign sext_ln1116_1_fu_932_p1 = p_Val2_3_reg_1384;

assign sext_ln1116_2_fu_814_p1 = $signed(ret_V_11_fu_808_p2);

assign sext_ln1116_3_fu_1008_p1 = $signed(p_2_reg_1359_pp0_iter6_reg);

assign sext_ln1116_4_fu_1021_p1 = $signed(p_4_reg_1444);

assign sext_ln1116_5_fu_967_p1 = $signed(ret_V_16_reg_1409);

assign sext_ln1116_6_fu_976_p1 = $signed(p_5_reg_1414);

assign sext_ln1116_8_fu_1030_p1 = $signed(p_6_reg_1454);

assign sext_ln1116_9_fu_1046_p1 = $signed(p_10_reg_1419_pp0_iter6_reg);

assign sext_ln1116_fu_886_p1 = $signed(p_1_reg_1369);

assign sext_ln1118_10_fu_624_p1 = $signed(shl_ln1118_8_fu_617_p3);

assign sext_ln1118_12_fu_673_p1 = $signed(shl_ln1118_9_fu_666_p3);

assign sext_ln1118_1_fu_471_p1 = $signed(shl_ln_fu_464_p3);

assign sext_ln1118_2_fu_487_p1 = $signed(p_Val2_2_reg_1230);

assign sext_ln1118_3_fu_497_p1 = $signed(shl_ln1118_1_fu_490_p3);

assign sext_ln1118_5_fu_583_p1 = $signed(ret_V_9_fu_577_p2);

assign sext_ln1118_6_fu_824_p1 = r_V_8_fu_818_p2;

assign sext_ln1118_7_fu_836_p1 = $signed(tmp_9_fu_828_p3);

assign sext_ln1118_8_fu_846_p1 = $signed(r_V_25_fu_840_p2);

assign sext_ln1118_fu_461_p1 = p_Val2_s_reg_1240;

assign sext_ln1192_7_fu_603_p1 = $signed(p_Val2_6_reg_1263);

assign sext_ln1192_8_fu_396_p1 = $signed(shl_ln1118_6_fu_388_p3);

assign sext_ln1253_fu_923_p1 = $signed(p_Val2_5_reg_1379);

assign sext_ln700_1_fu_757_p1 = $signed(tmp_4_fu_749_p3);

assign sext_ln700_5_fu_767_p1 = $signed(sub_ln700_1_fu_761_p2);

assign sext_ln700_6_fu_883_p1 = $signed(add_ln700_reg_1364);

assign sext_ln700_fu_739_p1 = $signed(tmp_3_fu_731_p3);

assign sext_ln703_1_fu_447_p1 = p_Val2_1_reg_1224;

assign sext_ln703_4_fu_715_p1 = $signed(grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_205_ap_return);

assign sext_ln703_7_fu_873_p0 = grp_cos_lut_ap_fixed_9_6_5_3_0_s_fu_225_ap_return;

assign sext_ln703_7_fu_873_p1 = sext_ln703_7_fu_873_p0;

assign sext_ln703_fu_805_p1 = $signed(p_Val2_8_reg_1354);

assign sext_ln728_4_fu_857_p1 = $signed(lhs_V_4_fu_850_p3);

assign sext_ln728_fu_778_p1 = $signed(lhs_V_fu_771_p3);

assign shl_ln1118_1_fu_490_p3 = {{p_Val2_2_reg_1230}, {2'd0}};

assign shl_ln1118_6_fu_388_p3 = {{p_Val2_6_fu_359_p4}, {1'd0}};

assign shl_ln1118_7_fu_606_p3 = {{p_Val2_9_reg_1214}, {4'd0}};

assign shl_ln1118_8_fu_617_p3 = {{p_Val2_9_reg_1214}, {1'd0}};

assign shl_ln1118_9_fu_666_p3 = {{p_Val2_6_reg_1263}, {2'd0}};

assign shl_ln1_fu_380_p3 = {{tmp_s_fu_370_p4}, {4'd0}};

assign shl_ln_fu_464_p3 = {{p_Val2_s_reg_1240}, {2'd0}};

assign sub_ln1118_fu_475_p2 = ($signed(12'd0) - $signed(sext_ln1118_1_fu_471_p1));

assign sub_ln700_1_fu_761_p2 = ($signed(sub_ln700_fu_743_p2) - $signed(sext_ln700_1_fu_757_p1));

assign sub_ln700_fu_743_p2 = ($signed(12'd0) - $signed(sext_ln700_fu_739_p1));

assign sub_ln703_fu_530_p2 = (p_Val2_9_reg_1214 - p_Val2_2_reg_1230);

assign tmp_3_fu_731_p3 = {{grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_265_ap_return}, {6'd0}};

assign tmp_4_fu_749_p3 = {{grp_sin_lut_ap_fixed_9_6_5_3_0_s_fu_265_ap_return}, {4'd0}};

assign tmp_5_fu_895_p3 = {{r_V_20_fu_889_p2}, {3'd0}};

assign tmp_6_fu_794_p3 = {{p_Val2_4_reg_1349}, {3'd0}};

assign tmp_9_fu_828_p3 = {{r_V_8_fu_818_p2}, {2'd0}};

assign tmp_fu_945_p3 = {{r_V_23_fu_926_p2}, {3'd0}};

assign tmp_s_fu_370_p4 = {{x_V_in_sig[34:27]}};

assign y_0_V = trunc_ln708_1_reg_1424_pp0_iter8_reg;

assign y_1_V = {{grp_fu_1206_p3[26:18]}};

assign y_2_V = $signed(p_Val2_7_reg_1434_pp0_iter8_reg);

assign y_3_V = trunc_ln708_7_reg_1489;

assign y_4_V = trunc_ln708_10_reg_1494;

always @ (posedge ap_clk) begin
    add_ln700_reg_1364[2:0] <= 3'b000;
end

endmodule //myproject
