#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Dec 06 10:35:09 2019
# Process ID: 7840
# Current directory: H:/VHDL/project_2/project_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9908 H:\VHDL\project_2\project_2\project_2.xpr
# Log file: H:/VHDL/project_2/project_2/vivado.log
# Journal file: H:/VHDL/project_2/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/VHDL/project_2/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 723.414 ; gain = 104.336
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ANDG' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ANDG_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDG
ERROR: [VRFC 10-1412] syntax error near out [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd:37]
ERROR: [VRFC 10-1504] unit andg ignored due to previous errors [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd:34]
INFO: [VRFC 10-240] VHDL file H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ANDG' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ANDG_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDG
ERROR: [VRFC 10-1412] syntax error near out [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd:37]
ERROR: [VRFC 10-1504] unit andg ignored due to previous errors [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd:34]
INFO: [VRFC 10-240] VHDL file H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ANDG' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ANDG_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDG
ERROR: [VRFC 10-1412] syntax error near out [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd:37]
ERROR: [VRFC 10-1504] unit andg ignored due to previous errors [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd:34]
INFO: [VRFC 10-240] VHDL file H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ANDG' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ANDG_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDG
ERROR: [VRFC 10-1412] syntax error near out [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd:37]
ERROR: [VRFC 10-1504] unit andg ignored due to previous errors [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd:34]
INFO: [VRFC 10-240] VHDL file H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ANDG' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ANDG_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDG
ERROR: [VRFC 10-1412] syntax error near out [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd:37]
ERROR: [VRFC 10-1504] unit andg ignored due to previous errors [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd:34]
INFO: [VRFC 10-240] VHDL file H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ANDG' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ANDG_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDG
ERROR: [VRFC 10-1412] syntax error near out [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd:37]
ERROR: [VRFC 10-1504] unit andg ignored due to previous errors [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd:34]
INFO: [VRFC 10-240] VHDL file H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ALU_tbv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ALU_tbv_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_tbv
ERROR: [VRFC 10-91] alu_sel is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd:67]
ERROR: [VRFC 10-91] alu_sel is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd:70]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd:35]
INFO: [VRFC 10-240] VHDL file H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ALU_tbv' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ALU_tbv_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_tbv
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ALU_tbv_behav xil_defaultlib.ALU_tbv -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-122] alu remains a black-box since it has no binding entity [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd:55]
ERROR: [VRFC 10-664] expression has 4 elements ; expected 3 [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd:67]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alu_tbv in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_behav -key {Behavioral:sim_1:Functional:tb_ALU} -tclbatch {tb_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 815.250 ; gain = 12.992
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-1412] syntax error near ) [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:10]
ERROR: [VRFC 10-533] constant alu_out can only be of mode IN [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:15]
ERROR: [VRFC 10-533] constant carryout can only be of mode IN [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:16]
ERROR: [VRFC 10-1504] unit alu ignored due to previous errors [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:8]
INFO: [VRFC 10-240] VHDL file H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-1412] syntax error near ) [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:10]
ERROR: [VRFC 10-533] constant alu_out can only be of mode IN [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:15]
ERROR: [VRFC 10-533] constant carryout can only be of mode IN [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:16]
ERROR: [VRFC 10-1504] unit alu ignored due to previous errors [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:8]
INFO: [VRFC 10-240] VHDL file H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-1412] syntax error near ) [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:10]
ERROR: [VRFC 10-533] constant alu_out can only be of mode IN [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:15]
ERROR: [VRFC 10-533] constant carryout can only be of mode IN [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:16]
ERROR: [VRFC 10-1504] unit alu ignored due to previous errors [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:8]
INFO: [VRFC 10-240] VHDL file H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 3 [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd:52]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 3 [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd:52]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 3 [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd:52]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_behav -key {Behavioral:sim_1:Functional:tb_ALU} -tclbatch {tb_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 815.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 3 elements ; expected 4 [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd:20]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 3 [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd:54]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 3 [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd:54]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 8 [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd:52]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 3 [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd:54]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 3 [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd:54]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 3 [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd:54]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_alu in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_behav -key {Behavioral:sim_1:Functional:tb_ALU} -tclbatch {tb_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 3 elements, right array has 4 elements
Time: 0 ps  Iteration: 0  Process: /tb_ALU/stim_proc
  File: H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd

HDL Line: H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd:57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 815.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-91] n is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:36]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:36]
ERROR: [VRFC 10-91] n is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:38]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:38]
ERROR: [VRFC 10-91] n is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:40]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:40]
ERROR: [VRFC 10-91] n is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:42]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:18]
INFO: [VRFC 10-240] VHDL file H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-91] n is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:36]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:36]
ERROR: [VRFC 10-91] n is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:38]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:38]
ERROR: [VRFC 10-91] n is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:40]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:40]
ERROR: [VRFC 10-91] n is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:42]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:18]
INFO: [VRFC 10-240] VHDL file H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-91] n is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:36]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:36]
ERROR: [VRFC 10-91] n is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:38]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:38]
ERROR: [VRFC 10-91] n is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:40]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:40]
ERROR: [VRFC 10-91] n is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:42]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:18]
INFO: [VRFC 10-240] VHDL file H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled false [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/Residue_Generator.vhd]
set_property is_enabled false [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/compar.vhd]
set_property is_enabled false [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/mod3.vhd]
set_property is_enabled false [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/Select.vhd]
set_property is_enabled false [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd]
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
ERROR: [VRFC 10-91] n is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:36]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:36]
ERROR: [VRFC 10-91] n is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:38]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:38]
ERROR: [VRFC 10-91] n is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:40]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:40]
ERROR: [VRFC 10-91] n is not declared [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:42]
ERROR: [VRFC 10-1083] near std_logic_vector ; type conversion expression type cannot be determined uniquely [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:42]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd:18]
INFO: [VRFC 10-240] VHDL file H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_behav -key {Behavioral:sim_1:Functional:tb_ALU} -tclbatch {tb_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Array sizes do not match, left array has 3 elements, right array has 4 elements
Time: 0 ps  Iteration: 0  Process: /tb_ALU/stim_proc
  File: H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd

HDL Line: H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd:57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 815.250 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_behav -key {Behavioral:sim_1:Functional:tb_ALU} -tclbatch {tb_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 852.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_behav -key {Behavioral:sim_1:Functional:tb_ALU} -tclbatch {tb_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 852.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_behav -key {Behavioral:sim_1:Functional:tb_ALU} -tclbatch {tb_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 852.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_behav -key {Behavioral:sim_1:Functional:tb_ALU} -tclbatch {tb_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 852.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ALU' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ALU_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ALU
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ALU_behav xil_defaultlib.tb_ALU -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavior of entity xil_defaultlib.tb_alu
Built simulation snapshot tb_ALU_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ALU_behav -key {Behavioral:sim_1:Functional:tb_ALU} -tclbatch {tb_ALU.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_ALU.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ALU_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 852.297 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled false [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ALU_tbv.vhd]
update_compile_order -fileset sim_1
set_property is_enabled true [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property is_enabled false [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ALU.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ANDG_tb.vhd w ]
add_files -fileset sim_1 H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ANDG_tb.vhd
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ANDG' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ANDG_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDG
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ANDG_behav xil_defaultlib.ANDG -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.andg
Built simulation snapshot ANDG_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ANDG_behav -key {Behavioral:sim_1:Functional:ANDG} -tclbatch {ANDG.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ANDG.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ANDG_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 871.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ANDG' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ANDG_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDG
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ANDG_behav xil_defaultlib.ANDG -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.andg
Built simulation snapshot ANDG_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ANDG_behav -key {Behavioral:sim_1:Functional:ANDG} -tclbatch {ANDG.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ANDG.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ANDG_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 871.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ANDG' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ANDG_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDG
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ANDG_behav xil_defaultlib.ANDG -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.andg
Built simulation snapshot ANDG_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ANDG_behav -key {Behavioral:sim_1:Functional:ANDG} -tclbatch {ANDG.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ANDG.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ANDG_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 871.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ANDG' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ANDG_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDG
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ANDG_behav xil_defaultlib.ANDG -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.andg
Built simulation snapshot ANDG_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ANDG_behav -key {Behavioral:sim_1:Functional:ANDG} -tclbatch {ANDG.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ANDG.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ANDG_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 879.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ANDG' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ANDG_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDG
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ANDG_behav xil_defaultlib.ANDG -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.andg
Built simulation snapshot ANDG_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ANDG_behav -key {Behavioral:sim_1:Functional:ANDG} -tclbatch {ANDG.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ANDG.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ANDG_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 879.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ANDG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ANDG_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDG
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ANDG_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDG_tb
ERROR: [VRFC 10-1412] syntax error near ) [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ANDG_tb.vhd:59]
ERROR: [VRFC 10-704] formal a has no actual or default value [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ANDG_tb.vhd:55]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ANDG_tb.vhd:39]
INFO: [VRFC 10-240] VHDL file H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ANDG_tb.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'ANDG_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
"xvhdl -m64 --relax -prj ANDG_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDG
INFO: [VRFC 10-163] Analyzing VHDL file "H:/VHDL/project_2/project_2/project_2.srcs/sim_1/new/ANDG_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ANDG_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 9c471ea0f0074ab48ffdb59540443f59 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ANDG_tb_behav xil_defaultlib.ANDG_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ANDG [andg_default]
Compiling architecture behavioral of entity xil_defaultlib.andg_tb
Built simulation snapshot ANDG_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/VHDL/project_2/project_2/project_2.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "ANDG_tb_behav -key {Behavioral:sim_1:Functional:ANDG_tb} -tclbatch {ANDG_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source ANDG_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ANDG_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 879.578 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property is_enabled false [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/ANDG.vhd]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  H:/VHDL/project_2/project_2/project_2.srcs/sources_1/new/Residue_Generator.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 06 17:24:14 2019...
