LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL; 
 
ENTITY alu4_addsub_tb IS
END alu4_addsub_tb;
 
ARCHITECTURE behavior OF alu4_addsub_tb IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT alu4_addsub
    PORT(
         A : IN  std_logic_vector(3 downto 0);
         B : IN  std_logic_vector(3 downto 0);
         F : IN  std_logic_vector(2 downto 0);
         Y : OUT  std_logic_vector(3 downto 0);
         carry_sign : OUT  std_logic
        );
    END COMPONENT;


   --Inputs
   signal A : std_logic_vector(3 downto 0) := "0111";
   signal B : std_logic_vector(3 downto 0) := "1001";
   signal F : std_logic_vector(2 downto 0) := "111";

     --Outputs
   signal Y : std_logic_vector(3 downto 0);
   signal carry_sign : std_logic;
   -- No clocks detected in port list. Replace <clock> below with 
   -- appropriate port name 
 

 
BEGIN
 
    -- Instantiate the Unit Under Test (UUT)
   uut: alu4_addsub PORT MAP (
          A => A,
          B => B,
          F => F,
          Y => Y,
          carry_sign => carry_sign
        );


   -- Stimulus process
   stim_procF: process
   begin
      F<=F+1;
        wait for 20 ns;
   end process;

END;