From 4865020b252fc65f39bd62f680b78d1911f78a23 Mon Sep 17 00:00:00 2001
From: Adrian Alonso <aalonso@freescale.com>
Date: Fri, 10 Apr 2015 15:20:58 -0500
Subject: [PATCH 0369/1221] MLK-10645: ARM: imx7d: rename arm2 dts files to
 match board variant

* Rename mx7d arm2 evaluation board dts file to match
  DEFAULT_FDT_FILE name expected by uboot
* DTS file name follows the naming convention:
  <soc>-<package>-<ddr>-<target>.dts
  imx7d-12x12-lpddr3-arm2.dts
  imx7d-19x19-ddr3-arm2.dts
* Update Makefile rules to build dtb files

Signed-off-by: Adrian Alonso <aalonso@freescale.com>
[zou:Original patch taken from
git.freescale.com/imx/fsl-arm-yocto-bsp.git-b imx-3.14.52-1.1.0_ga]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm/boot/dts/Makefile                         |   14 +-
 arch/arm/boot/dts/imx7d-12x12-arm2-enet.dts        |   17 -
 arch/arm/boot/dts/imx7d-12x12-arm2-flexcan.dts     |   25 -
 arch/arm/boot/dts/imx7d-12x12-arm2-m4.dts          |   39 -
 arch/arm/boot/dts/imx7d-12x12-arm2-mqs.dts         |   46 -
 arch/arm/boot/dts/imx7d-12x12-arm2-qspi.dts        |   62 --
 arch/arm/boot/dts/imx7d-12x12-arm2-sai.dts         |   34 -
 arch/arm/boot/dts/imx7d-12x12-arm2-sim.dts         |   29 -
 arch/arm/boot/dts/imx7d-12x12-arm2.dts             |  998 --------------------
 arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-enet.dts |   17 +
 .../boot/dts/imx7d-12x12-lpddr3-arm2-flexcan.dts   |   25 +
 arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-m4.dts   |   39 +
 arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-mqs.dts  |   46 +
 arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-qspi.dts |   62 ++
 arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-sai.dts  |   34 +
 arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-sim.dts  |   29 +
 arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts      |  998 ++++++++++++++++++++
 arch/arm/boot/dts/imx7d-19x19-arm2-csi.dts         |   16 -
 arch/arm/boot/dts/imx7d-19x19-arm2-sai.dts         |   33 -
 arch/arm/boot/dts/imx7d-19x19-arm2.dts             |  734 --------------
 arch/arm/boot/dts/imx7d-19x19-ddr3-arm2-csi.dts    |   16 +
 arch/arm/boot/dts/imx7d-19x19-ddr3-arm2-sai.dts    |   33 +
 arch/arm/boot/dts/imx7d-19x19-ddr3-arm2.dts        |  734 ++++++++++++++
 23 files changed, 2040 insertions(+), 2040 deletions(-)
 delete mode 100644 arch/arm/boot/dts/imx7d-12x12-arm2-enet.dts
 delete mode 100644 arch/arm/boot/dts/imx7d-12x12-arm2-flexcan.dts
 delete mode 100644 arch/arm/boot/dts/imx7d-12x12-arm2-m4.dts
 delete mode 100644 arch/arm/boot/dts/imx7d-12x12-arm2-mqs.dts
 delete mode 100644 arch/arm/boot/dts/imx7d-12x12-arm2-qspi.dts
 delete mode 100644 arch/arm/boot/dts/imx7d-12x12-arm2-sai.dts
 delete mode 100644 arch/arm/boot/dts/imx7d-12x12-arm2-sim.dts
 delete mode 100644 arch/arm/boot/dts/imx7d-12x12-arm2.dts
 create mode 100644 arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-enet.dts
 create mode 100644 arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-flexcan.dts
 create mode 100644 arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-m4.dts
 create mode 100644 arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-mqs.dts
 create mode 100644 arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-qspi.dts
 create mode 100644 arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-sai.dts
 create mode 100644 arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-sim.dts
 create mode 100644 arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts
 delete mode 100644 arch/arm/boot/dts/imx7d-19x19-arm2-csi.dts
 delete mode 100644 arch/arm/boot/dts/imx7d-19x19-arm2-sai.dts
 delete mode 100644 arch/arm/boot/dts/imx7d-19x19-arm2.dts
 create mode 100644 arch/arm/boot/dts/imx7d-19x19-ddr3-arm2-csi.dts
 create mode 100644 arch/arm/boot/dts/imx7d-19x19-ddr3-arm2-sai.dts
 create mode 100644 arch/arm/boot/dts/imx7d-19x19-ddr3-arm2.dts

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index c27c910..935b1ac 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -211,13 +211,13 @@ dtb-$(CONFIG_ARCH_MXC) += \
 	imx6sx-sdb-emmc.dtb \
 	imx6sx-sdb-m4.dtb \
 	vf610-twr.dtb \
-	imx7d-12x12-arm2.dtb \
-	imx7d-12x12-arm2-enet.dtb \
-	imx7d-12x12-arm2-flexcan.dtb \
-	imx7d-12x12-arm2-qspi.dtb \
-	imx7d-12x12-arm2-m4.dtb \
-	imx7d-19x19-arm2.dtb \
-	imx7d-19x19-arm2-csi.dtb \
+	imx7d-12x12-lpddr3-arm2.dtb \
+	imx7d-12x12-lpddr3-arm2-enet.dtb \
+	imx7d-12x12-lpddr3-arm2-flexcan.dtb \
+	imx7d-12x12-lpddr3-arm2-qspi.dtb \
+	imx7d-12x12-lpddr3-arm2-m4.dtb \
+	imx7d-19x19-ddr3-arm2.dtb \
+	imx7d-19x19-ddr3-arm2-csi.dtb \
 	imx7d-sdb.dtb \
 	imx7d-sdb-enet.dtb \
 	imx7d-sdb-epdc.dtb \
diff --git a/arch/arm/boot/dts/imx7d-12x12-arm2-enet.dts b/arch/arm/boot/dts/imx7d-12x12-arm2-enet.dts
deleted file mode 100644
index 0ce14f1..0000000
--- a/arch/arm/boot/dts/imx7d-12x12-arm2-enet.dts
+++ /dev/null
@@ -1,17 +0,0 @@
-/*
- * Copyright (C) 2015 Freescale Semiconductor, Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
-
-#include "imx7d-12x12-arm2.dts"
-
-&epdc {
-        status = "disabled";
-};
-
-&fec2 {
-	status = "okay";
-};
diff --git a/arch/arm/boot/dts/imx7d-12x12-arm2-flexcan.dts b/arch/arm/boot/dts/imx7d-12x12-arm2-flexcan.dts
deleted file mode 100644
index 0c032360..0000000
--- a/arch/arm/boot/dts/imx7d-12x12-arm2-flexcan.dts
+++ /dev/null
@@ -1,25 +0,0 @@
-/*
- * Copyright (C) 2015 Freescale Semiconductor, Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
-
-#include "imx7d-12x12-arm2.dts"
-
-&sai1 {
-	status = "disabled";
-};
-
-&fec1 {
-	status = "disabled";
-};
-
-&flexcan1 {
-	status = "okay";
-};
-
-&flexcan2 {
-	status = "okay";
-};
diff --git a/arch/arm/boot/dts/imx7d-12x12-arm2-m4.dts b/arch/arm/boot/dts/imx7d-12x12-arm2-m4.dts
deleted file mode 100644
index 11c8db1..0000000
--- a/arch/arm/boot/dts/imx7d-12x12-arm2-m4.dts
+++ /dev/null
@@ -1,39 +0,0 @@
-
-#include "imx7d-12x12-arm2.dts"
-
-/ {
-	memory {
-		linux,usable-memory = <0x80000000 0x3ff00000>;
-	};
-};
-
-&adc1 {
-	status = "disabled";
-};
-
-&mcctest{
-	status = "okay";
-};
-
-&mcctty{
-	status = "okay";
-};
-
-&iomuxc {
-	uart2 {
-		pinctrl_uart2_1: uart2grp-1 {
-			fsl,pins = <
-				MX7D_PAD_UART2_RX_DATA__UART2_DCE_RX 	0x79
-				MX7D_PAD_UART2_TX_DATA__UART2_DCE_TX 	0x79
-			>;
-		};
-	};
-};
-
-&uart2 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart2_1>;
-	assigned-clocks = <&clks IMX7D_UART2_ROOT_SRC>;
-	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
-	status = "okay";
-};
diff --git a/arch/arm/boot/dts/imx7d-12x12-arm2-mqs.dts b/arch/arm/boot/dts/imx7d-12x12-arm2-mqs.dts
deleted file mode 100644
index deb1f6b..0000000
--- a/arch/arm/boot/dts/imx7d-12x12-arm2-mqs.dts
+++ /dev/null
@@ -1,46 +0,0 @@
-/*
- * Copyright (C) 2015 Freescale Semiconductor, Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
-
-#include "imx7d-12x12-arm2.dts"
-
-/ {
-	sound-mqs {
-		compatible = "fsl,imx7d-12x12-arm2-mqs",
-				"fsl,imx-audio-mqs";
-		model = "mqs-audio";
-		cpu-dai = <&sai1>;
-		audio-codec = <&mqs>;
-	};
-};
-
-&clks {
-	assigned-clocks = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
-	assigned-clock-rates = <786432000>;
-};
-
-&sai1 {
-	assigned-clocks = <&clks IMX7D_SAI1_ROOT_SRC>,
-			  <&clks IMX7D_SAI1_ROOT_CLK>;
-	assigned-clock-parents = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
-	assigned-clock-rates = <0>, <24576000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_sai1>;
-	status = "okay";
-};
-
-&mqs {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_mqs>;
-	clocks = <&clks IMX7D_SAI1_ROOT_CLK>;
-	clock-names = "mclk";
-	status = "okay";
-};
-
-&sdma {
-	status = "okay";
-};
diff --git a/arch/arm/boot/dts/imx7d-12x12-arm2-qspi.dts b/arch/arm/boot/dts/imx7d-12x12-arm2-qspi.dts
deleted file mode 100644
index d060529..0000000
--- a/arch/arm/boot/dts/imx7d-12x12-arm2-qspi.dts
+++ /dev/null
@@ -1,62 +0,0 @@
-/*
- * Copyright (C) 2015 Freescale Semiconductor, Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
-
-#include "imx7d-12x12-arm2.dts"
-
-/* disable epdc, conflict with qspi */
-&epdc {
-        status = "disabled";
-};
-
-&iomuxc {
-	qspi1 {
-		pinctrl_qspi1_1: qspi1grp_1 {
-			fsl,pins = <
-				MX7D_PAD_EPDC_DATA00__QSPI_A_DATA0 0x51
-				MX7D_PAD_EPDC_DATA01__QSPI_A_DATA1 0x51
-				MX7D_PAD_EPDC_DATA02__QSPI_A_DATA2 0x51
-				MX7D_PAD_EPDC_DATA03__QSPI_A_DATA3 0x51
-				MX7D_PAD_EPDC_DATA04__QSPI_A_DQS 0x51
-				MX7D_PAD_EPDC_DATA05__QSPI_A_SCLK 0x51
-				MX7D_PAD_EPDC_DATA06__QSPI_A_SS0_B 0x51
-				MX7D_PAD_EPDC_DATA07__QSPI_A_SS1_B 0x51
-				MX7D_PAD_EPDC_DATA08__QSPI_B_DATA0 0x51
-				MX7D_PAD_EPDC_DATA09__QSPI_B_DATA1 0x51
-				MX7D_PAD_EPDC_DATA10__QSPI_B_DATA2 0x51
-				MX7D_PAD_EPDC_DATA11__QSPI_B_DATA3 0x51
-				MX7D_PAD_EPDC_DATA12__QSPI_B_DQS 0x51
-				MX7D_PAD_EPDC_DATA13__QSPI_B_SCLK 0x51
-				MX7D_PAD_EPDC_DATA14__QSPI_B_SS0_B 0x51
-				MX7D_PAD_EPDC_DATA15__QSPI_B_SS1_B 0x51
-			>;
-		};
-	};
-};
-
-&qspi1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_qspi1_1>;
-	status = "okay";
-	ddrsmp=<0>;
-
-	flash0: n25q256a@0 {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "micron,n25q256a";
-		spi-max-frequency = <29000000>;
-		reg = <0>;
-	};
-
-	flash1: n25q256a@1 {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "micron,n25q256a";
-		spi-max-frequency = <29000000>;
-		reg = <1>;
-	};
-};
diff --git a/arch/arm/boot/dts/imx7d-12x12-arm2-sai.dts b/arch/arm/boot/dts/imx7d-12x12-arm2-sai.dts
deleted file mode 100644
index 696f9a0..0000000
--- a/arch/arm/boot/dts/imx7d-12x12-arm2-sai.dts
+++ /dev/null
@@ -1,34 +0,0 @@
-/*
- * Copyright (C) 2015 Freescale Semiconductor, Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
-
-#include "imx7d-12x12-arm2.dts"
-
-
-/ {
-	sound {
-		compatible = "fsl,imx7d-12x12-arm2-wm8958",
-			    "fsl,imx-audio-wm8958";
-		model = "wm8958-audio";
-		cpu-dai = <&sai1>;
-		audio-codec = <&codec>;
-		codec-master;
-		hp-det-gpios = <&gpio1 12 1>;
-	};
-};
-
-&pinctrl_hog_1{
-	/* Pin conflict with SAI */
-	fsl,pins = <
-			MX7D_PAD_GPIO1_IO12__GPIO1_IO12  0x59
-			MX7D_PAD_GPIO1_IO13__GPIO1_IO13  0x59
-		>;
-};
-
-&sai1 {
-	status = "okay";
-};
diff --git a/arch/arm/boot/dts/imx7d-12x12-arm2-sim.dts b/arch/arm/boot/dts/imx7d-12x12-arm2-sim.dts
deleted file mode 100644
index 4224b1d..0000000
--- a/arch/arm/boot/dts/imx7d-12x12-arm2-sim.dts
+++ /dev/null
@@ -1,29 +0,0 @@
-/*
- * Copyright (C) 2015 Freescale Semiconductor, Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
-
-#include "imx7d-12x12-arm2.dts"
-
-/*
- * The sim1 has pin conflicts with flexcan1,flexcan2 and sai1.
- * Need to rework the pin and disable the conflict modules.
- */
-&flexcan1 {
-        status = "disabled";
-};
-
-&flexcan2 {
-        status = "disabled";
-};
-
-&sai1 {
-        status = "disabled";
-};
-
-&sim1 {
-	status = "okay";
-};
diff --git a/arch/arm/boot/dts/imx7d-12x12-arm2.dts b/arch/arm/boot/dts/imx7d-12x12-arm2.dts
deleted file mode 100644
index 1e15e91..0000000
--- a/arch/arm/boot/dts/imx7d-12x12-arm2.dts
+++ /dev/null
@@ -1,998 +0,0 @@
-/*
- * Copyright (C) 2015 Freescale Semiconductor, Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
-
-/dts-v1/;
-
-#include <dt-bindings/input/input.h>
-#include "imx7d.dtsi"
-
-/ {
-	model = "Freescale i.MX7 LPDDR3 12x12 ARM2 Board";
-	compatible = "fsl,imx7d-12x12-arm2", "fsl,imx7d";
-
-	backlight {
-		compatible = "pwm-backlight";
-		pwms = <&pwm1 0 5000000>;
-		brightness-levels = <0 4 8 16 32 64 128 255>;
-		default-brightness-level = <6>;
-		status = "okay";
-	};
-
-	gpio-keys {
-		compatible = "gpio-keys";
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_gpio_keys>;
-
-		volume-up {
-			label = "Volume Up";
-			gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
-			linux,code = <KEY_VOLUMEUP>;
-		};
-
-		volume-down {
-			label = "Volume Down";
-			gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
-			linux,code = <KEY_VOLUMEDOWN>;
-		};
-	};
-
-	pxp_v4l2_out {
-		compatible = "fsl,imx7d-pxp-v4l2", "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
-		status = "okay";
-	};
-
-	regulators {
-		compatible = "simple-bus";
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		reg_sd1_vmmc: sd1_vmmc{
-			compatible = "regulator-fixed";
-			regulator-name = "VCC_SD1";
-			regulator-min-microvolt = <3000000>;
-			regulator-max-microvolt = <3000000>;
-			gpio = <&gpio5 2 GPIO_ACTIVE_HIGH>;
-			enable-active-high;
-		};
-
-		reg_sd2_vmmc: sd2_vmmc{
-			compatible = "regulator-fixed";
-			regulator-name = "VCC_SD2";
-			regulator-min-microvolt = <3000000>;
-			regulator-max-microvolt = <3000000>;
-			gpio = <&gpio5 11 GPIO_ACTIVE_HIGH>;
-			enable-active-high;
-		};
-
-		reg_coedc_5v: coedc_5v {
-			compatible = "regulator-fixed";
-			regulator-name = "CODEC_5V";
-			regulator-min-microvolt = <5000000>;
-			regulator-max-microvolt = <5000000>;
-			gpio = <&gpio1 13 GPIO_ACTIVE_HIGH>;
-			enable-active-high;
-		};
-
-		reg_aud_1v8: aud_1v8 {
-			compatible = "regulator-fixed";
-			regulator-name = "AUD_1V8";
-			regulator-min-microvolt = <1800000>;
-			regulator-max-microvolt = <1800000>;
-			gpio = <&gpio1 13 GPIO_ACTIVE_HIGH>;
-			enable-active-high;
-		};
-
-		reg_usb_otg1_vbus: regulator@0 {
-			compatible = "regulator-fixed";
-			reg = <0>;
-			regulator-name = "usb_otg1_vbus";
-			regulator-min-microvolt = <5000000>;
-			regulator-max-microvolt = <5000000>;
-			gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>;
-			enable-active-high;
-		};
-
-		reg_usb_otg2_vbus: regulator@1 {
-			compatible = "regulator-fixed";
-			reg = <1>;
-			regulator-name = "usb_otg2_vbus";
-			regulator-min-microvolt = <5000000>;
-			regulator-max-microvolt = <5000000>;
-			gpio = <&gpio1 7 GPIO_ACTIVE_HIGH>;
-			enable-active-high;
-		};
-
-		reg_vref_1v8: regulator@2 {
-			compatible = "regulator-fixed";
-			regulator-name = "vref-1v8";
-			regulator-min-microvolt = <1800000>;
-			regulator-max-microvolt = <1800000>;
-		};
-
-		reg_can1_3v3: can1-3v3 {
-			compatible = "regulator-fixed";
-			regulator-name = "can1-3v3";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-			gpio = <&gpio1 10 GPIO_ACTIVE_LOW>;
-		};
-
-		reg_can2_3v3: can2-3v3 {
-			compatible = "regulator-fixed";
-			regulator-name = "can2-3v3";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-			gpio = <&gpio1 11 GPIO_ACTIVE_LOW>;
-		};
-	};
-
-	memory {
-		reg = <0x80000000 0x80000000>;
-	};
-};
-
-&adc1 {
-	vref-supply = <&reg_vref_1v8>;
-	status = "okay";
-};
-
-&cpu0 {
-	arm-supply = <&sw1a_reg>;
-};
-
-&ecspi3 {
-	fsl,spi-num-chipselects = <1>;
-	cs-gpios = <&gpio6 22 0>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_ecspi3_1 &pinctrl_ecspi3_cs_1>;
-	status = "okay";
-
-	flash: m25p80@0 {
-		#address-cells = <1>;
-		#size-cells = <1>;
-		compatible = "st,m25p32";
-		spi-max-frequency = <20000000>;
-		reg = <0>;
-	};
-};
-
-&epdc {
-        pinctrl-names = "default";
-        pinctrl-0 = <&pinctrl_epdc_0>;
-        V3P3-supply = <&V3P3_reg>;
-        VCOM-supply = <&VCOM_reg>;
-        DISPLAY-supply = <&DISPLAY_reg>;
-        status = "okay";
-};
-
-&fec1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_enet1>;
-	phy-mode = "rgmii";
-	phy-handle = <&ethphy1>;
-	fsl,magic-packet;
-	status = "okay";
-
-	mdio {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		ethphy0: ethernet-phy@5 {
-			compatible = "ethernet-phy-ieee802.3-c22";
-			reg = <5>;
-		};
-
-		ethphy1: ethernet-phy@1 {
-			compatible = "ethernet-phy-ieee802.3-c22";
-			reg = <1>;
-		};
-	};
-};
-
-&fec2 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_enet2>;
-	pinctrl-assert-gpios = <&max7322 0 GPIO_ACTIVE_HIGH>;
-	phy-mode = "rgmii";
-	phy-handle = <&ethphy0>;
-	fsl,magic-packet;
-	status = "disabled";
-};
-
-&flexcan1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_flexcan1>;
-	xceiver-supply = <&reg_can1_3v3>;
-	status = "disabled";
-};
-
-&flexcan2 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_flexcan2>;
-	xceiver-supply = <&reg_can2_3v3>;
-	status = "disabled";
-};
-
-&iomuxc {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_hog_1>;
-
-	hog {
-		pinctrl_hog_1: hoggrp-1 {
-			fsl,pins = <
-				MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31 0x80000000 /* pwrgood */
-				MX7D_PAD_I2C4_SCL__GPIO4_IO14     0x80000000  /* vcom_ctrl */
-				MX7D_PAD_ECSPI2_SS0__GPIO4_IO23	  0x80000000  /* wakeup */
-				MX7D_PAD_ECSPI2_SCLK__GPIO4_IO20  0x80000000  /* v3p3 */
-				MX7D_PAD_ECSPI1_MISO__GPIO4_IO18  0x80000000  /* pwr int */
-				MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21  0x80000000  /* pwrctrl1 */
-				MX7D_PAD_ECSPI2_MISO__GPIO4_IO22  0x80000000  /* pwrctrl2 */
-				MX7D_PAD_ECSPI1_MOSI__GPIO4_IO17  0x80000000
-				MX7D_PAD_SD1_RESET_B__GPIO5_IO2   0x59
-				MX7D_PAD_SD1_CD_B__GPIO5_IO0      0x59
-				MX7D_PAD_SD1_WP__GPIO5_IO1        0x59
-				MX7D_PAD_SD2_CD_B__GPIO5_IO9      0x59
-				MX7D_PAD_SD2_WP__GPIO5_IO10       0x59
-				MX7D_PAD_SD2_RESET_B__GPIO5_IO11  0x59
-				MX7D_PAD_GPIO1_IO12__SD2_VSELECT  0x59
-			>;
-		};
-	};
-
-	lcdif {
-		pinctrl_lcdif_dat: lcdifdatgrp {
-			fsl,pins = <
-				MX7D_PAD_LCD_DATA00__LCD_DATA0	0x79
-				MX7D_PAD_LCD_DATA01__LCD_DATA1	0x79
-				MX7D_PAD_LCD_DATA02__LCD_DATA2	0x79
-				MX7D_PAD_LCD_DATA03__LCD_DATA3	0x79
-				MX7D_PAD_LCD_DATA04__LCD_DATA4	0x79
-				MX7D_PAD_LCD_DATA05__LCD_DATA5	0x79
-				MX7D_PAD_LCD_DATA06__LCD_DATA6	0x79
-				MX7D_PAD_LCD_DATA07__LCD_DATA7	0x79
-				MX7D_PAD_LCD_DATA08__LCD_DATA8	0x79
-				MX7D_PAD_LCD_DATA09__LCD_DATA9	0x79
-				MX7D_PAD_LCD_DATA10__LCD_DATA10	0x79
-				MX7D_PAD_LCD_DATA11__LCD_DATA11	0x79
-				MX7D_PAD_LCD_DATA12__LCD_DATA12	0x79
-				MX7D_PAD_LCD_DATA13__LCD_DATA13	0x79
-				MX7D_PAD_LCD_DATA14__LCD_DATA14	0x79
-				MX7D_PAD_LCD_DATA15__LCD_DATA15	0x79
-				MX7D_PAD_LCD_DATA16__LCD_DATA16	0x79
-				MX7D_PAD_LCD_DATA17__LCD_DATA17	0x79
-				MX7D_PAD_LCD_DATA18__LCD_DATA18	0x79
-				MX7D_PAD_LCD_DATA19__LCD_DATA19	0x79
-				MX7D_PAD_LCD_DATA20__LCD_DATA20	0x79
-				MX7D_PAD_LCD_DATA21__LCD_DATA21	0x79
-				MX7D_PAD_LCD_DATA22__LCD_DATA22	0x79
-				MX7D_PAD_LCD_DATA23__LCD_DATA23	0x79
-			>;
-		};
-
-		pinctrl_lcdif_ctrl: lcdifctrlgrp {
-			fsl,pins = <
-				MX7D_PAD_LCD_CLK__LCD_CLK	0x79
-				MX7D_PAD_LCD_ENABLE__LCD_ENABLE	0x79
-				MX7D_PAD_LCD_VSYNC__LCD_VSYNC	0x79
-				MX7D_PAD_LCD_HSYNC__LCD_HSYNC	0x79
-			>;
-		};
-	};
-
-};
-
-&lcdif {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_lcdif_dat
-		     &pinctrl_lcdif_ctrl>;
-	display = <&display0>;
-	status = "okay";
-
-	display0: display {
-		bits-per-pixel = <16>;
-		bus-width = <24>;
-
-		display-timings {
-			native-mode = <&timing0>;
-			timing0: timing0 {
-				clock-frequency = <33500000>;
-				hactive = <800>;
-				vactive = <480>;
-				hback-porch = <89>;
-				hfront-porch = <164>;
-				vback-porch = <23>;
-				vfront-porch = <10>;
-				hsync-len = <10>;
-				vsync-len = <10>;
-				hsync-active = <0>;
-				vsync-active = <0>;
-				de-active = <1>;
-				pixelclk-active = <0>;
-			};
-		};
-	};
-};
-
-&pcie {
-	pinctrl-names = "default";
-	status = "okay";
-};
-
-&pwm1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_pwm1>;
-	status = "okay";
-};
-
-&sim1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_sim1_1>;
-	status = "disabled";
-};
-
-&uart1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart1_1>;
-	assigned-clocks = <&clks IMX7D_UART1_ROOT_SRC>;
-	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
-	status = "okay";
-};
-
-&uart3 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart3_1>;
-	fsl,uart-has-rtscts;
-	assigned-clocks = <&clks IMX7D_UART3_ROOT_SRC>;
-	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
-	status = "okay";
-	/* for DTE mode, add below change */
-	/* fsl,dte-mode;*/
-	/* pinctrl-0 = <&pinctrl_uart3dte_1>; */
-};
-
-&iomuxc_lpsr {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_hog_2>;
-
-	hog {
-		pinctrl_hog_2: hoggrp-2 {
-			fsl,pins = <
-				MX7D_PAD_GPIO1_IO07__GPIO1_IO7	0x14
-				MX7D_PAD_GPIO1_IO05__GPIO5_IO5	0x14
-			>;
-		};
-	};
-
-	pwm1 {
-		pinctrl_pwm1: pwm1grp {
-			fsl,pins = <
-				MX7D_PAD_GPIO1_IO01__PWM1_OUT	0x110b0
-			>;
-		};
-	};
-};
-
-&usbotg1 {
-	vbus-supply = <&reg_usb_otg1_vbus>;
-	status = "okay";
-};
-
-&usbotg2 {
-	vbus-supply = <&reg_usb_otg2_vbus>;
-	status = "okay";
-};
-
-&usdhc1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_usdhc1_1>;
-	cd-gpios = <&gpio5 0 0>;
-	wp-gpios = <&gpio5 1 0>;
-	no-1-8-v;
-	keep-power-in-suspend;
-	enable-sdio-wakeup;
-	vmmc-supply = <&reg_sd1_vmmc>;
-	status = "okay";
-};
-
-&usdhc2 {
-	pinctrl-names = "default", "state_100mhz", "state_200mhz";
-	pinctrl-0 = <&pinctrl_usdhc2_1>;
-	pinctrl-1 = <&pinctrl_usdhc2_1_100mhz>;
-	pinctrl-2 = <&pinctrl_usdhc2_1_200mhz>;
-	cd-gpios = <&gpio5 9 0>;
-	wp-gpios = <&gpio5 10 0>;
-	keep-power-in-suspend;
-	enable-sdio-wakeup;
-	tuning-step = <2>;
-	vmmc-supply = <&reg_sd2_vmmc>;
-	status = "okay";
-};
-
-&usdhc3 {
-	pinctrl-names = "default", "state_100mhz", "state_200mhz";
-	pinctrl-0 = <&pinctrl_usdhc3_1>;
-	pinctrl-1 = <&pinctrl_usdhc3_1_100mhz>;
-	pinctrl-2 = <&pinctrl_usdhc3_1_200mhz>;
-	assigned-clocks = <&clks IMX7D_USDHC3_ROOT_CLK>;
-	assigned-clock-rates = <400000000>;
-	bus-width = <8>;
-	tuning-step = <2>;
-	non-removable;
-	keep-power-in-suspend;
-	status = "okay";
-};
-
-&iomuxc {
-	ecspi3 {
-		pinctrl_ecspi3_cs_1: ecspi3_cs_grp-1 {
-			fsl,pins = <
-				MX7D_PAD_SAI2_TX_DATA__GPIO6_IO22	0x2
-			>;
-		};
-
-		pinctrl_ecspi3_1: ecspi3grp-1 {
-			fsl,pins = <
-				MX7D_PAD_SAI2_TX_SYNC__ECSPI3_MISO	0x2
-				MX7D_PAD_SAI2_TX_BCLK__ECSPI3_MOSI	0x2
-				MX7D_PAD_SAI2_RX_DATA__ECSPI3_SCLK	0x2
-			>;
-		};
-	};
-
-	enet1 {
-		pinctrl_enet1: enet1grp {
-			fsl,pins = <
-				MX7D_PAD_GPIO1_IO10__ENET1_MDIO			0x3
-				MX7D_PAD_GPIO1_IO11__ENET1_MDC			0x3
-				MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC	0x1
-				MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0	0x1
-				MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1	0x1
-				MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2	0x1
-				MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3	0x1
-				MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL	0x1
-				MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC	0x1
-				MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0	0x1
-				MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1	0x1
-				MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2	0x1
-				MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3	0x1
-				MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL	0x1
-			>;
-		};
-
-	};
-
-	enet2 {
-		pinctrl_enet2: enet2grp {
-			fsl,pins = <
-				MX7D_PAD_EPDC_GDSP__ENET2_RGMII_TXC     0x1
-				MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0    0x1
-				MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1    0x1
-				MX7D_PAD_EPDC_GDCLK__ENET2_RGMII_TD2    0x1
-				MX7D_PAD_EPDC_GDOE__ENET2_RGMII_TD3     0x1
-				MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL  0x1
-				MX7D_PAD_EPDC_SDCE1__ENET2_RGMII_RXC    0x1
-				MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0    0x1
-				MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1     0x1
-				MX7D_PAD_EPDC_SDOE__ENET2_RGMII_RD2     0x1
-				MX7D_PAD_EPDC_SDSHR__ENET2_RGMII_RD3    0x1
-				MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL 0x1
-			>;
-		};
-	};
-
-	epdc {
-                pinctrl_epdc_0: epdcgrp-0 {
-                        fsl,pins = <
-				MX7D_PAD_EPDC_DATA00__EPDC_DATA0  0x2
-				MX7D_PAD_EPDC_DATA01__EPDC_DATA1  0x2
-				MX7D_PAD_EPDC_DATA02__EPDC_DATA2  0x2
-				MX7D_PAD_EPDC_DATA03__EPDC_DATA3  0x2
-				MX7D_PAD_EPDC_DATA04__EPDC_DATA4  0x2
-				MX7D_PAD_EPDC_DATA05__EPDC_DATA5  0x2
-				MX7D_PAD_EPDC_DATA06__EPDC_DATA6  0x2
-				MX7D_PAD_EPDC_DATA07__EPDC_DATA7  0x2
-				MX7D_PAD_EPDC_DATA08__EPDC_DATA8  0x2
-				MX7D_PAD_EPDC_DATA09__EPDC_DATA9  0x2
-				MX7D_PAD_EPDC_DATA10__EPDC_DATA10 0x2
-				MX7D_PAD_EPDC_DATA11__EPDC_DATA11 0x2
-				MX7D_PAD_EPDC_DATA12__EPDC_DATA12 0x2
-				MX7D_PAD_EPDC_DATA13__EPDC_DATA13 0x2
-				MX7D_PAD_EPDC_DATA14__EPDC_DATA14 0x2
-				MX7D_PAD_EPDC_DATA15__EPDC_DATA15 0x2
-				MX7D_PAD_EPDC_SDCLK__EPDC_SDCLK   0x2
-				MX7D_PAD_EPDC_SDLE__EPDC_SDLE     0x2
-				MX7D_PAD_EPDC_SDOE__EPDC_SDOE     0x2
-				MX7D_PAD_EPDC_SDSHR__EPDC_SDSHR   0x2
-				MX7D_PAD_EPDC_SDCE0__EPDC_SDCE0   0x2
-				MX7D_PAD_EPDC_SDCE1__EPDC_SDCE1   0x2
-				MX7D_PAD_EPDC_SDCE2__EPDC_SDCE2   0x2
-				MX7D_PAD_EPDC_SDCE3__EPDC_SDCE3   0x2
-				MX7D_PAD_EPDC_GDCLK__EPDC_GDCLK   0x2
-				MX7D_PAD_EPDC_GDOE__EPDC_GDOE     0x2
-				MX7D_PAD_EPDC_GDRL__EPDC_GDRL     0x2
-				MX7D_PAD_EPDC_GDSP__EPDC_GDSP     0x2
-				MX7D_PAD_EPDC_BDR0__EPDC_BDR0     0x2
-				MX7D_PAD_EPDC_BDR1__EPDC_BDR1     0x2
-                        >;
-                };
-	};
-
-	flexcan1 {
-		pinctrl_flexcan1: flexcan1grp {
-			fsl,pins = <
-				MX7D_PAD_SAI1_RX_DATA__FLEXCAN1_RX	0x59
-				MX7D_PAD_SAI1_TX_BCLK__FLEXCAN1_TX	0x59
-				MX7D_PAD_GPIO1_IO10__GPIO1_IO10		0x59 /* STBY */
-			>;
-		};
-	};
-
-	flexcan2 {
-		pinctrl_flexcan2: flexcan2grp {
-			fsl,pins = <
-				MX7D_PAD_SAI1_TX_SYNC__FLEXCAN2_RX	0x59
-				MX7D_PAD_SAI1_TX_DATA__FLEXCAN2_TX	0x59
-				MX7D_PAD_GPIO1_IO11__GPIO1_IO11		0x59  /* STBY */
-			>;
-		};
-	};
-
-	gpio_keys {
-		pinctrl_gpio_keys: gpio_keysgrp {
-			fsl,pins = <
-				MX7D_PAD_GPIO1_IO14__GPIO1_IO14 0x32
-				MX7D_PAD_GPIO1_IO15__GPIO1_IO15 0x32
-			>;
-		};
-	};
-
-	i2c1 {
-		pinctrl_i2c1_1: i2c1grp-1 {
-			fsl,pins = <
-				MX7D_PAD_I2C1_SDA__I2C1_SDA          0x4000007f
-				MX7D_PAD_I2C1_SCL__I2C1_SCL          0x4000007f
-			>;
-		};
-
-	};
-
-	i2c2 {
-		pinctrl_i2c2_1: i2c2grp-1 {
-			fsl,pins = <
-				MX7D_PAD_I2C2_SDA__I2C2_SDA          0x4000007f
-				MX7D_PAD_I2C2_SCL__I2C2_SCL          0x4000007f
-			>;
-		};
-	};
-
-	i2c3 {
-		pinctrl_i2c3_1: i2c3grp-1 {
-			fsl,pins = <
-				MX7D_PAD_I2C3_SDA__I2C3_SDA	     0x4000007f
-				MX7D_PAD_I2C3_SCL__I2C3_SCL          0x4000007f
-			>;
-		};
-
-	};
-
-	i2c4 {
-		pinctrl_i2c4_1: i2c4grp-1 {
-			fsl,pins = <
-				MX7D_PAD_I2C4_SDA__I2C4_SDA          0x4000007f
-				MX7D_PAD_I2C4_SCL__I2C4_SCL          0x4000007f
-			>;
-		};
-	};
-
-	mqs {
-		pinctrl_mqs: mqsgrp {
-			fsl,pins = <
-				MX7D_PAD_SAI1_RX_SYNC__MQS_RIGHT     0x4000007f
-				MX7D_PAD_SAI1_RX_BCLK__MQS_LEFT      0x4000007f
-			>;
-		};
-	};
-
-	sim1 {
-		pinctrl_sim1_1: sim1grp-1 {
-			fsl,pins = <
-				MX7D_PAD_SAI1_TX_SYNC__SIM1_PORT1_RST_B		0x77
-				MX7D_PAD_SAI1_RX_SYNC__SIM1_PORT1_PD		0x77
-				MX7D_PAD_SAI1_TX_DATA__SIM1_PORT1_SVEN		0x77
-				MX7D_PAD_SAI1_TX_BCLK__SIM1_PORT1_CLK		0x73
-				MX7D_PAD_SAI1_RX_DATA__SIM1_PORT1_TRXD		0x73
-
-			>;
-		};
-	};
-
-	touch {
-		pinctrl_tsc2007: tsc2007grp {
-			fsl,pins = <
-				MX7D_PAD_GPIO1_IO08__GPIO1_IO8	0x80000000
-			>;
-		};
-	};
-
-	uart1 {
-		pinctrl_uart1_1: uart1grp-1 {
-			fsl,pins = <
-				MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX 0x79
-				MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX 0x79
-			>;
-		};
-
-	};
-
-	uart3 {
-		pinctrl_uart3_1: uart3grp-1 {
-			fsl,pins = <
-				MX7D_PAD_UART3_TX_DATA__UART3_DCE_TX    0x79
-				MX7D_PAD_UART3_RX_DATA__UART3_DCE_RX    0x79
-				MX7D_PAD_UART3_CTS_B__UART3_DCE_CTS     0x79
-				MX7D_PAD_UART3_RTS_B__UART3_DCE_RTS     0x79
-			>;
-		};
-
-		pinctrl_uart3dte_1: uart3dtegrp-1 {
-			fsl,pins = <
-				MX7D_PAD_UART3_TX_DATA__UART3_DTE_RX    0x79
-				MX7D_PAD_UART3_RX_DATA__UART3_DTE_TX    0x79
-				MX7D_PAD_UART3_RTS_B__UART3_DTE_CTS     0x79
-				MX7D_PAD_UART3_CTS_B__UART3_DTE_RTS     0x79
-			>;
-		};
-	};
-
-	usdhc1 {
-		pinctrl_usdhc1_1: usdhc1grp-1 {
-			fsl,pins = <
-				MX7D_PAD_SD1_CMD__SD1_CMD	0x59
-				MX7D_PAD_SD1_CLK__SD1_CLK	0x19
-				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x59
-				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x59
-				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x59
-				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x59
-			>;
-		};
-	};
-
-	usdhc2 {
-		pinctrl_usdhc2_1: usdhc2grp-1 {
-			fsl,pins = <
-				MX7D_PAD_SD2_CMD__SD2_CMD     0x59
-				MX7D_PAD_SD2_CLK__SD2_CLK     0x19
-				MX7D_PAD_SD2_DATA0__SD2_DATA0 0x59
-				MX7D_PAD_SD2_DATA1__SD2_DATA1 0x59
-				MX7D_PAD_SD2_DATA2__SD2_DATA2 0x59
-				MX7D_PAD_SD2_DATA3__SD2_DATA3 0x59
-			>;
-		};
-
-		pinctrl_usdhc2_1_100mhz: usdhc2grp-1_100mhz {
-			fsl,pins = <
-				MX7D_PAD_SD2_CMD__SD2_CMD     0x5a
-				MX7D_PAD_SD2_CLK__SD2_CLK     0x1a
-				MX7D_PAD_SD2_DATA0__SD2_DATA0 0x5a
-				MX7D_PAD_SD2_DATA1__SD2_DATA1 0x5a
-				MX7D_PAD_SD2_DATA2__SD2_DATA2 0x5a
-				MX7D_PAD_SD2_DATA3__SD2_DATA3 0x5a
-			>;
-		};
-
-		pinctrl_usdhc2_1_200mhz: usdhc2grp-1_200mhz {
-			fsl,pins = <
-				MX7D_PAD_SD2_CMD__SD2_CMD     0x5b
-				MX7D_PAD_SD2_CLK__SD2_CLK     0x1b
-				MX7D_PAD_SD2_DATA0__SD2_DATA0 0x5b
-				MX7D_PAD_SD2_DATA1__SD2_DATA1 0x5b
-				MX7D_PAD_SD2_DATA2__SD2_DATA2 0x5b
-				MX7D_PAD_SD2_DATA3__SD2_DATA3 0x5b
-			>;
-		};
-	};
-
-	usdhc3 {
-		pinctrl_usdhc3_1: usdhc3grp-1 {
-			fsl,pins = <
-				MX7D_PAD_SD3_CMD__SD3_CMD	    0x59
-				MX7D_PAD_SD3_CLK__SD3_CLK	    0x19
-				MX7D_PAD_SD3_DATA0__SD3_DATA0   0x59
-				MX7D_PAD_SD3_DATA1__SD3_DATA1   0x59
-				MX7D_PAD_SD3_DATA2__SD3_DATA2   0x59
-				MX7D_PAD_SD3_DATA3__SD3_DATA3   0x59
-				MX7D_PAD_SD3_DATA4__SD3_DATA4   0x59
-				MX7D_PAD_SD3_DATA5__SD3_DATA5   0x59
-				MX7D_PAD_SD3_DATA6__SD3_DATA6   0x59
-				MX7D_PAD_SD3_DATA7__SD3_DATA7   0x59
-				MX7D_PAD_SD3_STROBE__SD3_STROBE 0x19
-			>;
-		};
-
-		pinctrl_usdhc3_1_100mhz: usdhc3grp-1_100mhz {
-			fsl,pins = <
-				MX7D_PAD_SD3_CMD__SD3_CMD	    0x5a
-				MX7D_PAD_SD3_CLK__SD3_CLK	    0x1a
-				MX7D_PAD_SD3_DATA0__SD3_DATA0   0x5a
-				MX7D_PAD_SD3_DATA1__SD3_DATA1   0x5a
-				MX7D_PAD_SD3_DATA2__SD3_DATA2   0x5a
-				MX7D_PAD_SD3_DATA3__SD3_DATA3   0x5a
-				MX7D_PAD_SD3_DATA4__SD3_DATA4   0x5a
-				MX7D_PAD_SD3_DATA5__SD3_DATA5   0x5a
-				MX7D_PAD_SD3_DATA6__SD3_DATA6   0x5a
-				MX7D_PAD_SD3_DATA7__SD3_DATA7   0x5a
-				MX7D_PAD_SD3_STROBE__SD3_STROBE 0x1a
-			>;
-		};
-
-		pinctrl_usdhc3_1_200mhz: usdhc3grp-1_200mhz {
-			fsl,pins = <
-				MX7D_PAD_SD3_CMD__SD3_CMD	    0x5b
-				MX7D_PAD_SD3_CLK__SD3_CLK	    0x1b
-				MX7D_PAD_SD3_DATA0__SD3_DATA0   0x5b
-				MX7D_PAD_SD3_DATA1__SD3_DATA1   0x5b
-				MX7D_PAD_SD3_DATA2__SD3_DATA2   0x5b
-				MX7D_PAD_SD3_DATA3__SD3_DATA3   0x5b
-				MX7D_PAD_SD3_DATA4__SD3_DATA4   0x5b
-				MX7D_PAD_SD3_DATA5__SD3_DATA5   0x5b
-				MX7D_PAD_SD3_DATA6__SD3_DATA6   0x5b
-				MX7D_PAD_SD3_DATA7__SD3_DATA7   0x5b
-				MX7D_PAD_SD3_STROBE__SD3_STROBE 0x1b
-			>;
-		};
-	};
-
-	sai1 {
-		pinctrl_sai1: sai1grp {
-			fsl,pins = <
-				MX7D_PAD_SAI1_MCLK__SAI1_MCLK           0x1f
-				MX7D_PAD_SAI1_TX_BCLK__SAI1_TX_BCLK     0x1f
-				MX7D_PAD_SAI1_TX_SYNC__SAI1_TX_SYNC     0x1f
-				MX7D_PAD_SAI1_RX_SYNC__SAI1_RX_SYNC     0x1f
-				MX7D_PAD_SAI1_RX_DATA__SAI1_RX_DATA0    0x1f
-				MX7D_PAD_SAI1_TX_DATA__SAI1_TX_DATA0    0
-			>;
-		};
-	};
-
-	sai2 {
-		pinctrl_sai2: sai2grp {
-			fsl,pins = <
-				MX7D_PAD_SAI2_TX_BCLK__SAI2_TX_BCLK     0x1f
-				MX7D_PAD_SAI2_TX_SYNC__SAI2_TX_SYNC     0x1f
-				MX7D_PAD_SAI2_RX_DATA__SAI2_RX_DATA0    0x1f
-				MX7D_PAD_SAI2_TX_DATA__SAI2_TX_DATA0    0
-			>;
-		};
-	};
-};
-
-&sai1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_sai1>;
-	status = "disabled";
-};
-
-&sai2 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_sai2>;
-	status = "disabled";
-};
-
-&sdma {
-	status = "okay";
-};
-
-&epxp {
-	status = "okay";
-};
-
-&i2c1 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c1_1>;
-	status = "okay";
-
-	pmic: pfuze3000@08 {
-		compatible = "fsl,pfuze3000";
-		reg = <0x08>;
-
-		regulators {
-			sw1a_reg: sw1a {
-				regulator-min-microvolt = <700000>;
-				regulator-max-microvolt = <1475000>;
-				regulator-boot-on;
-				regulator-always-on;
-				regulator-ramp-delay = <6250>;
-			};
-			/* use sw1c_reg to align with pfuze100/pfuze200 */
-			sw1c_reg: sw1b {
-				regulator-min-microvolt = <700000>;
-				regulator-max-microvolt = <1475000>;
-				regulator-boot-on;
-				regulator-always-on;
-				regulator-ramp-delay = <6250>;
-			};
-
-			sw2_reg: sw2 {
-				regulator-min-microvolt = <1500000>;
-				regulator-max-microvolt = <1850000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			sw3a_reg: sw3 {
-				regulator-min-microvolt = <900000>;
-				regulator-max-microvolt = <1650000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			swbst_reg: swbst {
-				regulator-min-microvolt = <5000000>;
-				regulator-max-microvolt = <5150000>;
-			};
-
-			snvs_reg: vsnvs {
-				regulator-min-microvolt = <1000000>;
-				regulator-max-microvolt = <3000000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			vref_reg: vrefddr {
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			vgen1_reg: vldo1 {
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-always-on;
-			};
-
-			vgen2_reg: vldo2 {
-				regulator-min-microvolt = <800000>;
-				regulator-max-microvolt = <1550000>;
-			};
-
-			vgen3_reg: vccsd {
-				regulator-min-microvolt = <2850000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-always-on;
-			};
-
-			vgen4_reg: v33 {
-				regulator-min-microvolt = <2850000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-always-on;
-			};
-
-			vgen5_reg: vldo3 {
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-always-on;
-			};
-
-			vgen6_reg: vldo4 {
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-always-on;
-			};
-		};
-	};
-};
-
-&i2c3 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c3_1>;
-	status = "okay";
-
-	tsc2007@48 {
-		compatible = "ti,tsc2007";
-		reg = <0x48>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_tsc2007>;
-		interrupt-parent = <&gpio1>;
-		interrupts = <8 0>;
-		pendown-gpio = <&gpio1 8 1>;
-		ti,x-plate-ohms = <660>;
-	};
-
-	max7322: gpio@68 {
-		compatible = "maxim,max7322";
-		reg = <0x68>;
-		gpio-controller;
-		#gpio-cells = <2>;
-	};
-
-	max17135@48 {
-		compatible = "maxim,max17135";
-		reg = <0x48>;
-		vneg_pwrup = <1>;
-		gvee_pwrup = <2>;
-		vpos_pwrup = <10>;
-		gvdd_pwrup = <12>;
-		gvdd_pwrdn = <1>;
-		vpos_pwrdn = <2>;
-		gvee_pwrdn = <8>;
-		vneg_pwrdn = <10>;
-		gpio_pmic_pwrgood = <&gpio2 31 0>;
-		gpio_pmic_vcom_ctrl = <&gpio4 14 0>;
-		gpio_pmic_wakeup = <&gpio4 23 0>;
-		gpio_pmic_v3p3 = <&gpio4 20 0>;
-		gpio_pmic_intr = <&gpio4 18 0>;
-
-		regulators {
-			DISPLAY_reg: DISPLAY {
-				regulator-name = "DISPLAY";
-			};
-
-			GVDD_reg: GVDD {
-				/* 20v */
-				regulator-name = "GVDD";
-			};
-
-			GVEE_reg: GVEE {
-				/* -22v */
-				regulator-name = "GVEE";
-			};
-
-			HVINN_reg: HVINN {
-				/* -22v */
-				regulator-name = "HVINN";
-			};
-
-			HVINP_reg: HVINP {
-				/* 20v */
-				regulator-name = "HVINP";
-			};
-
-			VCOM_reg: VCOM {
-				regulator-name = "VCOM";
-				/* 2's-compliment, -4325000 */
-				regulator-min-microvolt = <0xffbe0178>;
-				/* 2's-compliment, -500000 */
-				regulator-max-microvolt = <0xfff85ee0>;
-			};
-
-			VNEG_reg: VNEG {
-				/* -15v */
-				regulator-name = "VNEG";
-			};
-
-			VPOS_reg: VPOS {
-				/* 15v */
-				regulator-name = "VPOS";
-			};
-
-			V3P3_reg: V3P3 {
-				regulator-name = "V3P3";
-			};
-		};
-	};
-
-	codec: wm8958@1a {
-		compatible = "wlf,wm8958";
-		reg = <0x1a>;
-		clocks = <&clks IMX7D_AUDIO_MCLK_ROOT_CLK>,
-		         <&clks IMX7D_CLK_DUMMY>;
-		clock-names = "mclk1", "mclk2";
-
-		DBVDD1-supply = <&reg_aud_1v8>;
-		DBVDD2-supply = <&reg_aud_1v8>;
-		DBVDD3-supply = <&reg_aud_1v8>;
-		AVDD2-supply = <&reg_aud_1v8>;
-		CPVDD-supply = <&reg_aud_1v8>;
-		SPKVDD1-supply = <&reg_coedc_5v>;
-		SPKVDD2-supply = <&reg_coedc_5v>;
-		wlf,ldo1ena;
-		wlf,ldo2ena;
-	};
-};
diff --git a/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-enet.dts b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-enet.dts
new file mode 100644
index 0000000..151853d
--- /dev/null
+++ b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-enet.dts
@@ -0,0 +1,17 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "imx7d-12x12-lpddr3-arm2.dts"
+
+&epdc {
+        status = "disabled";
+};
+
+&fec2 {
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-flexcan.dts b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-flexcan.dts
new file mode 100644
index 0000000..469c7d5
--- /dev/null
+++ b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-flexcan.dts
@@ -0,0 +1,25 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "imx7d-12x12-lpddr3-arm2.dts"
+
+&sai1 {
+	status = "disabled";
+};
+
+&fec1 {
+	status = "disabled";
+};
+
+&flexcan1 {
+	status = "okay";
+};
+
+&flexcan2 {
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-m4.dts b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-m4.dts
new file mode 100644
index 0000000..afb17c4
--- /dev/null
+++ b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-m4.dts
@@ -0,0 +1,39 @@
+
+#include "imx7d-12x12-lpddr3-arm2.dts"
+
+/ {
+	memory {
+		linux,usable-memory = <0x80000000 0x3ff00000>;
+	};
+};
+
+&adc1 {
+	status = "disabled";
+};
+
+&mcctest{
+	status = "okay";
+};
+
+&mcctty{
+	status = "okay";
+};
+
+&iomuxc {
+	uart2 {
+		pinctrl_uart2_1: uart2grp-1 {
+			fsl,pins = <
+				MX7D_PAD_UART2_RX_DATA__UART2_DCE_RX 	0x79
+				MX7D_PAD_UART2_TX_DATA__UART2_DCE_TX 	0x79
+			>;
+		};
+	};
+};
+
+&uart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2_1>;
+	assigned-clocks = <&clks IMX7D_UART2_ROOT_SRC>;
+	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-mqs.dts b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-mqs.dts
new file mode 100644
index 0000000..09e75a6
--- /dev/null
+++ b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-mqs.dts
@@ -0,0 +1,46 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "imx7d-12x12-lpddr3-arm2.dts"
+
+/ {
+	sound-mqs {
+		compatible = "fsl,imx7d-12x12-lpddr3-arm2-mqs",
+				"fsl,imx-audio-mqs";
+		model = "mqs-audio";
+		cpu-dai = <&sai1>;
+		audio-codec = <&mqs>;
+	};
+};
+
+&clks {
+	assigned-clocks = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
+	assigned-clock-rates = <786432000>;
+};
+
+&sai1 {
+	assigned-clocks = <&clks IMX7D_SAI1_ROOT_SRC>,
+			  <&clks IMX7D_SAI1_ROOT_CLK>;
+	assigned-clock-parents = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
+	assigned-clock-rates = <0>, <24576000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai1>;
+	status = "okay";
+};
+
+&mqs {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_mqs>;
+	clocks = <&clks IMX7D_SAI1_ROOT_CLK>;
+	clock-names = "mclk";
+	status = "okay";
+};
+
+&sdma {
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-qspi.dts b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-qspi.dts
new file mode 100644
index 0000000..db0133b
--- /dev/null
+++ b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-qspi.dts
@@ -0,0 +1,62 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "imx7d-12x12-lpddr3-arm2.dts"
+
+/* disable epdc, conflict with qspi */
+&epdc {
+        status = "disabled";
+};
+
+&iomuxc {
+	qspi1 {
+		pinctrl_qspi1_1: qspi1grp_1 {
+			fsl,pins = <
+				MX7D_PAD_EPDC_DATA00__QSPI_A_DATA0 0x51
+				MX7D_PAD_EPDC_DATA01__QSPI_A_DATA1 0x51
+				MX7D_PAD_EPDC_DATA02__QSPI_A_DATA2 0x51
+				MX7D_PAD_EPDC_DATA03__QSPI_A_DATA3 0x51
+				MX7D_PAD_EPDC_DATA04__QSPI_A_DQS 0x51
+				MX7D_PAD_EPDC_DATA05__QSPI_A_SCLK 0x51
+				MX7D_PAD_EPDC_DATA06__QSPI_A_SS0_B 0x51
+				MX7D_PAD_EPDC_DATA07__QSPI_A_SS1_B 0x51
+				MX7D_PAD_EPDC_DATA08__QSPI_B_DATA0 0x51
+				MX7D_PAD_EPDC_DATA09__QSPI_B_DATA1 0x51
+				MX7D_PAD_EPDC_DATA10__QSPI_B_DATA2 0x51
+				MX7D_PAD_EPDC_DATA11__QSPI_B_DATA3 0x51
+				MX7D_PAD_EPDC_DATA12__QSPI_B_DQS 0x51
+				MX7D_PAD_EPDC_DATA13__QSPI_B_SCLK 0x51
+				MX7D_PAD_EPDC_DATA14__QSPI_B_SS0_B 0x51
+				MX7D_PAD_EPDC_DATA15__QSPI_B_SS1_B 0x51
+			>;
+		};
+	};
+};
+
+&qspi1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_qspi1_1>;
+	status = "okay";
+	ddrsmp=<0>;
+
+	flash0: n25q256a@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "micron,n25q256a";
+		spi-max-frequency = <29000000>;
+		reg = <0>;
+	};
+
+	flash1: n25q256a@1 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "micron,n25q256a";
+		spi-max-frequency = <29000000>;
+		reg = <1>;
+	};
+};
diff --git a/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-sai.dts b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-sai.dts
new file mode 100644
index 0000000..d2e90fe
--- /dev/null
+++ b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-sai.dts
@@ -0,0 +1,34 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "imx7d-12x12-lpddr3-arm2.dts"
+
+
+/ {
+	sound {
+		compatible = "fsl,imx7d-12x12-lpddr3-arm2-wm8958",
+			    "fsl,imx-audio-wm8958";
+		model = "wm8958-audio";
+		cpu-dai = <&sai1>;
+		audio-codec = <&codec>;
+		codec-master;
+		hp-det-gpios = <&gpio1 12 1>;
+	};
+};
+
+&pinctrl_hog_1{
+	/* Pin conflict with SAI */
+	fsl,pins = <
+			MX7D_PAD_GPIO1_IO12__GPIO1_IO12  0x59
+			MX7D_PAD_GPIO1_IO13__GPIO1_IO13  0x59
+		>;
+};
+
+&sai1 {
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-sim.dts b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-sim.dts
new file mode 100644
index 0000000..fd09069
--- /dev/null
+++ b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2-sim.dts
@@ -0,0 +1,29 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "imx7d-12x12-lpddr3-arm2.dts"
+
+/*
+ * The sim1 has pin conflicts with flexcan1,flexcan2 and sai1.
+ * Need to rework the pin and disable the conflict modules.
+ */
+&flexcan1 {
+        status = "disabled";
+};
+
+&flexcan2 {
+        status = "disabled";
+};
+
+&sai1 {
+        status = "disabled";
+};
+
+&sim1 {
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts
new file mode 100644
index 0000000..9ab83bd
--- /dev/null
+++ b/arch/arm/boot/dts/imx7d-12x12-lpddr3-arm2.dts
@@ -0,0 +1,998 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/input/input.h>
+#include "imx7d.dtsi"
+
+/ {
+	model = "Freescale i.MX7 LPDDR3 12x12 ARM2 Board";
+	compatible = "fsl,imx7d-12x12-lpddr3-arm2", "fsl,imx7d";
+
+	backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm1 0 5000000>;
+		brightness-levels = <0 4 8 16 32 64 128 255>;
+		default-brightness-level = <6>;
+		status = "okay";
+	};
+
+	gpio-keys {
+		compatible = "gpio-keys";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpio_keys>;
+
+		volume-up {
+			label = "Volume Up";
+			gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
+			linux,code = <KEY_VOLUMEUP>;
+		};
+
+		volume-down {
+			label = "Volume Down";
+			gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
+			linux,code = <KEY_VOLUMEDOWN>;
+		};
+	};
+
+	pxp_v4l2_out {
+		compatible = "fsl,imx7d-pxp-v4l2", "fsl,imx6sx-pxp-v4l2", "fsl,imx6sl-pxp-v4l2";
+		status = "okay";
+	};
+
+	regulators {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		reg_sd1_vmmc: sd1_vmmc{
+			compatible = "regulator-fixed";
+			regulator-name = "VCC_SD1";
+			regulator-min-microvolt = <3000000>;
+			regulator-max-microvolt = <3000000>;
+			gpio = <&gpio5 2 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		reg_sd2_vmmc: sd2_vmmc{
+			compatible = "regulator-fixed";
+			regulator-name = "VCC_SD2";
+			regulator-min-microvolt = <3000000>;
+			regulator-max-microvolt = <3000000>;
+			gpio = <&gpio5 11 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		reg_coedc_5v: coedc_5v {
+			compatible = "regulator-fixed";
+			regulator-name = "CODEC_5V";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio1 13 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		reg_aud_1v8: aud_1v8 {
+			compatible = "regulator-fixed";
+			regulator-name = "AUD_1V8";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+			gpio = <&gpio1 13 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		reg_usb_otg1_vbus: regulator@0 {
+			compatible = "regulator-fixed";
+			reg = <0>;
+			regulator-name = "usb_otg1_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		reg_usb_otg2_vbus: regulator@1 {
+			compatible = "regulator-fixed";
+			reg = <1>;
+			regulator-name = "usb_otg2_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio1 7 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		reg_vref_1v8: regulator@2 {
+			compatible = "regulator-fixed";
+			regulator-name = "vref-1v8";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+		};
+
+		reg_can1_3v3: can1-3v3 {
+			compatible = "regulator-fixed";
+			regulator-name = "can1-3v3";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			gpio = <&gpio1 10 GPIO_ACTIVE_LOW>;
+		};
+
+		reg_can2_3v3: can2-3v3 {
+			compatible = "regulator-fixed";
+			regulator-name = "can2-3v3";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			gpio = <&gpio1 11 GPIO_ACTIVE_LOW>;
+		};
+	};
+
+	memory {
+		reg = <0x80000000 0x80000000>;
+	};
+};
+
+&adc1 {
+	vref-supply = <&reg_vref_1v8>;
+	status = "okay";
+};
+
+&cpu0 {
+	arm-supply = <&sw1a_reg>;
+};
+
+&ecspi3 {
+	fsl,spi-num-chipselects = <1>;
+	cs-gpios = <&gpio6 22 0>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi3_1 &pinctrl_ecspi3_cs_1>;
+	status = "okay";
+
+	flash: m25p80@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "st,m25p32";
+		spi-max-frequency = <20000000>;
+		reg = <0>;
+	};
+};
+
+&epdc {
+        pinctrl-names = "default";
+        pinctrl-0 = <&pinctrl_epdc_0>;
+        V3P3-supply = <&V3P3_reg>;
+        VCOM-supply = <&VCOM_reg>;
+        DISPLAY-supply = <&DISPLAY_reg>;
+        status = "okay";
+};
+
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet1>;
+	phy-mode = "rgmii";
+	phy-handle = <&ethphy1>;
+	fsl,magic-packet;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@5 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <5>;
+		};
+
+		ethphy1: ethernet-phy@1 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <1>;
+		};
+	};
+};
+
+&fec2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet2>;
+	pinctrl-assert-gpios = <&max7322 0 GPIO_ACTIVE_HIGH>;
+	phy-mode = "rgmii";
+	phy-handle = <&ethphy0>;
+	fsl,magic-packet;
+	status = "disabled";
+};
+
+&flexcan1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan1>;
+	xceiver-supply = <&reg_can1_3v3>;
+	status = "disabled";
+};
+
+&flexcan2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan2>;
+	xceiver-supply = <&reg_can2_3v3>;
+	status = "disabled";
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog_1>;
+
+	hog {
+		pinctrl_hog_1: hoggrp-1 {
+			fsl,pins = <
+				MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31 0x80000000 /* pwrgood */
+				MX7D_PAD_I2C4_SCL__GPIO4_IO14     0x80000000  /* vcom_ctrl */
+				MX7D_PAD_ECSPI2_SS0__GPIO4_IO23	  0x80000000  /* wakeup */
+				MX7D_PAD_ECSPI2_SCLK__GPIO4_IO20  0x80000000  /* v3p3 */
+				MX7D_PAD_ECSPI1_MISO__GPIO4_IO18  0x80000000  /* pwr int */
+				MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21  0x80000000  /* pwrctrl1 */
+				MX7D_PAD_ECSPI2_MISO__GPIO4_IO22  0x80000000  /* pwrctrl2 */
+				MX7D_PAD_ECSPI1_MOSI__GPIO4_IO17  0x80000000
+				MX7D_PAD_SD1_RESET_B__GPIO5_IO2   0x59
+				MX7D_PAD_SD1_CD_B__GPIO5_IO0      0x59
+				MX7D_PAD_SD1_WP__GPIO5_IO1        0x59
+				MX7D_PAD_SD2_CD_B__GPIO5_IO9      0x59
+				MX7D_PAD_SD2_WP__GPIO5_IO10       0x59
+				MX7D_PAD_SD2_RESET_B__GPIO5_IO11  0x59
+				MX7D_PAD_GPIO1_IO12__SD2_VSELECT  0x59
+			>;
+		};
+	};
+
+	lcdif {
+		pinctrl_lcdif_dat: lcdifdatgrp {
+			fsl,pins = <
+				MX7D_PAD_LCD_DATA00__LCD_DATA0	0x79
+				MX7D_PAD_LCD_DATA01__LCD_DATA1	0x79
+				MX7D_PAD_LCD_DATA02__LCD_DATA2	0x79
+				MX7D_PAD_LCD_DATA03__LCD_DATA3	0x79
+				MX7D_PAD_LCD_DATA04__LCD_DATA4	0x79
+				MX7D_PAD_LCD_DATA05__LCD_DATA5	0x79
+				MX7D_PAD_LCD_DATA06__LCD_DATA6	0x79
+				MX7D_PAD_LCD_DATA07__LCD_DATA7	0x79
+				MX7D_PAD_LCD_DATA08__LCD_DATA8	0x79
+				MX7D_PAD_LCD_DATA09__LCD_DATA9	0x79
+				MX7D_PAD_LCD_DATA10__LCD_DATA10	0x79
+				MX7D_PAD_LCD_DATA11__LCD_DATA11	0x79
+				MX7D_PAD_LCD_DATA12__LCD_DATA12	0x79
+				MX7D_PAD_LCD_DATA13__LCD_DATA13	0x79
+				MX7D_PAD_LCD_DATA14__LCD_DATA14	0x79
+				MX7D_PAD_LCD_DATA15__LCD_DATA15	0x79
+				MX7D_PAD_LCD_DATA16__LCD_DATA16	0x79
+				MX7D_PAD_LCD_DATA17__LCD_DATA17	0x79
+				MX7D_PAD_LCD_DATA18__LCD_DATA18	0x79
+				MX7D_PAD_LCD_DATA19__LCD_DATA19	0x79
+				MX7D_PAD_LCD_DATA20__LCD_DATA20	0x79
+				MX7D_PAD_LCD_DATA21__LCD_DATA21	0x79
+				MX7D_PAD_LCD_DATA22__LCD_DATA22	0x79
+				MX7D_PAD_LCD_DATA23__LCD_DATA23	0x79
+			>;
+		};
+
+		pinctrl_lcdif_ctrl: lcdifctrlgrp {
+			fsl,pins = <
+				MX7D_PAD_LCD_CLK__LCD_CLK	0x79
+				MX7D_PAD_LCD_ENABLE__LCD_ENABLE	0x79
+				MX7D_PAD_LCD_VSYNC__LCD_VSYNC	0x79
+				MX7D_PAD_LCD_HSYNC__LCD_HSYNC	0x79
+			>;
+		};
+	};
+
+};
+
+&lcdif {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_lcdif_dat
+		     &pinctrl_lcdif_ctrl>;
+	display = <&display0>;
+	status = "okay";
+
+	display0: display {
+		bits-per-pixel = <16>;
+		bus-width = <24>;
+
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: timing0 {
+				clock-frequency = <33500000>;
+				hactive = <800>;
+				vactive = <480>;
+				hback-porch = <89>;
+				hfront-porch = <164>;
+				vback-porch = <23>;
+				vfront-porch = <10>;
+				hsync-len = <10>;
+				vsync-len = <10>;
+				hsync-active = <0>;
+				vsync-active = <0>;
+				de-active = <1>;
+				pixelclk-active = <0>;
+			};
+		};
+	};
+};
+
+&pcie {
+	pinctrl-names = "default";
+	status = "okay";
+};
+
+&pwm1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm1>;
+	status = "okay";
+};
+
+&sim1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sim1_1>;
+	status = "disabled";
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1_1>;
+	assigned-clocks = <&clks IMX7D_UART1_ROOT_SRC>;
+	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
+	status = "okay";
+};
+
+&uart3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3_1>;
+	fsl,uart-has-rtscts;
+	assigned-clocks = <&clks IMX7D_UART3_ROOT_SRC>;
+	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
+	status = "okay";
+	/* for DTE mode, add below change */
+	/* fsl,dte-mode;*/
+	/* pinctrl-0 = <&pinctrl_uart3dte_1>; */
+};
+
+&iomuxc_lpsr {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog_2>;
+
+	hog {
+		pinctrl_hog_2: hoggrp-2 {
+			fsl,pins = <
+				MX7D_PAD_GPIO1_IO07__GPIO1_IO7	0x14
+				MX7D_PAD_GPIO1_IO05__GPIO5_IO5	0x14
+			>;
+		};
+	};
+
+	pwm1 {
+		pinctrl_pwm1: pwm1grp {
+			fsl,pins = <
+				MX7D_PAD_GPIO1_IO01__PWM1_OUT	0x110b0
+			>;
+		};
+	};
+};
+
+&usbotg1 {
+	vbus-supply = <&reg_usb_otg1_vbus>;
+	status = "okay";
+};
+
+&usbotg2 {
+	vbus-supply = <&reg_usb_otg2_vbus>;
+	status = "okay";
+};
+
+&usdhc1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc1_1>;
+	cd-gpios = <&gpio5 0 0>;
+	wp-gpios = <&gpio5 1 0>;
+	no-1-8-v;
+	keep-power-in-suspend;
+	enable-sdio-wakeup;
+	vmmc-supply = <&reg_sd1_vmmc>;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2_1>;
+	pinctrl-1 = <&pinctrl_usdhc2_1_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc2_1_200mhz>;
+	cd-gpios = <&gpio5 9 0>;
+	wp-gpios = <&gpio5 10 0>;
+	keep-power-in-suspend;
+	enable-sdio-wakeup;
+	tuning-step = <2>;
+	vmmc-supply = <&reg_sd2_vmmc>;
+	status = "okay";
+};
+
+&usdhc3 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc3_1>;
+	pinctrl-1 = <&pinctrl_usdhc3_1_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc3_1_200mhz>;
+	assigned-clocks = <&clks IMX7D_USDHC3_ROOT_CLK>;
+	assigned-clock-rates = <400000000>;
+	bus-width = <8>;
+	tuning-step = <2>;
+	non-removable;
+	keep-power-in-suspend;
+	status = "okay";
+};
+
+&iomuxc {
+	ecspi3 {
+		pinctrl_ecspi3_cs_1: ecspi3_cs_grp-1 {
+			fsl,pins = <
+				MX7D_PAD_SAI2_TX_DATA__GPIO6_IO22	0x2
+			>;
+		};
+
+		pinctrl_ecspi3_1: ecspi3grp-1 {
+			fsl,pins = <
+				MX7D_PAD_SAI2_TX_SYNC__ECSPI3_MISO	0x2
+				MX7D_PAD_SAI2_TX_BCLK__ECSPI3_MOSI	0x2
+				MX7D_PAD_SAI2_RX_DATA__ECSPI3_SCLK	0x2
+			>;
+		};
+	};
+
+	enet1 {
+		pinctrl_enet1: enet1grp {
+			fsl,pins = <
+				MX7D_PAD_GPIO1_IO10__ENET1_MDIO			0x3
+				MX7D_PAD_GPIO1_IO11__ENET1_MDC			0x3
+				MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC	0x1
+				MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0	0x1
+				MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1	0x1
+				MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2	0x1
+				MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3	0x1
+				MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL	0x1
+				MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC	0x1
+				MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0	0x1
+				MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1	0x1
+				MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2	0x1
+				MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3	0x1
+				MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL	0x1
+			>;
+		};
+
+	};
+
+	enet2 {
+		pinctrl_enet2: enet2grp {
+			fsl,pins = <
+				MX7D_PAD_EPDC_GDSP__ENET2_RGMII_TXC     0x1
+				MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0    0x1
+				MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1    0x1
+				MX7D_PAD_EPDC_GDCLK__ENET2_RGMII_TD2    0x1
+				MX7D_PAD_EPDC_GDOE__ENET2_RGMII_TD3     0x1
+				MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL  0x1
+				MX7D_PAD_EPDC_SDCE1__ENET2_RGMII_RXC    0x1
+				MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0    0x1
+				MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1     0x1
+				MX7D_PAD_EPDC_SDOE__ENET2_RGMII_RD2     0x1
+				MX7D_PAD_EPDC_SDSHR__ENET2_RGMII_RD3    0x1
+				MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL 0x1
+			>;
+		};
+	};
+
+	epdc {
+                pinctrl_epdc_0: epdcgrp-0 {
+                        fsl,pins = <
+				MX7D_PAD_EPDC_DATA00__EPDC_DATA0  0x2
+				MX7D_PAD_EPDC_DATA01__EPDC_DATA1  0x2
+				MX7D_PAD_EPDC_DATA02__EPDC_DATA2  0x2
+				MX7D_PAD_EPDC_DATA03__EPDC_DATA3  0x2
+				MX7D_PAD_EPDC_DATA04__EPDC_DATA4  0x2
+				MX7D_PAD_EPDC_DATA05__EPDC_DATA5  0x2
+				MX7D_PAD_EPDC_DATA06__EPDC_DATA6  0x2
+				MX7D_PAD_EPDC_DATA07__EPDC_DATA7  0x2
+				MX7D_PAD_EPDC_DATA08__EPDC_DATA8  0x2
+				MX7D_PAD_EPDC_DATA09__EPDC_DATA9  0x2
+				MX7D_PAD_EPDC_DATA10__EPDC_DATA10 0x2
+				MX7D_PAD_EPDC_DATA11__EPDC_DATA11 0x2
+				MX7D_PAD_EPDC_DATA12__EPDC_DATA12 0x2
+				MX7D_PAD_EPDC_DATA13__EPDC_DATA13 0x2
+				MX7D_PAD_EPDC_DATA14__EPDC_DATA14 0x2
+				MX7D_PAD_EPDC_DATA15__EPDC_DATA15 0x2
+				MX7D_PAD_EPDC_SDCLK__EPDC_SDCLK   0x2
+				MX7D_PAD_EPDC_SDLE__EPDC_SDLE     0x2
+				MX7D_PAD_EPDC_SDOE__EPDC_SDOE     0x2
+				MX7D_PAD_EPDC_SDSHR__EPDC_SDSHR   0x2
+				MX7D_PAD_EPDC_SDCE0__EPDC_SDCE0   0x2
+				MX7D_PAD_EPDC_SDCE1__EPDC_SDCE1   0x2
+				MX7D_PAD_EPDC_SDCE2__EPDC_SDCE2   0x2
+				MX7D_PAD_EPDC_SDCE3__EPDC_SDCE3   0x2
+				MX7D_PAD_EPDC_GDCLK__EPDC_GDCLK   0x2
+				MX7D_PAD_EPDC_GDOE__EPDC_GDOE     0x2
+				MX7D_PAD_EPDC_GDRL__EPDC_GDRL     0x2
+				MX7D_PAD_EPDC_GDSP__EPDC_GDSP     0x2
+				MX7D_PAD_EPDC_BDR0__EPDC_BDR0     0x2
+				MX7D_PAD_EPDC_BDR1__EPDC_BDR1     0x2
+                        >;
+                };
+	};
+
+	flexcan1 {
+		pinctrl_flexcan1: flexcan1grp {
+			fsl,pins = <
+				MX7D_PAD_SAI1_RX_DATA__FLEXCAN1_RX	0x59
+				MX7D_PAD_SAI1_TX_BCLK__FLEXCAN1_TX	0x59
+				MX7D_PAD_GPIO1_IO10__GPIO1_IO10		0x59 /* STBY */
+			>;
+		};
+	};
+
+	flexcan2 {
+		pinctrl_flexcan2: flexcan2grp {
+			fsl,pins = <
+				MX7D_PAD_SAI1_TX_SYNC__FLEXCAN2_RX	0x59
+				MX7D_PAD_SAI1_TX_DATA__FLEXCAN2_TX	0x59
+				MX7D_PAD_GPIO1_IO11__GPIO1_IO11		0x59  /* STBY */
+			>;
+		};
+	};
+
+	gpio_keys {
+		pinctrl_gpio_keys: gpio_keysgrp {
+			fsl,pins = <
+				MX7D_PAD_GPIO1_IO14__GPIO1_IO14 0x32
+				MX7D_PAD_GPIO1_IO15__GPIO1_IO15 0x32
+			>;
+		};
+	};
+
+	i2c1 {
+		pinctrl_i2c1_1: i2c1grp-1 {
+			fsl,pins = <
+				MX7D_PAD_I2C1_SDA__I2C1_SDA          0x4000007f
+				MX7D_PAD_I2C1_SCL__I2C1_SCL          0x4000007f
+			>;
+		};
+
+	};
+
+	i2c2 {
+		pinctrl_i2c2_1: i2c2grp-1 {
+			fsl,pins = <
+				MX7D_PAD_I2C2_SDA__I2C2_SDA          0x4000007f
+				MX7D_PAD_I2C2_SCL__I2C2_SCL          0x4000007f
+			>;
+		};
+	};
+
+	i2c3 {
+		pinctrl_i2c3_1: i2c3grp-1 {
+			fsl,pins = <
+				MX7D_PAD_I2C3_SDA__I2C3_SDA	     0x4000007f
+				MX7D_PAD_I2C3_SCL__I2C3_SCL          0x4000007f
+			>;
+		};
+
+	};
+
+	i2c4 {
+		pinctrl_i2c4_1: i2c4grp-1 {
+			fsl,pins = <
+				MX7D_PAD_I2C4_SDA__I2C4_SDA          0x4000007f
+				MX7D_PAD_I2C4_SCL__I2C4_SCL          0x4000007f
+			>;
+		};
+	};
+
+	mqs {
+		pinctrl_mqs: mqsgrp {
+			fsl,pins = <
+				MX7D_PAD_SAI1_RX_SYNC__MQS_RIGHT     0x4000007f
+				MX7D_PAD_SAI1_RX_BCLK__MQS_LEFT      0x4000007f
+			>;
+		};
+	};
+
+	sim1 {
+		pinctrl_sim1_1: sim1grp-1 {
+			fsl,pins = <
+				MX7D_PAD_SAI1_TX_SYNC__SIM1_PORT1_RST_B		0x77
+				MX7D_PAD_SAI1_RX_SYNC__SIM1_PORT1_PD		0x77
+				MX7D_PAD_SAI1_TX_DATA__SIM1_PORT1_SVEN		0x77
+				MX7D_PAD_SAI1_TX_BCLK__SIM1_PORT1_CLK		0x73
+				MX7D_PAD_SAI1_RX_DATA__SIM1_PORT1_TRXD		0x73
+
+			>;
+		};
+	};
+
+	touch {
+		pinctrl_tsc2007: tsc2007grp {
+			fsl,pins = <
+				MX7D_PAD_GPIO1_IO08__GPIO1_IO8	0x80000000
+			>;
+		};
+	};
+
+	uart1 {
+		pinctrl_uart1_1: uart1grp-1 {
+			fsl,pins = <
+				MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX 0x79
+				MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX 0x79
+			>;
+		};
+
+	};
+
+	uart3 {
+		pinctrl_uart3_1: uart3grp-1 {
+			fsl,pins = <
+				MX7D_PAD_UART3_TX_DATA__UART3_DCE_TX    0x79
+				MX7D_PAD_UART3_RX_DATA__UART3_DCE_RX    0x79
+				MX7D_PAD_UART3_CTS_B__UART3_DCE_CTS     0x79
+				MX7D_PAD_UART3_RTS_B__UART3_DCE_RTS     0x79
+			>;
+		};
+
+		pinctrl_uart3dte_1: uart3dtegrp-1 {
+			fsl,pins = <
+				MX7D_PAD_UART3_TX_DATA__UART3_DTE_RX    0x79
+				MX7D_PAD_UART3_RX_DATA__UART3_DTE_TX    0x79
+				MX7D_PAD_UART3_RTS_B__UART3_DTE_CTS     0x79
+				MX7D_PAD_UART3_CTS_B__UART3_DTE_RTS     0x79
+			>;
+		};
+	};
+
+	usdhc1 {
+		pinctrl_usdhc1_1: usdhc1grp-1 {
+			fsl,pins = <
+				MX7D_PAD_SD1_CMD__SD1_CMD	0x59
+				MX7D_PAD_SD1_CLK__SD1_CLK	0x19
+				MX7D_PAD_SD1_DATA0__SD1_DATA0	0x59
+				MX7D_PAD_SD1_DATA1__SD1_DATA1	0x59
+				MX7D_PAD_SD1_DATA2__SD1_DATA2	0x59
+				MX7D_PAD_SD1_DATA3__SD1_DATA3	0x59
+			>;
+		};
+	};
+
+	usdhc2 {
+		pinctrl_usdhc2_1: usdhc2grp-1 {
+			fsl,pins = <
+				MX7D_PAD_SD2_CMD__SD2_CMD     0x59
+				MX7D_PAD_SD2_CLK__SD2_CLK     0x19
+				MX7D_PAD_SD2_DATA0__SD2_DATA0 0x59
+				MX7D_PAD_SD2_DATA1__SD2_DATA1 0x59
+				MX7D_PAD_SD2_DATA2__SD2_DATA2 0x59
+				MX7D_PAD_SD2_DATA3__SD2_DATA3 0x59
+			>;
+		};
+
+		pinctrl_usdhc2_1_100mhz: usdhc2grp-1_100mhz {
+			fsl,pins = <
+				MX7D_PAD_SD2_CMD__SD2_CMD     0x5a
+				MX7D_PAD_SD2_CLK__SD2_CLK     0x1a
+				MX7D_PAD_SD2_DATA0__SD2_DATA0 0x5a
+				MX7D_PAD_SD2_DATA1__SD2_DATA1 0x5a
+				MX7D_PAD_SD2_DATA2__SD2_DATA2 0x5a
+				MX7D_PAD_SD2_DATA3__SD2_DATA3 0x5a
+			>;
+		};
+
+		pinctrl_usdhc2_1_200mhz: usdhc2grp-1_200mhz {
+			fsl,pins = <
+				MX7D_PAD_SD2_CMD__SD2_CMD     0x5b
+				MX7D_PAD_SD2_CLK__SD2_CLK     0x1b
+				MX7D_PAD_SD2_DATA0__SD2_DATA0 0x5b
+				MX7D_PAD_SD2_DATA1__SD2_DATA1 0x5b
+				MX7D_PAD_SD2_DATA2__SD2_DATA2 0x5b
+				MX7D_PAD_SD2_DATA3__SD2_DATA3 0x5b
+			>;
+		};
+	};
+
+	usdhc3 {
+		pinctrl_usdhc3_1: usdhc3grp-1 {
+			fsl,pins = <
+				MX7D_PAD_SD3_CMD__SD3_CMD	    0x59
+				MX7D_PAD_SD3_CLK__SD3_CLK	    0x19
+				MX7D_PAD_SD3_DATA0__SD3_DATA0   0x59
+				MX7D_PAD_SD3_DATA1__SD3_DATA1   0x59
+				MX7D_PAD_SD3_DATA2__SD3_DATA2   0x59
+				MX7D_PAD_SD3_DATA3__SD3_DATA3   0x59
+				MX7D_PAD_SD3_DATA4__SD3_DATA4   0x59
+				MX7D_PAD_SD3_DATA5__SD3_DATA5   0x59
+				MX7D_PAD_SD3_DATA6__SD3_DATA6   0x59
+				MX7D_PAD_SD3_DATA7__SD3_DATA7   0x59
+				MX7D_PAD_SD3_STROBE__SD3_STROBE 0x19
+			>;
+		};
+
+		pinctrl_usdhc3_1_100mhz: usdhc3grp-1_100mhz {
+			fsl,pins = <
+				MX7D_PAD_SD3_CMD__SD3_CMD	    0x5a
+				MX7D_PAD_SD3_CLK__SD3_CLK	    0x1a
+				MX7D_PAD_SD3_DATA0__SD3_DATA0   0x5a
+				MX7D_PAD_SD3_DATA1__SD3_DATA1   0x5a
+				MX7D_PAD_SD3_DATA2__SD3_DATA2   0x5a
+				MX7D_PAD_SD3_DATA3__SD3_DATA3   0x5a
+				MX7D_PAD_SD3_DATA4__SD3_DATA4   0x5a
+				MX7D_PAD_SD3_DATA5__SD3_DATA5   0x5a
+				MX7D_PAD_SD3_DATA6__SD3_DATA6   0x5a
+				MX7D_PAD_SD3_DATA7__SD3_DATA7   0x5a
+				MX7D_PAD_SD3_STROBE__SD3_STROBE 0x1a
+			>;
+		};
+
+		pinctrl_usdhc3_1_200mhz: usdhc3grp-1_200mhz {
+			fsl,pins = <
+				MX7D_PAD_SD3_CMD__SD3_CMD	    0x5b
+				MX7D_PAD_SD3_CLK__SD3_CLK	    0x1b
+				MX7D_PAD_SD3_DATA0__SD3_DATA0   0x5b
+				MX7D_PAD_SD3_DATA1__SD3_DATA1   0x5b
+				MX7D_PAD_SD3_DATA2__SD3_DATA2   0x5b
+				MX7D_PAD_SD3_DATA3__SD3_DATA3   0x5b
+				MX7D_PAD_SD3_DATA4__SD3_DATA4   0x5b
+				MX7D_PAD_SD3_DATA5__SD3_DATA5   0x5b
+				MX7D_PAD_SD3_DATA6__SD3_DATA6   0x5b
+				MX7D_PAD_SD3_DATA7__SD3_DATA7   0x5b
+				MX7D_PAD_SD3_STROBE__SD3_STROBE 0x1b
+			>;
+		};
+	};
+
+	sai1 {
+		pinctrl_sai1: sai1grp {
+			fsl,pins = <
+				MX7D_PAD_SAI1_MCLK__SAI1_MCLK           0x1f
+				MX7D_PAD_SAI1_TX_BCLK__SAI1_TX_BCLK     0x1f
+				MX7D_PAD_SAI1_TX_SYNC__SAI1_TX_SYNC     0x1f
+				MX7D_PAD_SAI1_RX_SYNC__SAI1_RX_SYNC     0x1f
+				MX7D_PAD_SAI1_RX_DATA__SAI1_RX_DATA0    0x1f
+				MX7D_PAD_SAI1_TX_DATA__SAI1_TX_DATA0    0
+			>;
+		};
+	};
+
+	sai2 {
+		pinctrl_sai2: sai2grp {
+			fsl,pins = <
+				MX7D_PAD_SAI2_TX_BCLK__SAI2_TX_BCLK     0x1f
+				MX7D_PAD_SAI2_TX_SYNC__SAI2_TX_SYNC     0x1f
+				MX7D_PAD_SAI2_RX_DATA__SAI2_RX_DATA0    0x1f
+				MX7D_PAD_SAI2_TX_DATA__SAI2_TX_DATA0    0
+			>;
+		};
+	};
+};
+
+&sai1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai1>;
+	status = "disabled";
+};
+
+&sai2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai2>;
+	status = "disabled";
+};
+
+&sdma {
+	status = "okay";
+};
+
+&epxp {
+	status = "okay";
+};
+
+&i2c1 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1_1>;
+	status = "okay";
+
+	pmic: pfuze3000@08 {
+		compatible = "fsl,pfuze3000";
+		reg = <0x08>;
+
+		regulators {
+			sw1a_reg: sw1a {
+				regulator-min-microvolt = <700000>;
+				regulator-max-microvolt = <1475000>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <6250>;
+			};
+			/* use sw1c_reg to align with pfuze100/pfuze200 */
+			sw1c_reg: sw1b {
+				regulator-min-microvolt = <700000>;
+				regulator-max-microvolt = <1475000>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <6250>;
+			};
+
+			sw2_reg: sw2 {
+				regulator-min-microvolt = <1500000>;
+				regulator-max-microvolt = <1850000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			sw3a_reg: sw3 {
+				regulator-min-microvolt = <900000>;
+				regulator-max-microvolt = <1650000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			swbst_reg: swbst {
+				regulator-min-microvolt = <5000000>;
+				regulator-max-microvolt = <5150000>;
+			};
+
+			snvs_reg: vsnvs {
+				regulator-min-microvolt = <1000000>;
+				regulator-max-microvolt = <3000000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			vref_reg: vrefddr {
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			vgen1_reg: vldo1 {
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+			};
+
+			vgen2_reg: vldo2 {
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <1550000>;
+			};
+
+			vgen3_reg: vccsd {
+				regulator-min-microvolt = <2850000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+			};
+
+			vgen4_reg: v33 {
+				regulator-min-microvolt = <2850000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+			};
+
+			vgen5_reg: vldo3 {
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+			};
+
+			vgen6_reg: vldo4 {
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+			};
+		};
+	};
+};
+
+&i2c3 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c3_1>;
+	status = "okay";
+
+	tsc2007@48 {
+		compatible = "ti,tsc2007";
+		reg = <0x48>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_tsc2007>;
+		interrupt-parent = <&gpio1>;
+		interrupts = <8 0>;
+		pendown-gpio = <&gpio1 8 1>;
+		ti,x-plate-ohms = <660>;
+	};
+
+	max7322: gpio@68 {
+		compatible = "maxim,max7322";
+		reg = <0x68>;
+		gpio-controller;
+		#gpio-cells = <2>;
+	};
+
+	max17135@48 {
+		compatible = "maxim,max17135";
+		reg = <0x48>;
+		vneg_pwrup = <1>;
+		gvee_pwrup = <2>;
+		vpos_pwrup = <10>;
+		gvdd_pwrup = <12>;
+		gvdd_pwrdn = <1>;
+		vpos_pwrdn = <2>;
+		gvee_pwrdn = <8>;
+		vneg_pwrdn = <10>;
+		gpio_pmic_pwrgood = <&gpio2 31 0>;
+		gpio_pmic_vcom_ctrl = <&gpio4 14 0>;
+		gpio_pmic_wakeup = <&gpio4 23 0>;
+		gpio_pmic_v3p3 = <&gpio4 20 0>;
+		gpio_pmic_intr = <&gpio4 18 0>;
+
+		regulators {
+			DISPLAY_reg: DISPLAY {
+				regulator-name = "DISPLAY";
+			};
+
+			GVDD_reg: GVDD {
+				/* 20v */
+				regulator-name = "GVDD";
+			};
+
+			GVEE_reg: GVEE {
+				/* -22v */
+				regulator-name = "GVEE";
+			};
+
+			HVINN_reg: HVINN {
+				/* -22v */
+				regulator-name = "HVINN";
+			};
+
+			HVINP_reg: HVINP {
+				/* 20v */
+				regulator-name = "HVINP";
+			};
+
+			VCOM_reg: VCOM {
+				regulator-name = "VCOM";
+				/* 2's-compliment, -4325000 */
+				regulator-min-microvolt = <0xffbe0178>;
+				/* 2's-compliment, -500000 */
+				regulator-max-microvolt = <0xfff85ee0>;
+			};
+
+			VNEG_reg: VNEG {
+				/* -15v */
+				regulator-name = "VNEG";
+			};
+
+			VPOS_reg: VPOS {
+				/* 15v */
+				regulator-name = "VPOS";
+			};
+
+			V3P3_reg: V3P3 {
+				regulator-name = "V3P3";
+			};
+		};
+	};
+
+	codec: wm8958@1a {
+		compatible = "wlf,wm8958";
+		reg = <0x1a>;
+		clocks = <&clks IMX7D_AUDIO_MCLK_ROOT_CLK>,
+		         <&clks IMX7D_CLK_DUMMY>;
+		clock-names = "mclk1", "mclk2";
+
+		DBVDD1-supply = <&reg_aud_1v8>;
+		DBVDD2-supply = <&reg_aud_1v8>;
+		DBVDD3-supply = <&reg_aud_1v8>;
+		AVDD2-supply = <&reg_aud_1v8>;
+		CPVDD-supply = <&reg_aud_1v8>;
+		SPKVDD1-supply = <&reg_coedc_5v>;
+		SPKVDD2-supply = <&reg_coedc_5v>;
+		wlf,ldo1ena;
+		wlf,ldo2ena;
+	};
+};
diff --git a/arch/arm/boot/dts/imx7d-19x19-arm2-csi.dts b/arch/arm/boot/dts/imx7d-19x19-arm2-csi.dts
deleted file mode 100644
index 2f345ca..0000000
--- a/arch/arm/boot/dts/imx7d-19x19-arm2-csi.dts
+++ /dev/null
@@ -1,16 +0,0 @@
-/*
- * Copyright (C) 2015 Freescale Semiconductor, Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
-
-#include "imx7d-19x19-arm2.dts"
-
-&i2c2 {
-	ov5640: ov5640@3c {
-		status = "okay";
-	};
-};
-
diff --git a/arch/arm/boot/dts/imx7d-19x19-arm2-sai.dts b/arch/arm/boot/dts/imx7d-19x19-arm2-sai.dts
deleted file mode 100644
index 94e0373..0000000
--- a/arch/arm/boot/dts/imx7d-19x19-arm2-sai.dts
+++ /dev/null
@@ -1,33 +0,0 @@
-/*
- * Copyright (C) 2015 Freescale Semiconductor, Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
-
-#include "imx7d-19x19-arm2.dts"
-
-/ {
-	sound {
-		compatible = "fsl,imx7d-19x19-arm2-wm8958",
-			   "fsl,imx-audio-wm8958";
-		model = "wm8958-audio";
-		cpu-dai = <&sai2>;
-		audio-codec = <&codec>;
-		codec-master;
-		hp-det-gpios = <&gpio1 13 1>;
-	};
-};
-
-&pinctrl_hog_1{
-	/* Pin conflict with SAI */
-	fsl,pins = <
-			MX7D_PAD_GPIO1_IO13__GPIO1_IO13  0x59
-			MX7D_PAD_SD3_STROBE__GPIO6_IO10  0x59
-		>;
-};
-
-&sai2 {
-	status = "okay";
-};
diff --git a/arch/arm/boot/dts/imx7d-19x19-arm2.dts b/arch/arm/boot/dts/imx7d-19x19-arm2.dts
deleted file mode 100644
index 2442024..0000000
--- a/arch/arm/boot/dts/imx7d-19x19-arm2.dts
+++ /dev/null
@@ -1,734 +0,0 @@
-/*
- * Copyright (C) 2015 Freescale Semiconductor, Inc.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License version 2 as
- * published by the Free Software Foundation.
- */
-
-/dts-v1/;
-
-#include <dt-bindings/input/input.h>
-#include "imx7d.dtsi"
-
-/ {
-	model = "Freescale i.MX7 DDR3L 19x19 ARM2 Board";
-	compatible = "fsl,imx7d-19x19-ddr3-arm2", "fsl,imx7d";
-
-	max7322_reset: max7322-reset {
-		compatible = "gpio-reset";
-		reset-gpios = <&gpio1 3 GPIO_ACTIVE_LOW>;
-		reset-delay-us = <1>;
-		#reset-cells = <0>;
-	};
-
-	gpio-keys {
-		compatible = "gpio-keys";
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_gpio_keys>;
-		/* gpios disconnected see resistors R601, R583 */
-		status = "disabled";
-
-		volume-up {
-			label = "Volume Up";
-			gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
-			linux,code = <KEY_VOLUMEUP>;
-		};
-
-		volume-down {
-			label = "Volume Down";
-			gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
-			linux,code = <KEY_VOLUMEDOWN>;
-		};
-	};
-
-	regulators {
-		compatible = "simple-bus";
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		reg_lcd_reset: lcd-reset {
-			compatible = "regulator-fixed";
-			regulator-name = "lcd-reset";
-			gpio = <&gpio3 4 0>;
-			enable-active-high;
-		};
-
-		reg_sd2_vmmc: sd2_vmmc{
-			compatible = "regulator-fixed";
-			regulator-name = "VCC_SD2";
-			regulator-min-microvolt = <3000000>;
-			regulator-max-microvolt = <3000000>;
-			gpio = <&gpio5 11 GPIO_ACTIVE_HIGH>;
-			enable-active-high;
-		};
-
-		reg_sd3_vmmc: sd3_vmmc {
-			compatible = "regulator-fixed";
-			regulator-name = "VCC_SD3";
-			regulator-min-microvolt = <3000000>;
-			regulator-max-microvolt = <3000000>;
-			gpio = <&gpio6 11 GPIO_ACTIVE_HIGH>;
-			enable-active-high;
-		};
-
-		reg_usb_otg1_vbus: regulator@0 {
-			compatible = "regulator-fixed";
-			reg = <0>;
-			regulator-name = "usb_otg1_vbus";
-			regulator-min-microvolt = <5000000>;
-			regulator-max-microvolt = <5000000>;
-			gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>;
-			enable-active-high;
-		};
-
-		reg_usb_otg2_vbus: regulator@1 {
-			compatible = "regulator-fixed";
-			reg = <1>;
-			regulator-name = "usb_otg2_vbus";
-			regulator-min-microvolt = <5000000>;
-			regulator-max-microvolt = <5000000>;
-			gpio = <&gpio1 7 GPIO_ACTIVE_HIGH>;
-			enable-active-high;
-		};
-
-		reg_vref_1v8: regulator@2 {
-			compatible = "regulator-fixed";
-			regulator-name = "vref-1v8";
-			regulator-min-microvolt = <1800000>;
-			regulator-max-microvolt = <1800000>;
-		};
-
-		reg_coedc_5v: coedc_5v {
-			compatible = "regulator-fixed";
-			regulator-name = "CODEC_5V";
-			regulator-min-microvolt = <5000000>;
-			regulator-max-microvolt = <5000000>;
-			gpio = <&gpio6 10 GPIO_ACTIVE_HIGH>;
-			enable-active-high;
-		};
-
-		reg_aud_3v3: aud_3v3 {
-			compatible = "regulator-fixed";
-			regulator-name = "AUD_3V3";
-			regulator-min-microvolt = <3300000>;
-			regulator-max-microvolt = <3300000>;
-			gpio = <&gpio6 10 GPIO_ACTIVE_HIGH>;
-			enable-active-high;
-		};
-
-		reg_aud_1v8: aud_1v8 {
-			compatible = "regulator-fixed";
-			regulator-name = "AUD_1V8";
-			regulator-min-microvolt = <1800000>;
-			regulator-max-microvolt = <1800000>;
-			gpio = <&gpio6 10 GPIO_ACTIVE_HIGH>;
-			enable-active-high;
-		};
-	};
-
-	memory {
-		reg = <0x80000000 0x80000000>;
-	};
-};
-
-&adc1 {
-	vref-supply = <&reg_vref_1v8>;
-	status = "okay";
-};
-
-&adc2 {
-	vref-supply = <&reg_vref_1v8>;
-	status = "okay";
-};
-
-&cpu0 {
-	arm-supply = <&sw1a_reg>;
-};
-
-&csi1 {
-	status = "okay";
-
-	port {
-		csi1_ep: endpoint {
-			remote-endpoint = <&ov5640_ep>;
-		};
-	};
-};
-
-&fec1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_enet1>;
-	pinctrl-assert-gpios = <&max7322 0 GPIO_ACTIVE_HIGH>;
-	phy-mode = "rgmii";
-	phy-handle = <&ethphy1>;
-	fsl,magic-packet;
-	status = "okay";
-
-	mdio {
-		#address-cells = <1>;
-		#size-cells = <0>;
-
-		ethphy0: ethernet-phy@0 {
-			compatible = "ethernet-phy-ieee802.3-c22";
-			reg = <0>;
-		};
-
-		ethphy1: ethernet-phy@5 {
-			compatible = "ethernet-phy-ieee802.3-c22";
-			reg = <5>;
-		};
-	};
-};
-
-&fec2 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_enet2>;
-	pinctrl-assert-gpios = <&max7322 0 GPIO_ACTIVE_HIGH>;
-	phy-mode = "rgmii";
-	phy-handle = <&ethphy0>;
-	fsl,magic-packet;
-	status = "okay";
-};
-
-&iomuxc {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_hog_1>;
-
-	hog {
-		pinctrl_hog_1: hoggrp-1 {
-			fsl,pins = <
-				MX7D_PAD_I2C4_SCL__GPIO4_IO14	   0x80000000
-
-				MX7D_PAD_GPIO1_IO12__SD2_VSELECT   0x59
-				MX7D_PAD_SD2_CD_B__GPIO5_IO9       0x59
-				MX7D_PAD_SD2_WP__GPIO5_IO10        0x59
-				MX7D_PAD_SD2_RESET_B__GPIO5_IO11   0x59
-				MX7D_PAD_SD3_RESET_B__GPIO6_IO11   0x59
-				MX7D_PAD_GPIO1_IO13__SD3_VSELECT   0x59
-				MX7D_PAD_GPIO1_IO14__GPIO1_IO14    0x59
-				MX7D_PAD_GPIO1_IO15__GPIO1_IO15    0x59
-				MX7D_PAD_SD3_STROBE__GPIO6_IO10    0x59
-			>;
-		};
-	};
-};
-
-&uart1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart1_1>;
-	assigned-clocks = <&clks IMX7D_UART1_ROOT_SRC>;
-	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
-	status = "okay";
-};
-
-&uart3 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_uart3_1>;
-	fsl,uart-has-rtscts;
-	assigned-clocks = <&clks IMX7D_UART3_ROOT_SRC>;
-	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
-	status = "okay";
-	/* for DTE mode, add below change */
-	/* fsl,dte-mode;*/
-	pinctrl-0 = <&pinctrl_uart3dte_1>;
-};
-
-&iomuxc_lpsr {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_hog_2>;
-
-	hog {
-		pinctrl_hog_2: hoggrp-2 {
-			fsl,pins = <
-				MX7D_PAD_GPIO1_IO03__GPIO1_IO3 0x80000000
-				MX7D_PAD_GPIO1_IO07__GPIO1_IO7 0x80000000
-			>;
-		};
-	};
-};
-
-&usdhc1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_usdhc1>;
-	bus-width = <8>;
-	non-removable;
-	status = "okay";
-};
-
-&usdhc2 {
-	pinctrl-names = "default", "state_100mhz", "state_200mhz";
-	pinctrl-0 = <&pinctrl_usdhc2>;
-	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
-	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
-	cd-gpios = <&gpio5 9 0>;
-	wp-gpios = <&gpio5 10 0>;
-	keep-power-in-suspend;
-	enable-sdio-wakeup;
-	tuning-step = <2>;
-	vmmc-supply = <&reg_sd2_vmmc>;
-	status = "okay";
-};
-
-&usdhc3 {
-	pinctrl-names = "default", "state_100mhz", "state_200mhz";
-	pinctrl-0 = <&pinctrl_usdhc3>;
-	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
-	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
-	cd-gpios = <&gpio1 14 0>;
-	wp-gpios = <&gpio1 15 0>;
-	keep-power-in-suspend;
-	enable-sdio-wakeup;
-	tuning-step = <2>;
-	vmmc-supply = <&reg_sd3_vmmc>;
-	status = "okay";
-};
-
-&iomuxc {
-	csi1 {
-		pinctrl_csi: csigrp-1 {
-			fsl,pins = <
-				MX7D_PAD_LCD_DATA04__CSI_VSYNC 0x1b0b0
-				MX7D_PAD_LCD_DATA05__CSI_HSYNC 0x1b0b0
-				MX7D_PAD_LCD_DATA06__CSI_PIXCLK 0x1b0b0
-				MX7D_PAD_LCD_DATA07__CSI_MCLK 0x1b0b0
-				MX7D_PAD_LCD_DATA08__CSI_DATA9 0x1b0b0
-				MX7D_PAD_LCD_DATA09__CSI_DATA8 0x1b0b0
-				MX7D_PAD_LCD_DATA10__CSI_DATA7 0x1b0b0
-				MX7D_PAD_LCD_DATA11__CSI_DATA6 0x1b0b0
-				MX7D_PAD_LCD_DATA12__CSI_DATA5 0x1b0b0
-				MX7D_PAD_LCD_DATA13__CSI_DATA4 0x1b0b0
-				MX7D_PAD_LCD_DATA14__CSI_DATA3 0x1b0b0
-				MX7D_PAD_LCD_DATA15__CSI_DATA2 0x1b0b0
-				MX7D_PAD_LCD_DATA02__GPIO3_IO7 0x1b0b0
-				MX7D_PAD_LCD_DATA03__GPIO3_IO8 0x1b0b0
-			>;
-		};
-	};
-
-	enet1 {
-		pinctrl_enet1: enet1grp {
-			fsl,pins = <
-				MX7D_PAD_GPIO1_IO10__ENET1_MDIO 0x3
-				MX7D_PAD_GPIO1_IO11__ENET1_MDC  0x3
-				MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC 0x1
-				MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0 0x1
-				MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1 0x1
-				MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2 0x1
-				MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3 0x1
-				MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL 0x1
-				MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC 0x1
-				MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0 0x1
-				MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1 0x1
-				MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2 0x1
-				MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3 0x1
-				MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL 0x1
-			>;
-		};
-	};
-
-	enet2 {
-		pinctrl_enet2: enet2grp {
-			fsl,pins = <
-				MX7D_PAD_EPDC_GDSP__ENET2_RGMII_TXC	0x1
-				MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0	0x1
-				MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1	0x1
-				MX7D_PAD_EPDC_GDCLK__ENET2_RGMII_TD2	0x1
-				MX7D_PAD_EPDC_GDOE__ENET2_RGMII_TD3	0x1
-				MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL	0x1
-				MX7D_PAD_EPDC_SDCE1__ENET2_RGMII_RXC	0x1
-				MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0	0x1
-				MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1	0x1
-				MX7D_PAD_EPDC_SDOE__ENET2_RGMII_RD2	0x1
-				MX7D_PAD_EPDC_SDSHR__ENET2_RGMII_RD3	0x1
-				MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL	0x1
-			>;
-		};
-	};
-
-	gpio_keys {
-		pinctrl_gpio_keys: gpio_keysgrp {
-			fsl,pins = <
-				MX7D_PAD_GPIO1_IO14__GPIO1_IO14 0x32
-				MX7D_PAD_GPIO1_IO15__GPIO1_IO15 0x32
-			>;
-		};
-	};
-
-	i2c1 {
-		pinctrl_i2c1_1: i2c1grp-1 {
-			fsl,pins = <
-				MX7D_PAD_I2C1_SDA__I2C1_SDA          0x4000007f
-				MX7D_PAD_I2C1_SCL__I2C1_SCL          0x4000007f
-			>;
-		};
-
-	};
-
-	i2c2 {
-		pinctrl_i2c2_1: i2c2grp-1 {
-			fsl,pins = <
-				MX7D_PAD_I2C2_SDA__I2C2_SDA          0x4000007f
-				MX7D_PAD_I2C2_SCL__I2C2_SCL          0x4000007f
-			>;
-		};
-	};
-
-	i2c3 {
-		pinctrl_i2c3_1: i2c3grp-1 {
-			fsl,pins = <
-				MX7D_PAD_I2C3_SDA__I2C3_SDA	     0x4000007f
-				MX7D_PAD_I2C3_SCL__I2C3_SCL          0x4000007f
-			>;
-		};
-
-	};
-
-	i2c4 {
-		pinctrl_i2c4_1: i2c4grp-1 {
-			fsl,pins = <
-				MX7D_PAD_I2C4_SDA__I2C4_SDA          0x4000007f
-				MX7D_PAD_I2C4_SCL__I2C4_SCL          0x4000007f
-			>;
-		};
-	};
-
-	uart1 {
-		pinctrl_uart1_1: uart1grp-1 {
-			fsl,pins = <
-				MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX 0x79
-				MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX 0x79
-			>;
-		};
-
-	};
-
-	uart3 {
-		pinctrl_uart3_1: uart3grp-1 {
-			fsl,pins = <
-				MX7D_PAD_UART3_TX_DATA__UART3_DCE_TX	0x79
-				MX7D_PAD_UART3_RX_DATA__UART3_DCE_RX	0x79
-				MX7D_PAD_UART3_CTS_B__UART3_DCE_CTS	0x79
-				MX7D_PAD_UART3_RTS_B__UART3_DCE_RTS	0x79
-			>;
-		};
-
-		pinctrl_uart3dte_1: uart3dtegrp-1 {
-			fsl,pins = <
-				MX7D_PAD_UART3_TX_DATA__UART3_DTE_RX	0x79
-				MX7D_PAD_UART3_RX_DATA__UART3_DTE_TX	0x79
-				MX7D_PAD_UART3_RTS_B__UART3_DTE_CTS	0x79
-				MX7D_PAD_UART3_CTS_B__UART3_DTE_RTS	0x79
-			>;
-		};
-	};
-
-	usdhc1 {
-		pinctrl_usdhc1: usdhc1grp {
-			fsl,pins = <
-				MX7D_PAD_SD1_CMD__SD1_CMD       0x59
-				MX7D_PAD_SD1_CLK__SD1_CLK       0x19
-				MX7D_PAD_SD1_DATA0__SD1_DATA0   0x59
-				MX7D_PAD_SD1_DATA1__SD1_DATA1   0x59
-				MX7D_PAD_SD1_DATA2__SD1_DATA2   0x59
-				MX7D_PAD_SD1_DATA3__SD1_DATA3   0x59
-				MX7D_PAD_ECSPI2_SCLK__SD1_DATA4 0x59
-				MX7D_PAD_ECSPI2_MOSI__SD1_DATA5 0x59
-				MX7D_PAD_ECSPI2_MISO__SD1_DATA6 0x59
-				MX7D_PAD_ECSPI2_SS0__SD1_DATA7  0x59
-			>;
-		};
-	};
-
-	usdhc2 {
-		pinctrl_usdhc2: usdhc2grp {
-			fsl,pins = <
-				MX7D_PAD_SD2_CMD__SD2_CMD     0x59
-				MX7D_PAD_SD2_CLK__SD2_CLK     0x19
-				MX7D_PAD_SD2_DATA0__SD2_DATA0 0x59
-				MX7D_PAD_SD2_DATA1__SD2_DATA1 0x59
-				MX7D_PAD_SD2_DATA2__SD2_DATA2 0x59
-				MX7D_PAD_SD2_DATA3__SD2_DATA3 0x59
-			>;
-		};
-
-		pinctrl_usdhc2_100mhz: usdhc2grp_100mhz {
-			fsl,pins = <
-				MX7D_PAD_SD2_CMD__SD2_CMD     0x5a
-				MX7D_PAD_SD2_CLK__SD2_CLK     0x1a
-				MX7D_PAD_SD2_DATA0__SD2_DATA0 0x5a
-				MX7D_PAD_SD2_DATA1__SD2_DATA1 0x5a
-				MX7D_PAD_SD2_DATA2__SD2_DATA2 0x5a
-				MX7D_PAD_SD2_DATA3__SD2_DATA3 0x5a
-			>;
-		};
-
-		pinctrl_usdhc2_200mhz: usdhc2grp_200mhz {
-			fsl,pins = <
-				MX7D_PAD_SD2_CMD__SD2_CMD     0x5b
-				MX7D_PAD_SD2_CLK__SD2_CLK     0x1b
-				MX7D_PAD_SD2_DATA0__SD2_DATA0 0x5b
-				MX7D_PAD_SD2_DATA1__SD2_DATA1 0x5b
-				MX7D_PAD_SD2_DATA2__SD2_DATA2 0x5b
-				MX7D_PAD_SD2_DATA3__SD2_DATA3 0x5b
-			>;
-		};
-	};
-
-	usdhc3 {
-		pinctrl_usdhc3: usdhc3grp {
-			fsl,pins = <
-				MX7D_PAD_SD3_CMD__SD3_CMD     0x59
-				MX7D_PAD_SD3_CLK__SD3_CLK     0x19
-				MX7D_PAD_SD3_DATA0__SD3_DATA0 0x59
-				MX7D_PAD_SD3_DATA1__SD3_DATA1 0x59
-				MX7D_PAD_SD3_DATA2__SD3_DATA2 0x59
-				MX7D_PAD_SD3_DATA3__SD3_DATA3 0x59
-				MX7D_PAD_SD3_DATA4__SD3_DATA4 0x59
-				MX7D_PAD_SD3_DATA5__SD3_DATA5 0x59
-				MX7D_PAD_SD3_DATA6__SD3_DATA6 0x59
-				MX7D_PAD_SD3_DATA7__SD3_DATA7 0x59
-			>;
-		};
-
-		pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {
-			fsl,pins = <
-				MX7D_PAD_SD3_CMD__SD3_CMD     0x5a
-				MX7D_PAD_SD3_CLK__SD3_CLK     0x1a
-				MX7D_PAD_SD3_DATA0__SD3_DATA0 0x5a
-				MX7D_PAD_SD3_DATA1__SD3_DATA1 0x5a
-				MX7D_PAD_SD3_DATA2__SD3_DATA2 0x5a
-				MX7D_PAD_SD3_DATA3__SD3_DATA3 0x5a
-				MX7D_PAD_SD3_DATA4__SD3_DATA4 0x5a
-				MX7D_PAD_SD3_DATA5__SD3_DATA5 0x5a
-				MX7D_PAD_SD3_DATA6__SD3_DATA6 0x5a
-				MX7D_PAD_SD3_DATA7__SD3_DATA7 0x5a
-			>;
-		};
-
-		pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {
-			fsl,pins = <
-				MX7D_PAD_SD3_CMD__SD3_CMD     0x5b
-				MX7D_PAD_SD3_CLK__SD3_CLK     0x1b
-				MX7D_PAD_SD3_DATA0__SD3_DATA0 0x5b
-				MX7D_PAD_SD3_DATA1__SD3_DATA1 0x5b
-				MX7D_PAD_SD3_DATA2__SD3_DATA2 0x5b
-				MX7D_PAD_SD3_DATA3__SD3_DATA3 0x5b
-				MX7D_PAD_SD3_DATA4__SD3_DATA4 0x5b
-				MX7D_PAD_SD3_DATA5__SD3_DATA5 0x5b
-				MX7D_PAD_SD3_DATA6__SD3_DATA6 0x5b
-				MX7D_PAD_SD3_DATA7__SD3_DATA7 0x5b
-			>;
-		};
-	};
-
-	sai1 {
-		pinctrl_sai1: sai1grp {
-			fsl,pins = <
-				MX7D_PAD_SAI1_MCLK__SAI1_MCLK           0x1f
-				MX7D_PAD_SAI1_TX_BCLK__SAI1_TX_BCLK     0x1f
-				MX7D_PAD_SAI1_TX_SYNC__SAI1_TX_SYNC     0x1f
-				MX7D_PAD_SAI1_RX_SYNC__SAI1_RX_SYNC     0x1f
-				MX7D_PAD_SAI1_RX_DATA__SAI1_RX_DATA0    0x1f
-				MX7D_PAD_SAI1_TX_DATA__SAI1_TX_DATA0    0
-			>;
-		};
-	};
-
-        sai2 {
-		pinctrl_sai2: sai2grp {
-			fsl,pins = <
-				MX7D_PAD_SAI1_MCLK__SAI1_MCLK           0x1f
-				MX7D_PAD_SAI2_TX_BCLK__SAI2_TX_BCLK     0x1f
-				MX7D_PAD_SAI2_TX_SYNC__SAI2_TX_SYNC     0x1f
-				MX7D_PAD_SAI2_RX_DATA__SAI2_RX_DATA0    0x1f
-				MX7D_PAD_SAI2_TX_DATA__SAI2_TX_DATA0    0
-			>;
-		};
-	};
-};
-
-&sai1 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_sai1>;
-	status = "disabled";
-};
-
-&sai2 {
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_sai2>;
-	status = "disabled";
-};
-
-&epxp {
-        status = "okay";
-};
-
-&i2c1 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c1_1>;
-	status = "okay";
-
-	pmic: pfuze3000@08 {
-		compatible = "fsl,pfuze3000";
-		reg = <0x08>;
-
-		regulators {
-			sw1a_reg: sw1a {
-				regulator-min-microvolt = <700000>;
-				regulator-max-microvolt = <1475000>;
-				regulator-boot-on;
-				regulator-always-on;
-				regulator-ramp-delay = <6250>;
-			};
-			/* use sw1c_reg to align with pfuze100/pfuze200 */
-			sw1c_reg: sw1b {
-				regulator-min-microvolt = <700000>;
-				regulator-max-microvolt = <1475000>;
-				regulator-boot-on;
-				regulator-always-on;
-				regulator-ramp-delay = <6250>;
-			};
-
-			sw2_reg: sw2 {
-				regulator-min-microvolt = <1500000>;
-				regulator-max-microvolt = <1850000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			sw3a_reg: sw3 {
-				regulator-min-microvolt = <900000>;
-				regulator-max-microvolt = <1650000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			swbst_reg: swbst {
-				regulator-min-microvolt = <5000000>;
-				regulator-max-microvolt = <5150000>;
-			};
-
-			snvs_reg: vsnvs {
-				regulator-min-microvolt = <1000000>;
-				regulator-max-microvolt = <3000000>;
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			vref_reg: vrefddr {
-				regulator-boot-on;
-				regulator-always-on;
-			};
-
-			vgen1_reg: vldo1 {
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-always-on;
-			};
-
-			vgen2_reg: vldo2 {
-				regulator-min-microvolt = <800000>;
-				regulator-max-microvolt = <1550000>;
-			};
-
-			vgen3_reg: vccsd {
-				regulator-min-microvolt = <2850000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-always-on;
-			};
-
-			vgen4_reg: v33 {
-				regulator-min-microvolt = <2850000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-always-on;
-			};
-
-			vgen5_reg: vldo3 {
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-always-on;
-			};
-
-			vgen6_reg: vldo4 {
-				regulator-min-microvolt = <1800000>;
-				regulator-max-microvolt = <3300000>;
-				regulator-always-on;
-			};
-		};
-	};
-};
-
-&i2c2 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c2_1>;
-	status = "okay";
-
-	ov5640: ov5640@3c {
-		compatible = "ovti,ov5640";
-		reg = <0x3c>;
-		pinctrl-names = "default";
-		pinctrl-0 = <&pinctrl_csi>;
-		clocks = <&clks IMX7D_CSI_MCLK_ROOT_CLK>;
-		clock-names = "csi_mclk";
-		pwn-gpios = <&gpio3 8 1>;
-		rst-gpios = <&gpio3 7 0>;
-		csi_id = <0>;
-		mclk = <24000000>;
-		mclk_source = <0>;
-		status = "disabled";
-		port {
-			ov5640_ep: endpoint {
-				remote-endpoint = <&csi1_ep>;
-			};
-		};
-	};
-
-};
-
-
-&sdma {
-	status = "okay";
-};
-
-&i2c2 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c2_1>;
-	status = "okay";
-};
-
-&i2c3 {
-	clock-frequency = <100000>;
-	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_i2c3_1>;
-	status = "okay";
-
-	max7322: gpio@68 {
-		compatible = "maxim,max7322";
-		reg = <0x68>;
-		gpio-controller;
-		#gpio-cells = <2>;
-		resets = <&max7322_reset>;
-	};
-	codec: wm8958@1a {
-		compatible = "wlf,wm8958";
-		reg = <0x1a>;
-		clocks = <&clks IMX7D_AUDIO_MCLK_ROOT_CLK>,
-		       <&clks IMX7D_CLK_DUMMY>;
-		clock-names = "mclk1", "mclk2";
-
-		DBVDD1-supply = <&reg_aud_1v8>;
-		DBVDD2-supply = <&reg_aud_1v8>;
-		DBVDD3-supply = <&reg_aud_3v3>;
-		AVDD2-supply = <&reg_aud_1v8>;
-		CPVDD-supply = <&reg_aud_1v8>;
-		SPKVDD1-supply = <&reg_coedc_5v>;
-		SPKVDD2-supply = <&reg_coedc_5v>;
-
-		wlf,ldo1ena;
-		wlf,ldo2ena;
-	};
-};
diff --git a/arch/arm/boot/dts/imx7d-19x19-ddr3-arm2-csi.dts b/arch/arm/boot/dts/imx7d-19x19-ddr3-arm2-csi.dts
new file mode 100644
index 0000000..bc535a5
--- /dev/null
+++ b/arch/arm/boot/dts/imx7d-19x19-ddr3-arm2-csi.dts
@@ -0,0 +1,16 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "imx7d-19x19-ddr3-arm2.dts"
+
+&i2c2 {
+	ov5640: ov5640@3c {
+		status = "okay";
+	};
+};
+
diff --git a/arch/arm/boot/dts/imx7d-19x19-ddr3-arm2-sai.dts b/arch/arm/boot/dts/imx7d-19x19-ddr3-arm2-sai.dts
new file mode 100644
index 0000000..1b9d6a8
--- /dev/null
+++ b/arch/arm/boot/dts/imx7d-19x19-ddr3-arm2-sai.dts
@@ -0,0 +1,33 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+#include "imx7d-19x19-ddr3-arm2.dts"
+
+/ {
+	sound {
+		compatible = "fsl,imx7d-19x19-ddr3-arm2-wm8958",
+			   "fsl,imx-audio-wm8958";
+		model = "wm8958-audio";
+		cpu-dai = <&sai2>;
+		audio-codec = <&codec>;
+		codec-master;
+		hp-det-gpios = <&gpio1 13 1>;
+	};
+};
+
+&pinctrl_hog_1{
+	/* Pin conflict with SAI */
+	fsl,pins = <
+			MX7D_PAD_GPIO1_IO13__GPIO1_IO13  0x59
+			MX7D_PAD_SD3_STROBE__GPIO6_IO10  0x59
+		>;
+};
+
+&sai2 {
+	status = "okay";
+};
diff --git a/arch/arm/boot/dts/imx7d-19x19-ddr3-arm2.dts b/arch/arm/boot/dts/imx7d-19x19-ddr3-arm2.dts
new file mode 100644
index 0000000..2442024
--- /dev/null
+++ b/arch/arm/boot/dts/imx7d-19x19-ddr3-arm2.dts
@@ -0,0 +1,734 @@
+/*
+ * Copyright (C) 2015 Freescale Semiconductor, Inc.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/dts-v1/;
+
+#include <dt-bindings/input/input.h>
+#include "imx7d.dtsi"
+
+/ {
+	model = "Freescale i.MX7 DDR3L 19x19 ARM2 Board";
+	compatible = "fsl,imx7d-19x19-ddr3-arm2", "fsl,imx7d";
+
+	max7322_reset: max7322-reset {
+		compatible = "gpio-reset";
+		reset-gpios = <&gpio1 3 GPIO_ACTIVE_LOW>;
+		reset-delay-us = <1>;
+		#reset-cells = <0>;
+	};
+
+	gpio-keys {
+		compatible = "gpio-keys";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_gpio_keys>;
+		/* gpios disconnected see resistors R601, R583 */
+		status = "disabled";
+
+		volume-up {
+			label = "Volume Up";
+			gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
+			linux,code = <KEY_VOLUMEUP>;
+		};
+
+		volume-down {
+			label = "Volume Down";
+			gpios = <&gpio1 15 GPIO_ACTIVE_LOW>;
+			linux,code = <KEY_VOLUMEDOWN>;
+		};
+	};
+
+	regulators {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		reg_lcd_reset: lcd-reset {
+			compatible = "regulator-fixed";
+			regulator-name = "lcd-reset";
+			gpio = <&gpio3 4 0>;
+			enable-active-high;
+		};
+
+		reg_sd2_vmmc: sd2_vmmc{
+			compatible = "regulator-fixed";
+			regulator-name = "VCC_SD2";
+			regulator-min-microvolt = <3000000>;
+			regulator-max-microvolt = <3000000>;
+			gpio = <&gpio5 11 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		reg_sd3_vmmc: sd3_vmmc {
+			compatible = "regulator-fixed";
+			regulator-name = "VCC_SD3";
+			regulator-min-microvolt = <3000000>;
+			regulator-max-microvolt = <3000000>;
+			gpio = <&gpio6 11 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		reg_usb_otg1_vbus: regulator@0 {
+			compatible = "regulator-fixed";
+			reg = <0>;
+			regulator-name = "usb_otg1_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio1 5 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		reg_usb_otg2_vbus: regulator@1 {
+			compatible = "regulator-fixed";
+			reg = <1>;
+			regulator-name = "usb_otg2_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio1 7 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		reg_vref_1v8: regulator@2 {
+			compatible = "regulator-fixed";
+			regulator-name = "vref-1v8";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+		};
+
+		reg_coedc_5v: coedc_5v {
+			compatible = "regulator-fixed";
+			regulator-name = "CODEC_5V";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio6 10 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		reg_aud_3v3: aud_3v3 {
+			compatible = "regulator-fixed";
+			regulator-name = "AUD_3V3";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			gpio = <&gpio6 10 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+
+		reg_aud_1v8: aud_1v8 {
+			compatible = "regulator-fixed";
+			regulator-name = "AUD_1V8";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+			gpio = <&gpio6 10 GPIO_ACTIVE_HIGH>;
+			enable-active-high;
+		};
+	};
+
+	memory {
+		reg = <0x80000000 0x80000000>;
+	};
+};
+
+&adc1 {
+	vref-supply = <&reg_vref_1v8>;
+	status = "okay";
+};
+
+&adc2 {
+	vref-supply = <&reg_vref_1v8>;
+	status = "okay";
+};
+
+&cpu0 {
+	arm-supply = <&sw1a_reg>;
+};
+
+&csi1 {
+	status = "okay";
+
+	port {
+		csi1_ep: endpoint {
+			remote-endpoint = <&ov5640_ep>;
+		};
+	};
+};
+
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet1>;
+	pinctrl-assert-gpios = <&max7322 0 GPIO_ACTIVE_HIGH>;
+	phy-mode = "rgmii";
+	phy-handle = <&ethphy1>;
+	fsl,magic-packet;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@0 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <0>;
+		};
+
+		ethphy1: ethernet-phy@5 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			reg = <5>;
+		};
+	};
+};
+
+&fec2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet2>;
+	pinctrl-assert-gpios = <&max7322 0 GPIO_ACTIVE_HIGH>;
+	phy-mode = "rgmii";
+	phy-handle = <&ethphy0>;
+	fsl,magic-packet;
+	status = "okay";
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog_1>;
+
+	hog {
+		pinctrl_hog_1: hoggrp-1 {
+			fsl,pins = <
+				MX7D_PAD_I2C4_SCL__GPIO4_IO14	   0x80000000
+
+				MX7D_PAD_GPIO1_IO12__SD2_VSELECT   0x59
+				MX7D_PAD_SD2_CD_B__GPIO5_IO9       0x59
+				MX7D_PAD_SD2_WP__GPIO5_IO10        0x59
+				MX7D_PAD_SD2_RESET_B__GPIO5_IO11   0x59
+				MX7D_PAD_SD3_RESET_B__GPIO6_IO11   0x59
+				MX7D_PAD_GPIO1_IO13__SD3_VSELECT   0x59
+				MX7D_PAD_GPIO1_IO14__GPIO1_IO14    0x59
+				MX7D_PAD_GPIO1_IO15__GPIO1_IO15    0x59
+				MX7D_PAD_SD3_STROBE__GPIO6_IO10    0x59
+			>;
+		};
+	};
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1_1>;
+	assigned-clocks = <&clks IMX7D_UART1_ROOT_SRC>;
+	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
+	status = "okay";
+};
+
+&uart3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart3_1>;
+	fsl,uart-has-rtscts;
+	assigned-clocks = <&clks IMX7D_UART3_ROOT_SRC>;
+	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
+	status = "okay";
+	/* for DTE mode, add below change */
+	/* fsl,dte-mode;*/
+	pinctrl-0 = <&pinctrl_uart3dte_1>;
+};
+
+&iomuxc_lpsr {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog_2>;
+
+	hog {
+		pinctrl_hog_2: hoggrp-2 {
+			fsl,pins = <
+				MX7D_PAD_GPIO1_IO03__GPIO1_IO3 0x80000000
+				MX7D_PAD_GPIO1_IO07__GPIO1_IO7 0x80000000
+			>;
+		};
+	};
+};
+
+&usdhc1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	bus-width = <8>;
+	non-removable;
+	status = "okay";
+};
+
+&usdhc2 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
+	cd-gpios = <&gpio5 9 0>;
+	wp-gpios = <&gpio5 10 0>;
+	keep-power-in-suspend;
+	enable-sdio-wakeup;
+	tuning-step = <2>;
+	vmmc-supply = <&reg_sd2_vmmc>;
+	status = "okay";
+};
+
+&usdhc3 {
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
+	pinctrl-0 = <&pinctrl_usdhc3>;
+	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
+	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
+	cd-gpios = <&gpio1 14 0>;
+	wp-gpios = <&gpio1 15 0>;
+	keep-power-in-suspend;
+	enable-sdio-wakeup;
+	tuning-step = <2>;
+	vmmc-supply = <&reg_sd3_vmmc>;
+	status = "okay";
+};
+
+&iomuxc {
+	csi1 {
+		pinctrl_csi: csigrp-1 {
+			fsl,pins = <
+				MX7D_PAD_LCD_DATA04__CSI_VSYNC 0x1b0b0
+				MX7D_PAD_LCD_DATA05__CSI_HSYNC 0x1b0b0
+				MX7D_PAD_LCD_DATA06__CSI_PIXCLK 0x1b0b0
+				MX7D_PAD_LCD_DATA07__CSI_MCLK 0x1b0b0
+				MX7D_PAD_LCD_DATA08__CSI_DATA9 0x1b0b0
+				MX7D_PAD_LCD_DATA09__CSI_DATA8 0x1b0b0
+				MX7D_PAD_LCD_DATA10__CSI_DATA7 0x1b0b0
+				MX7D_PAD_LCD_DATA11__CSI_DATA6 0x1b0b0
+				MX7D_PAD_LCD_DATA12__CSI_DATA5 0x1b0b0
+				MX7D_PAD_LCD_DATA13__CSI_DATA4 0x1b0b0
+				MX7D_PAD_LCD_DATA14__CSI_DATA3 0x1b0b0
+				MX7D_PAD_LCD_DATA15__CSI_DATA2 0x1b0b0
+				MX7D_PAD_LCD_DATA02__GPIO3_IO7 0x1b0b0
+				MX7D_PAD_LCD_DATA03__GPIO3_IO8 0x1b0b0
+			>;
+		};
+	};
+
+	enet1 {
+		pinctrl_enet1: enet1grp {
+			fsl,pins = <
+				MX7D_PAD_GPIO1_IO10__ENET1_MDIO 0x3
+				MX7D_PAD_GPIO1_IO11__ENET1_MDC  0x3
+				MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC 0x1
+				MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0 0x1
+				MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1 0x1
+				MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2 0x1
+				MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3 0x1
+				MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL 0x1
+				MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC 0x1
+				MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0 0x1
+				MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1 0x1
+				MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2 0x1
+				MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3 0x1
+				MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL 0x1
+			>;
+		};
+	};
+
+	enet2 {
+		pinctrl_enet2: enet2grp {
+			fsl,pins = <
+				MX7D_PAD_EPDC_GDSP__ENET2_RGMII_TXC	0x1
+				MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0	0x1
+				MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1	0x1
+				MX7D_PAD_EPDC_GDCLK__ENET2_RGMII_TD2	0x1
+				MX7D_PAD_EPDC_GDOE__ENET2_RGMII_TD3	0x1
+				MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL	0x1
+				MX7D_PAD_EPDC_SDCE1__ENET2_RGMII_RXC	0x1
+				MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0	0x1
+				MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1	0x1
+				MX7D_PAD_EPDC_SDOE__ENET2_RGMII_RD2	0x1
+				MX7D_PAD_EPDC_SDSHR__ENET2_RGMII_RD3	0x1
+				MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL	0x1
+			>;
+		};
+	};
+
+	gpio_keys {
+		pinctrl_gpio_keys: gpio_keysgrp {
+			fsl,pins = <
+				MX7D_PAD_GPIO1_IO14__GPIO1_IO14 0x32
+				MX7D_PAD_GPIO1_IO15__GPIO1_IO15 0x32
+			>;
+		};
+	};
+
+	i2c1 {
+		pinctrl_i2c1_1: i2c1grp-1 {
+			fsl,pins = <
+				MX7D_PAD_I2C1_SDA__I2C1_SDA          0x4000007f
+				MX7D_PAD_I2C1_SCL__I2C1_SCL          0x4000007f
+			>;
+		};
+
+	};
+
+	i2c2 {
+		pinctrl_i2c2_1: i2c2grp-1 {
+			fsl,pins = <
+				MX7D_PAD_I2C2_SDA__I2C2_SDA          0x4000007f
+				MX7D_PAD_I2C2_SCL__I2C2_SCL          0x4000007f
+			>;
+		};
+	};
+
+	i2c3 {
+		pinctrl_i2c3_1: i2c3grp-1 {
+			fsl,pins = <
+				MX7D_PAD_I2C3_SDA__I2C3_SDA	     0x4000007f
+				MX7D_PAD_I2C3_SCL__I2C3_SCL          0x4000007f
+			>;
+		};
+
+	};
+
+	i2c4 {
+		pinctrl_i2c4_1: i2c4grp-1 {
+			fsl,pins = <
+				MX7D_PAD_I2C4_SDA__I2C4_SDA          0x4000007f
+				MX7D_PAD_I2C4_SCL__I2C4_SCL          0x4000007f
+			>;
+		};
+	};
+
+	uart1 {
+		pinctrl_uart1_1: uart1grp-1 {
+			fsl,pins = <
+				MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX 0x79
+				MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX 0x79
+			>;
+		};
+
+	};
+
+	uart3 {
+		pinctrl_uart3_1: uart3grp-1 {
+			fsl,pins = <
+				MX7D_PAD_UART3_TX_DATA__UART3_DCE_TX	0x79
+				MX7D_PAD_UART3_RX_DATA__UART3_DCE_RX	0x79
+				MX7D_PAD_UART3_CTS_B__UART3_DCE_CTS	0x79
+				MX7D_PAD_UART3_RTS_B__UART3_DCE_RTS	0x79
+			>;
+		};
+
+		pinctrl_uart3dte_1: uart3dtegrp-1 {
+			fsl,pins = <
+				MX7D_PAD_UART3_TX_DATA__UART3_DTE_RX	0x79
+				MX7D_PAD_UART3_RX_DATA__UART3_DTE_TX	0x79
+				MX7D_PAD_UART3_RTS_B__UART3_DTE_CTS	0x79
+				MX7D_PAD_UART3_CTS_B__UART3_DTE_RTS	0x79
+			>;
+		};
+	};
+
+	usdhc1 {
+		pinctrl_usdhc1: usdhc1grp {
+			fsl,pins = <
+				MX7D_PAD_SD1_CMD__SD1_CMD       0x59
+				MX7D_PAD_SD1_CLK__SD1_CLK       0x19
+				MX7D_PAD_SD1_DATA0__SD1_DATA0   0x59
+				MX7D_PAD_SD1_DATA1__SD1_DATA1   0x59
+				MX7D_PAD_SD1_DATA2__SD1_DATA2   0x59
+				MX7D_PAD_SD1_DATA3__SD1_DATA3   0x59
+				MX7D_PAD_ECSPI2_SCLK__SD1_DATA4 0x59
+				MX7D_PAD_ECSPI2_MOSI__SD1_DATA5 0x59
+				MX7D_PAD_ECSPI2_MISO__SD1_DATA6 0x59
+				MX7D_PAD_ECSPI2_SS0__SD1_DATA7  0x59
+			>;
+		};
+	};
+
+	usdhc2 {
+		pinctrl_usdhc2: usdhc2grp {
+			fsl,pins = <
+				MX7D_PAD_SD2_CMD__SD2_CMD     0x59
+				MX7D_PAD_SD2_CLK__SD2_CLK     0x19
+				MX7D_PAD_SD2_DATA0__SD2_DATA0 0x59
+				MX7D_PAD_SD2_DATA1__SD2_DATA1 0x59
+				MX7D_PAD_SD2_DATA2__SD2_DATA2 0x59
+				MX7D_PAD_SD2_DATA3__SD2_DATA3 0x59
+			>;
+		};
+
+		pinctrl_usdhc2_100mhz: usdhc2grp_100mhz {
+			fsl,pins = <
+				MX7D_PAD_SD2_CMD__SD2_CMD     0x5a
+				MX7D_PAD_SD2_CLK__SD2_CLK     0x1a
+				MX7D_PAD_SD2_DATA0__SD2_DATA0 0x5a
+				MX7D_PAD_SD2_DATA1__SD2_DATA1 0x5a
+				MX7D_PAD_SD2_DATA2__SD2_DATA2 0x5a
+				MX7D_PAD_SD2_DATA3__SD2_DATA3 0x5a
+			>;
+		};
+
+		pinctrl_usdhc2_200mhz: usdhc2grp_200mhz {
+			fsl,pins = <
+				MX7D_PAD_SD2_CMD__SD2_CMD     0x5b
+				MX7D_PAD_SD2_CLK__SD2_CLK     0x1b
+				MX7D_PAD_SD2_DATA0__SD2_DATA0 0x5b
+				MX7D_PAD_SD2_DATA1__SD2_DATA1 0x5b
+				MX7D_PAD_SD2_DATA2__SD2_DATA2 0x5b
+				MX7D_PAD_SD2_DATA3__SD2_DATA3 0x5b
+			>;
+		};
+	};
+
+	usdhc3 {
+		pinctrl_usdhc3: usdhc3grp {
+			fsl,pins = <
+				MX7D_PAD_SD3_CMD__SD3_CMD     0x59
+				MX7D_PAD_SD3_CLK__SD3_CLK     0x19
+				MX7D_PAD_SD3_DATA0__SD3_DATA0 0x59
+				MX7D_PAD_SD3_DATA1__SD3_DATA1 0x59
+				MX7D_PAD_SD3_DATA2__SD3_DATA2 0x59
+				MX7D_PAD_SD3_DATA3__SD3_DATA3 0x59
+				MX7D_PAD_SD3_DATA4__SD3_DATA4 0x59
+				MX7D_PAD_SD3_DATA5__SD3_DATA5 0x59
+				MX7D_PAD_SD3_DATA6__SD3_DATA6 0x59
+				MX7D_PAD_SD3_DATA7__SD3_DATA7 0x59
+			>;
+		};
+
+		pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {
+			fsl,pins = <
+				MX7D_PAD_SD3_CMD__SD3_CMD     0x5a
+				MX7D_PAD_SD3_CLK__SD3_CLK     0x1a
+				MX7D_PAD_SD3_DATA0__SD3_DATA0 0x5a
+				MX7D_PAD_SD3_DATA1__SD3_DATA1 0x5a
+				MX7D_PAD_SD3_DATA2__SD3_DATA2 0x5a
+				MX7D_PAD_SD3_DATA3__SD3_DATA3 0x5a
+				MX7D_PAD_SD3_DATA4__SD3_DATA4 0x5a
+				MX7D_PAD_SD3_DATA5__SD3_DATA5 0x5a
+				MX7D_PAD_SD3_DATA6__SD3_DATA6 0x5a
+				MX7D_PAD_SD3_DATA7__SD3_DATA7 0x5a
+			>;
+		};
+
+		pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {
+			fsl,pins = <
+				MX7D_PAD_SD3_CMD__SD3_CMD     0x5b
+				MX7D_PAD_SD3_CLK__SD3_CLK     0x1b
+				MX7D_PAD_SD3_DATA0__SD3_DATA0 0x5b
+				MX7D_PAD_SD3_DATA1__SD3_DATA1 0x5b
+				MX7D_PAD_SD3_DATA2__SD3_DATA2 0x5b
+				MX7D_PAD_SD3_DATA3__SD3_DATA3 0x5b
+				MX7D_PAD_SD3_DATA4__SD3_DATA4 0x5b
+				MX7D_PAD_SD3_DATA5__SD3_DATA5 0x5b
+				MX7D_PAD_SD3_DATA6__SD3_DATA6 0x5b
+				MX7D_PAD_SD3_DATA7__SD3_DATA7 0x5b
+			>;
+		};
+	};
+
+	sai1 {
+		pinctrl_sai1: sai1grp {
+			fsl,pins = <
+				MX7D_PAD_SAI1_MCLK__SAI1_MCLK           0x1f
+				MX7D_PAD_SAI1_TX_BCLK__SAI1_TX_BCLK     0x1f
+				MX7D_PAD_SAI1_TX_SYNC__SAI1_TX_SYNC     0x1f
+				MX7D_PAD_SAI1_RX_SYNC__SAI1_RX_SYNC     0x1f
+				MX7D_PAD_SAI1_RX_DATA__SAI1_RX_DATA0    0x1f
+				MX7D_PAD_SAI1_TX_DATA__SAI1_TX_DATA0    0
+			>;
+		};
+	};
+
+        sai2 {
+		pinctrl_sai2: sai2grp {
+			fsl,pins = <
+				MX7D_PAD_SAI1_MCLK__SAI1_MCLK           0x1f
+				MX7D_PAD_SAI2_TX_BCLK__SAI2_TX_BCLK     0x1f
+				MX7D_PAD_SAI2_TX_SYNC__SAI2_TX_SYNC     0x1f
+				MX7D_PAD_SAI2_RX_DATA__SAI2_RX_DATA0    0x1f
+				MX7D_PAD_SAI2_TX_DATA__SAI2_TX_DATA0    0
+			>;
+		};
+	};
+};
+
+&sai1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai1>;
+	status = "disabled";
+};
+
+&sai2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_sai2>;
+	status = "disabled";
+};
+
+&epxp {
+        status = "okay";
+};
+
+&i2c1 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c1_1>;
+	status = "okay";
+
+	pmic: pfuze3000@08 {
+		compatible = "fsl,pfuze3000";
+		reg = <0x08>;
+
+		regulators {
+			sw1a_reg: sw1a {
+				regulator-min-microvolt = <700000>;
+				regulator-max-microvolt = <1475000>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <6250>;
+			};
+			/* use sw1c_reg to align with pfuze100/pfuze200 */
+			sw1c_reg: sw1b {
+				regulator-min-microvolt = <700000>;
+				regulator-max-microvolt = <1475000>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <6250>;
+			};
+
+			sw2_reg: sw2 {
+				regulator-min-microvolt = <1500000>;
+				regulator-max-microvolt = <1850000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			sw3a_reg: sw3 {
+				regulator-min-microvolt = <900000>;
+				regulator-max-microvolt = <1650000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			swbst_reg: swbst {
+				regulator-min-microvolt = <5000000>;
+				regulator-max-microvolt = <5150000>;
+			};
+
+			snvs_reg: vsnvs {
+				regulator-min-microvolt = <1000000>;
+				regulator-max-microvolt = <3000000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			vref_reg: vrefddr {
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			vgen1_reg: vldo1 {
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+			};
+
+			vgen2_reg: vldo2 {
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <1550000>;
+			};
+
+			vgen3_reg: vccsd {
+				regulator-min-microvolt = <2850000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+			};
+
+			vgen4_reg: v33 {
+				regulator-min-microvolt = <2850000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+			};
+
+			vgen5_reg: vldo3 {
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+			};
+
+			vgen6_reg: vldo4 {
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+			};
+		};
+	};
+};
+
+&i2c2 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2_1>;
+	status = "okay";
+
+	ov5640: ov5640@3c {
+		compatible = "ovti,ov5640";
+		reg = <0x3c>;
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_csi>;
+		clocks = <&clks IMX7D_CSI_MCLK_ROOT_CLK>;
+		clock-names = "csi_mclk";
+		pwn-gpios = <&gpio3 8 1>;
+		rst-gpios = <&gpio3 7 0>;
+		csi_id = <0>;
+		mclk = <24000000>;
+		mclk_source = <0>;
+		status = "disabled";
+		port {
+			ov5640_ep: endpoint {
+				remote-endpoint = <&csi1_ep>;
+			};
+		};
+	};
+
+};
+
+
+&sdma {
+	status = "okay";
+};
+
+&i2c2 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2_1>;
+	status = "okay";
+};
+
+&i2c3 {
+	clock-frequency = <100000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c3_1>;
+	status = "okay";
+
+	max7322: gpio@68 {
+		compatible = "maxim,max7322";
+		reg = <0x68>;
+		gpio-controller;
+		#gpio-cells = <2>;
+		resets = <&max7322_reset>;
+	};
+	codec: wm8958@1a {
+		compatible = "wlf,wm8958";
+		reg = <0x1a>;
+		clocks = <&clks IMX7D_AUDIO_MCLK_ROOT_CLK>,
+		       <&clks IMX7D_CLK_DUMMY>;
+		clock-names = "mclk1", "mclk2";
+
+		DBVDD1-supply = <&reg_aud_1v8>;
+		DBVDD2-supply = <&reg_aud_1v8>;
+		DBVDD3-supply = <&reg_aud_3v3>;
+		AVDD2-supply = <&reg_aud_1v8>;
+		CPVDD-supply = <&reg_aud_1v8>;
+		SPKVDD1-supply = <&reg_coedc_5v>;
+		SPKVDD2-supply = <&reg_coedc_5v>;
+
+		wlf,ldo1ena;
+		wlf,ldo2ena;
+	};
+};
-- 
1.7.5.4

