<?xml version="1.0"?>
<Interface Version="1" Minor="1">
	<Ifc Id="ROOT" Top="1">
		<Bus Id="processing_system7_0_MIO">
			<Port Id="53" Dir="INOUT"/>
			<Port Id="52" Dir="INOUT"/>
			<Port Id="51" Dir="INOUT"/>
			<Port Id="50" Dir="INOUT"/>
			<Port Id="49" Dir="INOUT"/>
			<Port Id="48" Dir="INOUT"/>
			<Port Id="47" Dir="INOUT"/>
			<Port Id="46" Dir="INOUT"/>
			<Port Id="45" Dir="INOUT"/>
			<Port Id="44" Dir="INOUT"/>
			<Port Id="43" Dir="INOUT"/>
			<Port Id="42" Dir="INOUT"/>
			<Port Id="41" Dir="INOUT"/>
			<Port Id="40" Dir="INOUT"/>
			<Port Id="39" Dir="INOUT"/>
			<Port Id="38" Dir="INOUT"/>
			<Port Id="37" Dir="INOUT"/>
			<Port Id="36" Dir="INOUT"/>
			<Port Id="35" Dir="INOUT"/>
			<Port Id="34" Dir="INOUT"/>
			<Port Id="33" Dir="INOUT"/>
			<Port Id="32" Dir="INOUT"/>
			<Port Id="31" Dir="INOUT"/>
			<Port Id="30" Dir="INOUT"/>
			<Port Id="29" Dir="INOUT"/>
			<Port Id="28" Dir="INOUT"/>
			<Port Id="27" Dir="INOUT"/>
			<Port Id="26" Dir="INOUT"/>
			<Port Id="25" Dir="INOUT"/>
			<Port Id="24" Dir="INOUT"/>
			<Port Id="23" Dir="INOUT"/>
			<Port Id="22" Dir="INOUT"/>
			<Port Id="21" Dir="INOUT"/>
			<Port Id="20" Dir="INOUT"/>
			<Port Id="19" Dir="INOUT"/>
			<Port Id="18" Dir="INOUT"/>
			<Port Id="17" Dir="INOUT"/>
			<Port Id="16" Dir="INOUT"/>
			<Port Id="15" Dir="INOUT"/>
			<Port Id="14" Dir="INOUT"/>
			<Port Id="13" Dir="INOUT"/>
			<Port Id="12" Dir="INOUT"/>
			<Port Id="11" Dir="INOUT"/>
			<Port Id="10" Dir="INOUT"/>
			<Port Id="9" Dir="INOUT"/>
			<Port Id="8" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="processing_system7_0_DDR_BankAddr">
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="processing_system7_0_DDR_Addr">
			<Port Id="14" Dir="INOUT"/>
			<Port Id="13" Dir="INOUT"/>
			<Port Id="12" Dir="INOUT"/>
			<Port Id="11" Dir="INOUT"/>
			<Port Id="10" Dir="INOUT"/>
			<Port Id="9" Dir="INOUT"/>
			<Port Id="8" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="processing_system7_0_DDR_DQ">
			<Port Id="31" Dir="INOUT"/>
			<Port Id="30" Dir="INOUT"/>
			<Port Id="29" Dir="INOUT"/>
			<Port Id="28" Dir="INOUT"/>
			<Port Id="27" Dir="INOUT"/>
			<Port Id="26" Dir="INOUT"/>
			<Port Id="25" Dir="INOUT"/>
			<Port Id="24" Dir="INOUT"/>
			<Port Id="23" Dir="INOUT"/>
			<Port Id="22" Dir="INOUT"/>
			<Port Id="21" Dir="INOUT"/>
			<Port Id="20" Dir="INOUT"/>
			<Port Id="19" Dir="INOUT"/>
			<Port Id="18" Dir="INOUT"/>
			<Port Id="17" Dir="INOUT"/>
			<Port Id="16" Dir="INOUT"/>
			<Port Id="15" Dir="INOUT"/>
			<Port Id="14" Dir="INOUT"/>
			<Port Id="13" Dir="INOUT"/>
			<Port Id="12" Dir="INOUT"/>
			<Port Id="11" Dir="INOUT"/>
			<Port Id="10" Dir="INOUT"/>
			<Port Id="9" Dir="INOUT"/>
			<Port Id="8" Dir="INOUT"/>
			<Port Id="7" Dir="INOUT"/>
			<Port Id="6" Dir="INOUT"/>
			<Port Id="5" Dir="INOUT"/>
			<Port Id="4" Dir="INOUT"/>
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="processing_system7_0_DDR_DM">
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="processing_system7_0_DDR_DQS">
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Bus Id="processing_system7_0_DDR_DQS_n">
			<Port Id="3" Dir="INOUT"/>
			<Port Id="2" Dir="INOUT"/>
			<Port Id="1" Dir="INOUT"/>
			<Port Id="0" Dir="INOUT"/>
		</Bus>
		<Port Id="processing_system7_0_PS_SRSTB_pin" Dir="IN"/>
		<Port Id="processing_system7_0_PS_CLK_pin" Dir="IN"/>
		<Port Id="processing_system7_0_PS_PORB_pin" Dir="IN"/>
		<Port Id="axi_spi_oled_SPISEL_pin" Dir="IN"/>
		<Port Id="processing_system7_0_DDR_Clk" Dir="INOUT"/>
		<Port Id="processing_system7_0_DDR_Clk_n" Dir="INOUT"/>
		<Port Id="processing_system7_0_DDR_CKE" Dir="INOUT"/>
		<Port Id="processing_system7_0_DDR_CS_n" Dir="INOUT"/>
		<Port Id="processing_system7_0_DDR_RAS_n" Dir="INOUT"/>
		<Port Id="processing_system7_0_DDR_CAS_n" Dir="INOUT"/>
		<Port Id="processing_system7_0_DDR_WEB_pin" Dir="OUT"/>
		<Port Id="processing_system7_0_DDR_ODT" Dir="INOUT"/>
		<Port Id="processing_system7_0_DDR_DRSTB" Dir="INOUT"/>
		<Port Id="processing_system7_0_DDR_VRN" Dir="INOUT"/>
		<Port Id="processing_system7_0_DDR_VRP" Dir="INOUT"/>
		<Port Id="axi_gpio_oled_res_GPIO_IO_pin" Dir="INOUT"/>
		<Port Id="axi_gpio_oled_dc_GPIO_IO_pin" Dir="INOUT"/>
		<Port Id="axi_spi_oled_SCK_pin" Dir="INOUT"/>
		<Port Id="axi_spi_oled_MISO_pin" Dir="INOUT"/>
		<Port Id="axi_spi_oled_MOSI_pin" Dir="INOUT"/>
		<Port Id="axi_spi_oled_SS_pin" Dir="INOUT"/>
		<Port Id="axi_gpio_oled_vbat_GPIO_IO_pin" Dir="INOUT"/>
		<Port Id="axi_gpio_oled_vdd_GPIO_IO_pin" Dir="INOUT"/>
	</Ifc>
</Interface>

