{
  "module_name": "rio_mport_cdev.h",
  "hash_id": "1a2e1696d2f42e601a189aeb0ffa91bc4e813b0608f8342827d177d7d4ec8af5",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/linux/rio_mport_cdev.h",
  "human_readable_source": " \n \n\n#ifndef _RIO_MPORT_CDEV_H_\n#define _RIO_MPORT_CDEV_H_\n\n#include <linux/ioctl.h>\n#include <linux/types.h>\n\nstruct rio_mport_maint_io {\n\t__u16 rioid;\t\t \n\t__u8  hopcount;\t\t \n\t__u8  pad0[5];\n\t__u32 offset;\t\t \n\t__u32 length;\t\t \n\t__u64 buffer;\t\t \n};\n\n \n#define RIO_TRANSFER_MODE_MAPPED\t(1 << 0)\n#define RIO_TRANSFER_MODE_TRANSFER\t(1 << 1)\n#define RIO_CAP_DBL_SEND\t\t(1 << 2)\n#define RIO_CAP_DBL_RECV\t\t(1 << 3)\n#define RIO_CAP_PW_SEND\t\t\t(1 << 4)\n#define RIO_CAP_PW_RECV\t\t\t(1 << 5)\n#define RIO_CAP_MAP_OUTB\t\t(1 << 6)\n#define RIO_CAP_MAP_INB\t\t\t(1 << 7)\n\nstruct rio_mport_properties {\n\t__u16 hdid;\n\t__u8  id;\t\t\t \n\t__u8  index;\n\t__u32 flags;\n\t__u32 sys_size;\t\t \n\t__u8  port_ok;\n\t__u8  link_speed;\n\t__u8  link_width;\n\t__u8  pad0;\n\t__u32 dma_max_sge;\n\t__u32 dma_max_size;\n\t__u32 dma_align;\n\t__u32 transfer_mode;\t\t \n\t__u32 cap_sys_size;\t\t \n\t__u32 cap_addr_size;\t\t \n\t__u32 cap_transfer_mode;\t \n\t__u32 cap_mport;\t\t \n};\n\n \n#define RIO_DOORBELL\t(1 << 0)\n#define RIO_PORTWRITE\t(1 << 1)\n\nstruct rio_doorbell {\n\t__u16 rioid;\n\t__u16 payload;\n};\n\nstruct rio_doorbell_filter {\n\t__u16 rioid;\t \n\t__u16 low;\n\t__u16 high;\n\t__u16 pad0;\n};\n\n\nstruct rio_portwrite {\n\t__u32 payload[16];\n};\n\nstruct rio_pw_filter {\n\t__u32 mask;\n\t__u32 low;\n\t__u32 high;\n\t__u32 pad0;\n};\n\n \n#define RIO_MAP_ANY_ADDR\t(__u64)(~((__u64) 0))\n\nstruct rio_mmap {\n\t__u16 rioid;\n\t__u16 pad0[3];\n\t__u64 rio_addr;\n\t__u64 length;\n\t__u64 handle;\n\t__u64 address;\n};\n\nstruct rio_dma_mem {\n\t__u64 length;\t\t \n\t__u64 dma_handle;\t \n\t__u64 address;\n};\n\nstruct rio_event {\n\t__u32 header;\t \n\tunion {\n\t\tstruct rio_doorbell doorbell;\t \n\t\tstruct rio_portwrite portwrite;  \n\t} u;\n\t__u32 pad0;\n};\n\nenum rio_transfer_sync {\n\tRIO_TRANSFER_SYNC,\t \n\tRIO_TRANSFER_ASYNC,\t \n\tRIO_TRANSFER_FAF,\t \n};\n\nenum rio_transfer_dir {\n\tRIO_TRANSFER_DIR_READ,\t \n\tRIO_TRANSFER_DIR_WRITE,\t \n};\n\n \nenum rio_exchange {\n\tRIO_EXCHANGE_DEFAULT,\t \n\tRIO_EXCHANGE_NWRITE,\t \n\tRIO_EXCHANGE_SWRITE,\t \n\tRIO_EXCHANGE_NWRITE_R,\t \n\tRIO_EXCHANGE_SWRITE_R,\t \n\tRIO_EXCHANGE_NWRITE_R_ALL,  \n};\n\nstruct rio_transfer_io {\n\t__u64 rio_addr;\t \n\t__u64 loc_addr;\n\t__u64 handle;\n\t__u64 offset;\t \n\t__u64 length;\t \n\t__u16 rioid;\t \n\t__u16 method;\t \n\t__u32 completion_code;\t \n};\n\nstruct rio_transaction {\n\t__u64 block;\t \n\t__u32 count;\t \n\t__u32 transfer_mode;\t \n\t__u16 sync;\t \n\t__u16 dir;\t \n\t__u32 pad0;\n};\n\nstruct rio_async_tx_wait {\n\t__u32 token;\t \n\t__u32 timeout;\t \n};\n\n#define RIO_MAX_DEVNAME_SZ\t20\n\nstruct rio_rdev_info {\n\t__u16 destid;\n\t__u8 hopcount;\n\t__u8 pad0;\n\t__u32 comptag;\n\tchar name[RIO_MAX_DEVNAME_SZ + 1];\n};\n\n \n#define RIO_MPORT_DRV_MAGIC           'm'\n\n#define RIO_MPORT_MAINT_HDID_SET\t\\\n\t_IOW(RIO_MPORT_DRV_MAGIC, 1, __u16)\n#define RIO_MPORT_MAINT_COMPTAG_SET\t\\\n\t_IOW(RIO_MPORT_DRV_MAGIC, 2, __u32)\n#define RIO_MPORT_MAINT_PORT_IDX_GET\t\\\n\t_IOR(RIO_MPORT_DRV_MAGIC, 3, __u32)\n#define RIO_MPORT_GET_PROPERTIES \\\n\t_IOR(RIO_MPORT_DRV_MAGIC, 4, struct rio_mport_properties)\n#define RIO_MPORT_MAINT_READ_LOCAL \\\n\t_IOR(RIO_MPORT_DRV_MAGIC, 5, struct rio_mport_maint_io)\n#define RIO_MPORT_MAINT_WRITE_LOCAL \\\n\t_IOW(RIO_MPORT_DRV_MAGIC, 6, struct rio_mport_maint_io)\n#define RIO_MPORT_MAINT_READ_REMOTE \\\n\t_IOR(RIO_MPORT_DRV_MAGIC, 7, struct rio_mport_maint_io)\n#define RIO_MPORT_MAINT_WRITE_REMOTE \\\n\t_IOW(RIO_MPORT_DRV_MAGIC, 8, struct rio_mport_maint_io)\n#define RIO_ENABLE_DOORBELL_RANGE\t\\\n\t_IOW(RIO_MPORT_DRV_MAGIC, 9, struct rio_doorbell_filter)\n#define RIO_DISABLE_DOORBELL_RANGE\t\\\n\t_IOW(RIO_MPORT_DRV_MAGIC, 10, struct rio_doorbell_filter)\n#define RIO_ENABLE_PORTWRITE_RANGE\t\\\n\t_IOW(RIO_MPORT_DRV_MAGIC, 11, struct rio_pw_filter)\n#define RIO_DISABLE_PORTWRITE_RANGE\t\\\n\t_IOW(RIO_MPORT_DRV_MAGIC, 12, struct rio_pw_filter)\n#define RIO_SET_EVENT_MASK\t\t\\\n\t_IOW(RIO_MPORT_DRV_MAGIC, 13, __u32)\n#define RIO_GET_EVENT_MASK\t\t\\\n\t_IOR(RIO_MPORT_DRV_MAGIC, 14, __u32)\n#define RIO_MAP_OUTBOUND \\\n\t_IOWR(RIO_MPORT_DRV_MAGIC, 15, struct rio_mmap)\n#define RIO_UNMAP_OUTBOUND \\\n\t_IOW(RIO_MPORT_DRV_MAGIC, 16, struct rio_mmap)\n#define RIO_MAP_INBOUND \\\n\t_IOWR(RIO_MPORT_DRV_MAGIC, 17, struct rio_mmap)\n#define RIO_UNMAP_INBOUND \\\n\t_IOW(RIO_MPORT_DRV_MAGIC, 18, __u64)\n#define RIO_ALLOC_DMA \\\n\t_IOWR(RIO_MPORT_DRV_MAGIC, 19, struct rio_dma_mem)\n#define RIO_FREE_DMA \\\n\t_IOW(RIO_MPORT_DRV_MAGIC, 20, __u64)\n#define RIO_TRANSFER \\\n\t_IOWR(RIO_MPORT_DRV_MAGIC, 21, struct rio_transaction)\n#define RIO_WAIT_FOR_ASYNC \\\n\t_IOW(RIO_MPORT_DRV_MAGIC, 22, struct rio_async_tx_wait)\n#define RIO_DEV_ADD \\\n\t_IOW(RIO_MPORT_DRV_MAGIC, 23, struct rio_rdev_info)\n#define RIO_DEV_DEL \\\n\t_IOW(RIO_MPORT_DRV_MAGIC, 24, struct rio_rdev_info)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}