Timing Analyzer report for mobileNet
Sat May 03 23:19:48 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 13. Slow 1200mV 85C Model Setup: 'i_reset'
 14. Slow 1200mV 85C Model Setup: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 15. Slow 1200mV 85C Model Setup: 'i_pclk'
 16. Slow 1200mV 85C Model Setup: 'writeBackControl:writeBackControlBlock|state_q.finish'
 17. Slow 1200mV 85C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 21. Slow 1200mV 85C Model Hold: 'i_pclk'
 22. Slow 1200mV 85C Model Hold: 'i_reset'
 23. Slow 1200mV 85C Model Hold: 'writeBackControl:writeBackControlBlock|state_q.finish'
 24. Slow 1200mV 85C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 85C Model Recovery: 'i_pclk'
 27. Slow 1200mV 85C Model Recovery: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 28. Slow 1200mV 85C Model Removal: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 29. Slow 1200mV 85C Model Removal: 'i_pclk'
 30. Slow 1200mV 85C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 85C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Metastability Summary
 33. Slow 1200mV 0C Model Fmax Summary
 34. Slow 1200mV 0C Model Setup Summary
 35. Slow 1200mV 0C Model Hold Summary
 36. Slow 1200mV 0C Model Recovery Summary
 37. Slow 1200mV 0C Model Removal Summary
 38. Slow 1200mV 0C Model Minimum Pulse Width Summary
 39. Slow 1200mV 0C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Setup: 'i_reset'
 41. Slow 1200mV 0C Model Setup: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 42. Slow 1200mV 0C Model Setup: 'i_pclk'
 43. Slow 1200mV 0C Model Setup: 'writeBackControl:writeBackControlBlock|state_q.finish'
 44. Slow 1200mV 0C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 46. Slow 1200mV 0C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Hold: 'i_pclk'
 48. Slow 1200mV 0C Model Hold: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 49. Slow 1200mV 0C Model Hold: 'i_reset'
 50. Slow 1200mV 0C Model Hold: 'writeBackControl:writeBackControlBlock|state_q.finish'
 51. Slow 1200mV 0C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 53. Slow 1200mV 0C Model Recovery: 'i_pclk'
 54. Slow 1200mV 0C Model Recovery: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 55. Slow 1200mV 0C Model Removal: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 56. Slow 1200mV 0C Model Removal: 'i_pclk'
 57. Slow 1200mV 0C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 58. Slow 1200mV 0C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 59. Slow 1200mV 0C Model Metastability Summary
 60. Fast 1200mV 0C Model Setup Summary
 61. Fast 1200mV 0C Model Hold Summary
 62. Fast 1200mV 0C Model Recovery Summary
 63. Fast 1200mV 0C Model Removal Summary
 64. Fast 1200mV 0C Model Minimum Pulse Width Summary
 65. Fast 1200mV 0C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 66. Fast 1200mV 0C Model Setup: 'i_reset'
 67. Fast 1200mV 0C Model Setup: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 68. Fast 1200mV 0C Model Setup: 'i_pclk'
 69. Fast 1200mV 0C Model Setup: 'writeBackControl:writeBackControlBlock|state_q.finish'
 70. Fast 1200mV 0C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 73. Fast 1200mV 0C Model Hold: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 74. Fast 1200mV 0C Model Hold: 'i_pclk'
 75. Fast 1200mV 0C Model Hold: 'i_reset'
 76. Fast 1200mV 0C Model Hold: 'writeBackControl:writeBackControlBlock|state_q.finish'
 77. Fast 1200mV 0C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 79. Fast 1200mV 0C Model Recovery: 'i_pclk'
 80. Fast 1200mV 0C Model Recovery: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 81. Fast 1200mV 0C Model Removal: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'
 82. Fast 1200mV 0C Model Removal: 'i_pclk'
 83. Fast 1200mV 0C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'
 84. Fast 1200mV 0C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'
 85. Fast 1200mV 0C Model Metastability Summary
 86. Multicorner Timing Analysis Summary
 87. Board Trace Model Assignments
 88. Input Transition Times
 89. Signal Integrity Metrics (Slow 1200mv 0c Model)
 90. Signal Integrity Metrics (Slow 1200mv 85c Model)
 91. Signal Integrity Metrics (Fast 1200mv 0c Model)
 92. Setup Transfers
 93. Hold Transfers
 94. Recovery Transfers
 95. Removal Transfers
 96. Report TCCS
 97. Report RSKM
 98. Unconstrained Paths Summary
 99. Clock Status Summary
100. Unconstrained Input Ports
101. Unconstrained Output Ports
102. Unconstrained Input Ports
103. Unconstrained Output Ports
104. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; mobileNet                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  28.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                 ; Targets                                                        ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------------+
; i_clk50                                                    ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { i_clk50 }                                                    ;
; i_pclk                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { i_pclk }                                                     ;
; i_reset                                                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { i_reset }                                                    ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; i_clk50 ; PllBlock|altpll_component|auto_generated|pll1|inclk[0] ; { PllBlock|altpll_component|auto_generated|pll1|clk[0] }       ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; i_clk50 ; PllBlock|altpll_component|auto_generated|pll1|inclk[0] ; { PllBlock|altpll_component|auto_generated|pll1|clk[1] }       ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 } ;
; writeBackControl:writeBackControlBlock|state_q.finish      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                        ; { writeBackControl:writeBackControlBlock|state_q.finish }      ;
+------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                               ;
+------------+-----------------+------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note ;
+------------+-----------------+------------------------------------------------------------+------+
; 45.02 MHz  ; 45.02 MHz       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ;      ;
; 71.31 MHz  ; 71.31 MHz       ; i_reset                                                    ;      ;
; 126.09 MHz ; 126.09 MHz      ; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ;      ;
; 141.5 MHz  ; 141.5 MHz       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ;      ;
; 242.31 MHz ; 242.31 MHz      ; i_pclk                                                     ;      ;
+------------+-----------------+------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                  ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; -21.877 ; -723.151      ;
; i_reset                                                    ; -6.512  ; -95.597       ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -6.067  ; -134.650      ;
; i_pclk                                                     ; -3.127  ; -110.293      ;
; writeBackControl:writeBackControlBlock|state_q.finish      ; -1.622  ; -1.622        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 33.735  ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                 ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 0.312 ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 0.342 ; 0.000         ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.357 ; 0.000         ;
; i_pclk                                                     ; 0.358 ; 0.000         ;
; i_reset                                                    ; 0.792 ; 0.000         ;
; writeBackControl:writeBackControlBlock|state_q.finish      ; 1.049 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                              ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; -2.364 ; -42.157       ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; -2.203 ; -686.893      ;
; i_pclk                                                     ; 0.019  ; 0.000         ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.453  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                               ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.540 ; -36.687       ;
; i_pclk                                                     ; -0.088 ; -7.364        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 1.286  ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 1.326  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                   ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; i_pclk                                                     ; -3.000 ; -87.000       ;
; i_reset                                                    ; -3.000 ; -3.000        ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -1.000 ; -68.000       ;
; writeBackControl:writeBackControlBlock|state_q.finish      ; 0.417  ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 4.731  ; 0.000         ;
; i_clk50                                                    ; 9.834  ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 20.572 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                               ;
+---------+--------------------------------------------------------+-------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                         ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+-------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -21.877 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.059     ; 22.253     ;
; -21.865 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.059     ; 22.241     ;
; -21.739 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.291      ; 22.465     ;
; -21.492 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.291      ; 22.218     ;
; -21.259 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.337     ; 19.857     ;
; -21.247 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.337     ; 19.845     ;
; -21.238 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.291      ; 21.964     ;
; -21.237 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.291      ; 21.963     ;
; -21.229 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[5] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.291      ; 21.955     ;
; -21.219 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.059     ; 22.095     ;
; -21.216 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.291     ; 19.860     ;
; -21.209 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.286     ; 19.858     ;
; -21.207 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.059     ; 22.083     ;
; -21.204 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.291     ; 19.848     ;
; -21.197 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.286     ; 19.846     ;
; -21.137 ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.211     ; 19.861     ;
; -21.135 ; convolutionControl:convControlBlock|state_q.readRam~1  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.206     ; 19.864     ;
; -21.132 ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.208     ; 19.859     ;
; -21.132 ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.208     ; 19.859     ;
; -21.130 ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.207     ; 19.858     ;
; -21.130 ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.208     ; 19.857     ;
; -21.127 ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.205     ; 19.857     ;
; -21.127 ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.201     ; 19.861     ;
; -21.125 ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.211     ; 19.849     ;
; -21.123 ; convolutionControl:convControlBlock|state_q.readRam~1  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.206     ; 19.852     ;
; -21.122 ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.211     ; 19.846     ;
; -21.121 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.987     ; 20.069     ;
; -21.120 ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.208     ; 19.847     ;
; -21.120 ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.208     ; 19.847     ;
; -21.118 ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.207     ; 19.846     ;
; -21.118 ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.208     ; 19.845     ;
; -21.116 ; convolutionControl:convControlBlock|state_q.idle~1     ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.206     ; 19.845     ;
; -21.116 ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.201     ; 19.850     ;
; -21.115 ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.205     ; 19.845     ;
; -21.115 ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.201     ; 19.849     ;
; -21.114 ; convolutionControl:convControlBlock|state_q.setWrite~1 ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.191     ; 19.858     ;
; -21.114 ; convolutionControl:convControlBlock|state_q.update~1   ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.192     ; 19.857     ;
; -21.110 ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.197     ; 19.848     ;
; -21.110 ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.211     ; 19.834     ;
; -21.104 ; convolutionControl:convControlBlock|state_q.idle~1     ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.206     ; 19.833     ;
; -21.104 ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.201     ; 19.838     ;
; -21.102 ; convolutionControl:convControlBlock|state_q.setWrite~1 ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.191     ; 19.846     ;
; -21.102 ; convolutionControl:convControlBlock|state_q.update~1   ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.192     ; 19.845     ;
; -21.098 ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.197     ; 19.836     ;
; -21.090 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[3] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.291      ; 21.816     ;
; -21.081 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.291      ; 22.307     ;
; -21.078 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.941     ; 20.072     ;
; -21.071 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.936     ; 20.070     ;
; -21.049 ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.205     ; 19.779     ;
; -21.037 ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.205     ; 19.767     ;
; -20.999 ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.861     ; 20.073     ;
; -20.997 ; convolutionControl:convControlBlock|state_q.readRam~1  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.856     ; 20.076     ;
; -20.994 ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.858     ; 20.071     ;
; -20.994 ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.858     ; 20.071     ;
; -20.992 ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.857     ; 20.070     ;
; -20.992 ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.858     ; 20.069     ;
; -20.989 ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.855     ; 20.069     ;
; -20.989 ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.851     ; 20.073     ;
; -20.984 ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.861     ; 20.058     ;
; -20.978 ; convolutionControl:convControlBlock|state_q.idle~1     ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.856     ; 20.057     ;
; -20.978 ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.851     ; 20.062     ;
; -20.976 ; convolutionControl:convControlBlock|state_q.setWrite~1 ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.841     ; 20.070     ;
; -20.976 ; convolutionControl:convControlBlock|state_q.update~1   ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.842     ; 20.069     ;
; -20.972 ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.847     ; 20.060     ;
; -20.916 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[0] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.059     ; 21.292     ;
; -20.911 ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.855     ; 19.991     ;
; -20.897 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[1] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.059     ; 21.273     ;
; -20.874 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.987     ; 19.822     ;
; -20.834 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.291      ; 22.060     ;
; -20.831 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.941     ; 19.825     ;
; -20.824 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.936     ; 19.823     ;
; -20.752 ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.861     ; 19.826     ;
; -20.750 ; convolutionControl:convControlBlock|state_q.readRam~1  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.856     ; 19.829     ;
; -20.747 ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.858     ; 19.824     ;
; -20.747 ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.858     ; 19.824     ;
; -20.745 ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.857     ; 19.823     ;
; -20.745 ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.858     ; 19.822     ;
; -20.742 ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.855     ; 19.822     ;
; -20.742 ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.851     ; 19.826     ;
; -20.737 ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.861     ; 19.811     ;
; -20.731 ; convolutionControl:convControlBlock|state_q.idle~1     ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.856     ; 19.810     ;
; -20.731 ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.851     ; 19.815     ;
; -20.729 ; convolutionControl:convControlBlock|state_q.setWrite~1 ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.841     ; 19.823     ;
; -20.729 ; convolutionControl:convControlBlock|state_q.update~1   ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.842     ; 19.822     ;
; -20.725 ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.847     ; 19.813     ;
; -20.664 ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.855     ; 19.744     ;
; -20.620 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.987     ; 19.568     ;
; -20.619 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.987     ; 19.567     ;
; -20.611 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[5] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.987     ; 19.559     ;
; -20.580 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.291      ; 21.806     ;
; -20.579 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.291      ; 21.805     ;
; -20.577 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.941     ; 19.571     ;
; -20.576 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.941     ; 19.570     ;
; -20.571 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[5] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.291      ; 21.797     ;
; -20.570 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.936     ; 19.569     ;
; -20.569 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.936     ; 19.568     ;
; -20.568 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[5] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.941     ; 19.562     ;
; -20.561 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[5] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.936     ; 19.560     ;
; -20.498 ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.861     ; 19.572     ;
; -20.497 ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.861     ; 19.571     ;
+---------+--------------------------------------------------------+-------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_reset'                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -6.512 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 0.500        ; 2.081      ; 8.363      ;
; -6.322 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.748      ; 8.250      ;
; -6.311 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.748      ; 8.239      ;
; -5.872 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.175     ; 5.967      ;
; -5.854 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; 2.081      ; 8.205      ;
; -5.829 ; convolutionControl:convControlBlock|addrLocal_q[0]~45         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.129     ; 5.970      ;
; -5.822 ; convolutionControl:convControlBlock|state_q.waitDone~1        ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.124     ; 5.968      ;
; -5.789 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 0.500        ; 2.083      ; 7.641      ;
; -5.781 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 0.500        ; 2.081      ; 7.632      ;
; -5.766 ; convolutionControl:convControlBlock|addrLocal_q[3]~33         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.065     ; 5.971      ;
; -5.761 ; convolutionControl:convControlBlock|addrLocal_q[5]~25         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.062     ; 5.969      ;
; -5.759 ; convolutionControl:convControlBlock|addrLocal_q[4]~29         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.062     ; 5.967      ;
; -5.751 ; convolutionControl:convControlBlock|addrLocal_q[2]~37         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.065     ; 5.956      ;
; -5.748 ; convolutionControl:convControlBlock|state_q.readRam~1         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.044     ; 5.974      ;
; -5.745 ; convolutionControl:convControlBlock|addrLocal_q[8]~13         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.046     ; 5.969      ;
; -5.743 ; convolutionControl:convControlBlock|addrLocal_q[9]~9          ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.045     ; 5.968      ;
; -5.740 ; convolutionControl:convControlBlock|addrLocal_q[11]~1         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.043     ; 5.967      ;
; -5.740 ; convolutionControl:convControlBlock|addrLocal_q[10]~5         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.043     ; 5.967      ;
; -5.740 ; convolutionControl:convControlBlock|addrLocal_q[1]~41         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.039     ; 5.971      ;
; -5.730 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 0.500        ; 2.086      ; 7.589      ;
; -5.729 ; convolutionControl:convControlBlock|state_q.idle~1            ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.044     ; 5.955      ;
; -5.729 ; convolutionControl:convControlBlock|addrLocal_q[6]~21         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.039     ; 5.960      ;
; -5.727 ; convolutionControl:convControlBlock|state_q.setWrite~1        ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.029     ; 5.968      ;
; -5.727 ; convolutionControl:convControlBlock|state_q.update~1          ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.030     ; 5.967      ;
; -5.723 ; convolutionControl:convControlBlock|addrLocal_q[7]~17         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.035     ; 5.958      ;
; -5.663 ; i_reset                                                       ; convolutionControl:convControlBlock|state_q.update~1   ; i_reset                                              ; i_reset     ; 0.500        ; 2.068      ; 7.501      ;
; -5.651 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; i_reset                                              ; i_reset     ; 0.500        ; 2.083      ; 7.503      ;
; -5.639 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; i_reset                                              ; i_reset     ; 0.500        ; 2.082      ; 7.487      ;
; -5.599 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.750      ; 7.528      ;
; -5.591 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.748      ; 7.519      ;
; -5.588 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.750      ; 7.517      ;
; -5.580 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.748      ; 7.508      ;
; -5.550 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; i_reset                                              ; i_reset     ; 0.500        ; 2.076      ; 7.399      ;
; -5.540 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.753      ; 7.476      ;
; -5.529 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.753      ; 7.465      ;
; -5.473 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|state_q.update~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.735      ; 7.388      ;
; -5.462 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|state_q.update~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.735      ; 7.377      ;
; -5.461 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.750      ; 7.390      ;
; -5.450 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.750      ; 7.379      ;
; -5.449 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.749      ; 7.374      ;
; -5.438 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.749      ; 7.363      ;
; -5.360 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.743      ; 7.286      ;
; -5.357 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; i_reset                                              ; i_reset     ; 0.500        ; 2.073      ; 6.914      ;
; -5.355 ; i_reset                                                       ; convolutionControl:convControlBlock|state_q.idle~1     ; i_reset                                              ; i_reset     ; 0.500        ; 2.082      ; 7.216      ;
; -5.349 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.743      ; 7.275      ;
; -5.302 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; i_reset                                              ; i_reset     ; 0.500        ; 2.083      ; 7.155      ;
; -5.297 ; convolutionControl:convControlBlock|state_q.finish~_emulated  ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.382      ; 6.859      ;
; -5.293 ; ramControl:sourceRam0Block|state_q.buffer                     ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.381      ; 6.854      ;
; -5.279 ; convolutionControl:convControlBlock|state_q.readRam~_emulated ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.382      ; 6.841      ;
; -5.273 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; i_reset                                              ; i_reset     ; 0.500        ; 2.164      ; 7.054      ;
; -5.167 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.740      ; 6.801      ;
; -5.165 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|state_q.idle~1     ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.749      ; 7.103      ;
; -5.165 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.189     ; 5.245      ;
; -5.156 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.740      ; 6.790      ;
; -5.154 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|state_q.idle~1     ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.749      ; 7.092      ;
; -5.141 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.175     ; 5.236      ;
; -5.132 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; 2.081      ; 7.483      ;
; -5.131 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; 2.083      ; 7.483      ;
; -5.122 ; convolutionControl:convControlBlock|addrLocal_q[0]~45         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.143     ; 5.248      ;
; -5.115 ; convolutionControl:convControlBlock|state_q.waitDone~1        ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.138     ; 5.246      ;
; -5.112 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.750      ; 7.042      ;
; -5.106 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 1.000        ; -0.186     ; 5.193      ;
; -5.101 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.750      ; 7.031      ;
; -5.098 ; convolutionControl:convControlBlock|addrLocal_q[0]~45         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.129     ; 5.239      ;
; -5.091 ; convolutionControl:convControlBlock|state_q.waitDone~1        ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.124     ; 5.237      ;
; -5.091 ; i_reset                                                       ; convolutionControl:convControlBlock|state_q.waitDone~1 ; i_reset                                              ; i_reset     ; 0.500        ; 2.159      ; 6.863      ;
; -5.083 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.831      ; 6.941      ;
; -5.072 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.831      ; 6.930      ;
; -5.072 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 1.000        ; 2.086      ; 7.431      ;
; -5.063 ; convolutionControl:convControlBlock|addrLocal_q[0]~45         ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 1.000        ; -0.140     ; 5.196      ;
; -5.058 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; i_reset                                              ; i_reset     ; 0.500        ; 2.076      ; 6.915      ;
; -5.056 ; convolutionControl:convControlBlock|state_q.waitDone~1        ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 1.000        ; -0.135     ; 5.194      ;
; -5.041 ; convolutionControl:convControlBlock|state_q.readRam~1         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.058     ; 5.252      ;
; -5.038 ; convolutionControl:convControlBlock|addrLocal_q[8]~13         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.060     ; 5.247      ;
; -5.036 ; convolutionControl:convControlBlock|addrLocal_q[9]~9          ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.059     ; 5.246      ;
; -5.035 ; convolutionControl:convControlBlock|addrLocal_q[3]~33         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.065     ; 5.240      ;
; -5.033 ; convolutionControl:convControlBlock|addrLocal_q[11]~1         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.057     ; 5.245      ;
; -5.033 ; convolutionControl:convControlBlock|addrLocal_q[10]~5         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.057     ; 5.245      ;
; -5.033 ; convolutionControl:convControlBlock|addrLocal_q[1]~41         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.053     ; 5.249      ;
; -5.030 ; convolutionControl:convControlBlock|addrLocal_q[5]~25         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.062     ; 5.238      ;
; -5.029 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; i_reset                                              ; i_reset     ; 0.500        ; 2.087      ; 6.890      ;
; -5.028 ; convolutionControl:convControlBlock|addrLocal_q[4]~29         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.062     ; 5.236      ;
; -5.027 ; convolutionControl:convControlBlock|addrLocal_q[3]~33         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.047     ; 5.249      ;
; -5.023 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|state_q.update~1   ; i_reset                                              ; i_reset     ; 1.000        ; -0.188     ; 5.105      ;
; -5.022 ; convolutionControl:convControlBlock|addrLocal_q[5]~25         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.044     ; 5.247      ;
; -5.022 ; convolutionControl:convControlBlock|state_q.idle~1            ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.058     ; 5.233      ;
; -5.022 ; convolutionControl:convControlBlock|addrLocal_q[6]~21         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.053     ; 5.238      ;
; -5.020 ; convolutionControl:convControlBlock|addrLocal_q[2]~37         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.065     ; 5.225      ;
; -5.020 ; convolutionControl:convControlBlock|addrLocal_q[4]~29         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.044     ; 5.245      ;
; -5.020 ; convolutionControl:convControlBlock|state_q.setWrite~1        ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.043     ; 5.246      ;
; -5.020 ; convolutionControl:convControlBlock|state_q.update~1          ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.044     ; 5.245      ;
; -5.017 ; convolutionControl:convControlBlock|state_q.readRam~1         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.044     ; 5.243      ;
; -5.016 ; convolutionControl:convControlBlock|addrLocal_q[7]~17         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.049     ; 5.236      ;
; -5.014 ; i_reset                                                       ; convolutionControl:convControlBlock|state_q.update~1   ; i_reset                                              ; i_reset     ; 1.000        ; 2.068      ; 7.352      ;
; -5.014 ; convolutionControl:convControlBlock|addrLocal_q[8]~13         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.046     ; 5.238      ;
; -5.012 ; convolutionControl:convControlBlock|addrLocal_q[2]~37         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.047     ; 5.234      ;
; -5.012 ; convolutionControl:convControlBlock|addrLocal_q[9]~9          ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.045     ; 5.237      ;
; -5.011 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; i_reset                                              ; i_reset     ; 1.000        ; -0.173     ; 5.107      ;
; -5.011 ; i_reset                                                       ; convolutionControl:convControlBlock|state_q.setWrite~1 ; i_reset                                              ; i_reset     ; 0.500        ; 2.067      ; 6.844      ;
; -5.009 ; convolutionControl:convControlBlock|addrLocal_q[11]~1         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.043     ; 5.236      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                      ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -6.067 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.069     ; 6.993      ;
; -6.048 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.069     ; 6.974      ;
; -6.031 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.958      ;
; -6.012 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.939      ;
; -6.008 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.069     ; 6.934      ;
; -6.001 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.933      ;
; -5.994 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.926      ;
; -5.989 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.069     ; 6.915      ;
; -5.965 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.898      ;
; -5.958 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.891      ;
; -5.942 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.874      ;
; -5.935 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.867      ;
; -5.920 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.847      ;
; -5.917 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.844      ;
; -5.901 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.828      ;
; -5.898 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.825      ;
; -5.854 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.787      ;
; -5.851 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.784      ;
; -5.847 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.780      ;
; -5.846 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.778      ;
; -5.844 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.777      ;
; -5.812 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.744      ;
; -5.810 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.743      ;
; -5.810 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.742      ;
; -5.788 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.715      ;
; -5.787 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.714      ;
; -5.787 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.719      ;
; -5.776 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.709      ;
; -5.774 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.707      ;
; -5.769 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.696      ;
; -5.768 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.695      ;
; -5.760 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.069     ; 6.686      ;
; -5.753 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.685      ;
; -5.751 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.683      ;
; -5.747 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.069     ; 6.673      ;
; -5.725 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.069     ; 6.651      ;
; -5.724 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.651      ;
; -5.722 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.655      ;
; -5.721 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.654      ;
; -5.717 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.649      ;
; -5.715 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.648      ;
; -5.714 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.647      ;
; -5.712 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.069     ; 6.638      ;
; -5.711 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.638      ;
; -5.706 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.069     ; 6.632      ;
; -5.701 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.069     ; 6.627      ;
; -5.699 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.632      ;
; -5.696 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.629      ;
; -5.689 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.616      ;
; -5.688 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.069     ; 6.614      ;
; -5.681 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.614      ;
; -5.676 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.603      ;
; -5.674 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.606      ;
; -5.670 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.597      ;
; -5.670 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.602      ;
; -5.666 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.069     ; 6.592      ;
; -5.665 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.598      ;
; -5.663 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.596      ;
; -5.662 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.595      ;
; -5.660 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.593      ;
; -5.658 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.590      ;
; -5.653 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.069     ; 6.579      ;
; -5.647 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.069     ; 6.573      ;
; -5.638 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.571      ;
; -5.634 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.567      ;
; -5.629 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.556      ;
; -5.629 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.556      ;
; -5.624 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.551      ;
; -5.624 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.551      ;
; -5.615 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.547      ;
; -5.611 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.543      ;
; -5.593 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.520      ;
; -5.593 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.520      ;
; -5.588 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.521      ;
; -5.588 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.521      ;
; -5.584 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.516      ;
; -5.578 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.505      ;
; -5.576 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.503      ;
; -5.567 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.500      ;
; -5.566 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.499      ;
; -5.565 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.492      ;
; -5.562 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.489      ;
; -5.544 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.476      ;
; -5.533 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.466      ;
; -5.532 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.465      ;
; -5.531 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.464      ;
; -5.530 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.463      ;
; -5.527 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.460      ;
; -5.524 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.457      ;
; -5.523 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.456      ;
; -5.520 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.453      ;
; -5.503 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.435      ;
; -5.500 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.433      ;
; -5.499 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.063     ; 6.431      ;
; -5.493 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.426      ;
; -5.493 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.062     ; 6.426      ;
; -5.481 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.408      ;
; -5.480 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.407      ;
; -5.468 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.395      ;
; -5.467 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.068     ; 6.394      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_pclk'                                                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.127 ; cameraRead:cameraReadBlock|o_yIndex[9]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 4.064      ;
; -3.114 ; cameraRead:cameraReadBlock|o_yIndex[8]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 4.051      ;
; -3.104 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 4.042      ;
; -3.091 ; cameraRead:cameraReadBlock|o_yIndex[9]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 4.028      ;
; -3.078 ; cameraRead:cameraReadBlock|o_yIndex[8]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 4.015      ;
; -3.067 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 4.005      ;
; -2.976 ; cameraRead:cameraReadBlock|o_yIndex[1]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.913      ;
; -2.965 ; cameraRead:cameraReadBlock|o_yIndex[4]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.902      ;
; -2.960 ; cameraRead:cameraReadBlock|o_yIndex[7]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.897      ;
; -2.947 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.885      ;
; -2.924 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.862      ;
; -2.924 ; cameraRead:cameraReadBlock|o_yIndex[7]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.861      ;
; -2.921 ; cameraRead:cameraReadBlock|o_yIndex[1]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.858      ;
; -2.921 ; cameraRead:cameraReadBlock|o_yIndex[4]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.858      ;
; -2.911 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.849      ;
; -2.898 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.836      ;
; -2.891 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.829      ;
; -2.888 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.826      ;
; -2.854 ; cameraRead:cameraReadBlock|o_yIndex[6]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.791      ;
; -2.848 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.786      ;
; -2.835 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.773      ;
; -2.831 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.769      ;
; -2.818 ; cameraRead:cameraReadBlock|o_yIndex[6]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.755      ;
; -2.807 ; cameraRead:cameraReadBlock|o_yIndex[3]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.744      ;
; -2.785 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.723      ;
; -2.754 ; cameraRead:cameraReadBlock|o_yIndex[3]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.691      ;
; -2.740 ; cameraRead:cameraReadBlock|o_xIndex[3]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.678      ;
; -2.712 ; cameraRead:cameraReadBlock|o_yIndex[2]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.649      ;
; -2.704 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.641      ;
; -2.704 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.641      ;
; -2.679 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.616      ;
; -2.678 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.615      ;
; -2.677 ; cameraRead:cameraReadBlock|o_xIndex[3]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.615      ;
; -2.673 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.610      ;
; -2.664 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.601      ;
; -2.649 ; cameraRead:cameraReadBlock|o_yIndex[2]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.586      ;
; -2.641 ; cameraRead:cameraReadBlock|o_xIndex[1]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.579      ;
; -2.641 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.578      ;
; -2.641 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.578      ;
; -2.615 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.552      ;
; -2.614 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.551      ;
; -2.610 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.547      ;
; -2.601 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.538      ;
; -2.578 ; cameraRead:cameraReadBlock|o_xIndex[1]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.516      ;
; -2.555 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.493      ;
; -2.517 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.454      ;
; -2.517 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.454      ;
; -2.510 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.447      ;
; -2.510 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.447      ;
; -2.492 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.430      ;
; -2.491 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.428      ;
; -2.490 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.427      ;
; -2.486 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.423      ;
; -2.484 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.421      ;
; -2.483 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.420      ;
; -2.479 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.416      ;
; -2.477 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.414      ;
; -2.475 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.412      ;
; -2.470 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.407      ;
; -2.469 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.406      ;
; -2.469 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.406      ;
; -2.464 ; cameraRead:cameraReadBlock|o_xIndex[6]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.402      ;
; -2.453 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.390      ;
; -2.453 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.390      ;
; -2.453 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.390      ;
; -2.453 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.390      ;
; -2.453 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.390      ;
; -2.449 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.386      ;
; -2.449 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.386      ;
; -2.446 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.383      ;
; -2.445 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.382      ;
; -2.438 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.375      ;
; -2.429 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.366      ;
; -2.423 ; cameraRead:cameraReadBlock|o_yIndex[5]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.360      ;
; -2.423 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.360      ;
; -2.422 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.359      ;
; -2.418 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.355      ;
; -2.412 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.349      ;
; -2.411 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.348      ;
; -2.411 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.348      ;
; -2.410 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.344      ;
; -2.409 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.343      ;
; -2.409 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.346      ;
; -2.405 ; cameraRead:cameraReadBlock|o_xIndex[6]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.057     ; 3.343      ;
; -2.403 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.337      ;
; -2.402 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.336      ;
; -2.402 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.336      ;
; -2.398 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.062     ; 3.331      ;
; -2.397 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.062     ; 3.330      ;
; -2.396 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.333      ;
; -2.395 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.332      ;
; -2.395 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.329      ;
; -2.394 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.328      ;
; -2.394 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.328      ;
; -2.390 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.062     ; 3.323      ;
; -2.390 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.061     ; 3.324      ;
; -2.390 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.327      ;
; -2.390 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.327      ;
; -2.390 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.327      ;
; -2.390 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.058     ; 3.327      ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'writeBackControl:writeBackControlBlock|state_q.finish'                                                                                                                                                                                         ;
+--------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                          ; Launch Clock                                         ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.622 ; writeBackControl:writeBackControlBlock|state_q.setSdram0 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 1.000        ; 0.026      ; 1.846      ;
; -1.562 ; writeBackControl:writeBackControlBlock|state_q.setSdram1 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 1.000        ; 0.026      ; 1.786      ;
; -1.535 ; writeBackControl:writeBackControlBlock|state_q.setSdram2 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 1.000        ; 0.026      ; 1.759      ;
+--------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 33.735 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 7.529      ;
; 33.735 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 7.529      ;
; 33.735 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 7.529      ;
; 33.735 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 7.529      ;
; 33.735 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 7.529      ;
; 33.735 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 7.529      ;
; 33.735 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 7.529      ;
; 33.735 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 7.529      ;
; 33.735 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 7.529      ;
; 33.735 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 7.529      ;
; 33.735 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 7.529      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.498      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.498      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.498      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.498      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.498      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.498      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.498      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.498      ;
; 33.776 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 7.508      ;
; 33.803 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.459      ;
; 33.803 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.459      ;
; 33.803 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.459      ;
; 33.803 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.459      ;
; 33.803 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.459      ;
; 33.803 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.459      ;
; 33.803 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.459      ;
; 33.807 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.455      ;
; 33.807 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.455      ;
; 33.807 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.455      ;
; 33.807 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.455      ;
; 33.807 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.399     ; 7.455      ;
; 33.838 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 7.426      ;
; 33.895 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 7.389      ;
; 34.017 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 7.267      ;
; 34.135 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 7.149      ;
; 34.248 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 7.036      ;
; 34.312 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 6.972      ;
; 34.313 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 6.971      ;
; 34.365 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 6.919      ;
; 34.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.375     ; 6.825      ;
; 34.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.375     ; 6.825      ;
; 34.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.375     ; 6.825      ;
; 34.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.375     ; 6.825      ;
; 34.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.375     ; 6.825      ;
; 34.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.375     ; 6.825      ;
; 34.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.375     ; 6.825      ;
; 34.461 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.375     ; 6.825      ;
; 34.712 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.378     ; 6.571      ;
; 34.712 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.378     ; 6.571      ;
; 34.712 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.378     ; 6.571      ;
; 34.712 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.378     ; 6.571      ;
; 34.712 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.378     ; 6.571      ;
; 34.712 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.378     ; 6.571      ;
; 34.712 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.378     ; 6.571      ;
; 34.712 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.378     ; 6.571      ;
; 35.197 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 6.087      ;
; 35.405 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 5.879      ;
; 35.538 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 5.746      ;
; 35.921 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.377     ; 5.363      ;
; 36.180 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 5.416      ;
; 36.180 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 5.416      ;
; 36.180 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 5.416      ;
; 36.183 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 5.413      ;
; 36.184 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 5.412      ;
; 36.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 5.410      ;
; 36.190 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 5.406      ;
; 36.196 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 5.400      ;
; 36.199 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 5.400      ;
; 36.200 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 5.399      ;
; 36.202 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 5.397      ;
; 36.202 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 5.397      ;
; 36.240 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 5.356      ;
; 36.245 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 5.351      ;
; 36.259 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 5.340      ;
; 36.261 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 5.338      ;
; 36.317 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 5.282      ;
; 36.421 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 5.177      ;
; 36.496 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 5.103      ;
; 36.533 ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.447     ; 4.681      ;
; 36.542 ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.447     ; 4.672      ;
; 36.616 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.447     ; 4.598      ;
; 36.639 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.418     ; 4.604      ;
; 36.641 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.447     ; 4.573      ;
; 36.650 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.948      ;
; 36.678 ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.447     ; 4.536      ;
; 36.687 ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.447     ; 4.527      ;
; 36.693 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.447     ; 4.521      ;
; 36.756 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.843      ;
; 36.757 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.833      ;
; 36.757 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.833      ;
; 36.761 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.447     ; 4.453      ;
; 36.784 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.418     ; 4.459      ;
; 36.786 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.447     ; 4.428      ;
; 36.824 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[5]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.063     ; 4.774      ;
; 36.832 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.447     ; 4.382      ;
; 36.838 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.447     ; 4.376      ;
; 36.849 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.071     ; 4.741      ;
; 36.850 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 4.746      ;
; 36.850 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.065     ; 4.746      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.876      ;
; 0.315 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.879      ;
; 0.316 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.880      ;
; 0.320 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.884      ;
; 0.324 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.888      ;
; 0.329 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.893      ;
; 0.345 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.363 ; cameraStartConfig:controlStartConfigCameraBlock|counter[17]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[17]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.597      ;
; 0.364 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.928      ;
; 0.373 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.376 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.940      ;
; 0.396 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.615      ;
; 0.405 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.624      ;
; 0.409 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.628      ;
; 0.425 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_START_SIGNAL                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.644      ;
; 0.427 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.646      ;
; 0.430 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.649      ;
; 0.478 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.698      ;
; 0.486 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.705      ;
; 0.516 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.517 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.528 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.747      ;
; 0.530 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.104      ; 0.791      ;
; 0.533 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.751      ;
; 0.534 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.752      ;
; 0.543 ; cameraStartConfig:controlStartConfigCameraBlock|counter[14]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[14]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.777      ;
; 0.544 ; cameraStartConfig:controlStartConfigCameraBlock|counter[15]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[15]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.778      ;
; 0.545 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.764      ;
; 0.546 ; cameraStartConfig:controlStartConfigCameraBlock|counter[16]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[16]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.780      ;
; 0.550 ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.784      ;
; 0.551 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.784      ;
; 0.553 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; cameraStartConfig:controlStartConfigCameraBlock|counter[11]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[11]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.787      ;
; 0.555 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.555 ; cameraStartConfig:controlStartConfigCameraBlock|counter[12]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[12]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.789      ;
; 0.555 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.788      ;
; 0.556 ; cameraStartConfig:controlStartConfigCameraBlock|counter[10]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[10]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.790      ;
; 0.557 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.790      ;
; 0.558 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.791      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                               ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.342 ; writeBackControl:writeBackControlBlock|addrLocal_q[14]      ; writeBackControl:writeBackControlBlock|addrLocal_q[14]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; writeBackControl:writeBackControlBlock|addrLocal_q[13]      ; writeBackControl:writeBackControlBlock|addrLocal_q[13]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; writeBackControl:writeBackControlBlock|addrLocal_q[18]      ; writeBackControl:writeBackControlBlock|addrLocal_q[18]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; writeBackControl:writeBackControlBlock|addrLocal_q[15]      ; writeBackControl:writeBackControlBlock|addrLocal_q[15]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; writeBackControl:writeBackControlBlock|addrLocal_q[16]      ; writeBackControl:writeBackControlBlock|addrLocal_q[16]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; writeBackControl:writeBackControlBlock|addrLocal_q[17]      ; writeBackControl:writeBackControlBlock|addrLocal_q[17]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; fetchingControl:fetchingControlBlock|addrLocal_q[18]        ; fetchingControl:fetchingControlBlock|addrLocal_q[18]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; fetchingControl:fetchingControlBlock|addrLocal_q[17]        ; fetchingControl:fetchingControlBlock|addrLocal_q[17]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; fetchingControl:fetchingControlBlock|addrLocal_q[16]        ; fetchingControl:fetchingControlBlock|addrLocal_q[16]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; fetchingControl:fetchingControlBlock|addrLocal_q[15]        ; fetchingControl:fetchingControlBlock|addrLocal_q[15]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; fetchingControl:fetchingControlBlock|addrLocal_q[14]        ; fetchingControl:fetchingControlBlock|addrLocal_q[14]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; fetchingControl:fetchingControlBlock|addrLocal_q[9]         ; fetchingControl:fetchingControlBlock|addrLocal_q[9]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; writeBackControl:writeBackControlBlock|addrLocal_q[1]       ; writeBackControl:writeBackControlBlock|addrLocal_q[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; writeBackControl:writeBackControlBlock|addrLocal_q[2]       ; writeBackControl:writeBackControlBlock|addrLocal_q[2]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; writeBackControl:writeBackControlBlock|addrLocal_q[3]       ; writeBackControl:writeBackControlBlock|addrLocal_q[3]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; writeBackControl:writeBackControlBlock|addrLocal_q[4]       ; writeBackControl:writeBackControlBlock|addrLocal_q[4]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; writeBackControl:writeBackControlBlock|addrLocal_q[5]       ; writeBackControl:writeBackControlBlock|addrLocal_q[5]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; writeBackControl:writeBackControlBlock|addrLocal_q[6]       ; writeBackControl:writeBackControlBlock|addrLocal_q[6]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; writeBackControl:writeBackControlBlock|addrLocal_q[7]       ; writeBackControl:writeBackControlBlock|addrLocal_q[7]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; writeBackControl:writeBackControlBlock|addrLocal_q[12]      ; writeBackControl:writeBackControlBlock|addrLocal_q[12]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; writeBackControl:writeBackControlBlock|state_q.waitDone2    ; writeBackControl:writeBackControlBlock|state_q.waitDone2    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; writeBackControl:writeBackControlBlock|state_q.waitDone1    ; writeBackControl:writeBackControlBlock|state_q.waitDone1    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; writeBackControl:writeBackControlBlock|state_q.waitDone0    ; writeBackControl:writeBackControlBlock|state_q.waitDone0    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; fetchingControl:fetchingControlBlock|state_q.waitSdram0     ; fetchingControl:fetchingControlBlock|state_q.waitSdram0     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; fetchingControl:fetchingControlBlock|addrLocal_q[13]        ; fetchingControl:fetchingControlBlock|addrLocal_q[13]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; fetchingControl:fetchingControlBlock|addrLocal_q[12]        ; fetchingControl:fetchingControlBlock|addrLocal_q[12]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; fetchingControl:fetchingControlBlock|addrLocal_q[11]        ; fetchingControl:fetchingControlBlock|addrLocal_q[11]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; fetchingControl:fetchingControlBlock|addrLocal_q[10]        ; fetchingControl:fetchingControlBlock|addrLocal_q[10]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; fetchingControl:fetchingControlBlock|addrLocal_q[8]         ; fetchingControl:fetchingControlBlock|addrLocal_q[8]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; fetchingControl:fetchingControlBlock|addrLocal_q[7]         ; fetchingControl:fetchingControlBlock|addrLocal_q[7]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; fetchingControl:fetchingControlBlock|addrLocal_q[6]         ; fetchingControl:fetchingControlBlock|addrLocal_q[6]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; fetchingControl:fetchingControlBlock|addrLocal_q[5]         ; fetchingControl:fetchingControlBlock|addrLocal_q[5]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; fetchingControl:fetchingControlBlock|addrLocal_q[4]         ; fetchingControl:fetchingControlBlock|addrLocal_q[4]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; fetchingControl:fetchingControlBlock|addrLocal_q[3]         ; fetchingControl:fetchingControlBlock|addrLocal_q[3]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; fetchingControl:fetchingControlBlock|addrLocal_q[2]         ; fetchingControl:fetchingControlBlock|addrLocal_q[2]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; fetchingControl:fetchingControlBlock|addrLocal_q[1]         ; fetchingControl:fetchingControlBlock|addrLocal_q[1]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; fetchingControl:fetchingControlBlock|addrLocal_q[0]         ; fetchingControl:fetchingControlBlock|addrLocal_q[0]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; masterControl:masterControlBlock|state_q.waitDoneConv0      ; masterControl:masterControlBlock|state_q.waitDoneConv0      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; masterControl:masterControlBlock|state_q.waitDoneConv1      ; masterControl:masterControlBlock|state_q.waitDoneConv1      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; masterControl:masterControlBlock|state_q.waitDoneFet1       ; masterControl:masterControlBlock|state_q.waitDoneFet1       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; masterControl:masterControlBlock|state_q.waitDoneCam        ; masterControl:masterControlBlock|state_q.waitDoneCam        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; storeCamControl:controlStoreToSdramBlock|state_q.idle       ; storeCamControl:controlStoreToSdramBlock|state_q.idle       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; averageControl:averageControlBlock|state_q.idle             ; averageControl:averageControlBlock|state_q.idle             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.349 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.334      ; 1.139      ;
; 0.358 ; storeCamControl:controlStoreToSdramBlock|state_q.wait2      ; storeCamControl:controlStoreToSdramBlock|state_q.wait2      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; storeCamControl:controlStoreToSdramBlock|state_q.wait1      ; storeCamControl:controlStoreToSdramBlock|state_q.wait1      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; storeCamControl:controlStoreToSdramBlock|state_q.wait0      ; storeCamControl:controlStoreToSdramBlock|state_q.wait0      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_controller:sdramControlBlock|state[0]                 ; sdram_controller:sdramControlBlock|state[0]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; averageControl:averageControlBlock|addrLocal_q[4]           ; averageControl:averageControlBlock|addrLocal_q[4]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; averageControl:averageControlBlock|addrLocal_q[8]           ; averageControl:averageControlBlock|addrLocal_q[8]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; averageControl:averageControlBlock|addrLocal_q[11]          ; averageControl:averageControlBlock|addrLocal_q[11]          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; averageControl:averageControlBlock|addrLocal_q[10]          ; averageControl:averageControlBlock|addrLocal_q[10]          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; averageControl:averageControlBlock|addrLocal_q[9]           ; averageControl:averageControlBlock|addrLocal_q[9]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; averageControl:averageControlBlock|addrLocal_q[7]           ; averageControl:averageControlBlock|addrLocal_q[7]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; averageControl:averageControlBlock|addrLocal_q[6]           ; averageControl:averageControlBlock|addrLocal_q[6]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; averageControl:averageControlBlock|addrLocal_q[5]           ; averageControl:averageControlBlock|addrLocal_q[5]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; averageControl:averageControlBlock|addrLocal_q[0]           ; averageControl:averageControlBlock|addrLocal_q[0]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; averageControl:averageControlBlock|addrLocal_q[3]           ; averageControl:averageControlBlock|addrLocal_q[3]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; averageControl:averageControlBlock|addrLocal_q[2]           ; averageControl:averageControlBlock|addrLocal_q[2]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; averageControl:averageControlBlock|addrLocal_q[1]           ; averageControl:averageControlBlock|addrLocal_q[1]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; averageControl:averageControlBlock|state_q.waitDone         ; averageControl:averageControlBlock|state_q.waitDone         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; writeBackControl:writeBackControlBlock|state_q.idle         ; writeBackControl:writeBackControlBlock|state_q.idle         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack1 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fetchingControl:fetchingControlBlock|state_q.idle           ; fetchingControl:fetchingControlBlock|state_q.idle           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; masterControl:masterControlBlock|state_q.waitDoneFet2       ; masterControl:masterControlBlock|state_q.waitDoneFet2       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; masterControl:masterControlBlock|state_q.waitDoneAve        ; masterControl:masterControlBlock|state_q.waitDoneAve        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; masterControl:masterControlBlock|state_q.waitDoneFet3       ; masterControl:masterControlBlock|state_q.waitDoneFet3       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sdram_controller:sdramControlBlock|command[4]               ; sdram_controller:sdramControlBlock|command[4]               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdramControlBlock|state[3]                 ; sdram_controller:sdramControlBlock|state[3]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdramControlBlock|state[1]                 ; sdram_controller:sdramControlBlock|state[1]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|addrLocal_q[0]       ; writeBackControl:writeBackControlBlock|addrLocal_q[0]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|addrLocal_q[8]       ; writeBackControl:writeBackControlBlock|addrLocal_q[8]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|addrLocal_q[9]       ; writeBackControl:writeBackControlBlock|addrLocal_q[9]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|addrLocal_q[10]      ; writeBackControl:writeBackControlBlock|addrLocal_q[10]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; writeBackControl:writeBackControlBlock|addrLocal_q[11]      ; writeBackControl:writeBackControlBlock|addrLocal_q[11]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|state_q.waitSdram2     ; fetchingControl:fetchingControlBlock|state_q.waitSdram2     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; fetchingControl:fetchingControlBlock|state_q.waitSdram1     ; fetchingControl:fetchingControlBlock|state_q.waitSdram1     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdramControlBlock|state_cnt[1]             ; sdram_controller:sdramControlBlock|state_cnt[1]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdramControlBlock|state[2]                 ; sdram_controller:sdramControlBlock|state[2]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdramControlBlock|state_cnt[3]             ; sdram_controller:sdramControlBlock|state_cnt[3]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; masterControl:masterControlBlock|state_q.waitDoneCam        ; masterControl:masterControlBlock|state_q.fet1               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.593      ;
; 0.362 ; sdram_controller:sdramControlBlock|state_cnt[0]             ; sdram_controller:sdramControlBlock|state_cnt[0]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.580      ;
; 0.373 ; storeCamControl:controlStoreToSdramBlock|state_q.setBlue    ; storeCamControl:controlStoreToSdramBlock|state_q.wait2      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; storeCamControl:controlStoreToSdramBlock|state_q.wait2      ; storeCamControl:controlStoreToSdramBlock|state_q.update     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; storeCamControl:controlStoreToSdramBlock|state_q.wait0      ; storeCamControl:controlStoreToSdramBlock|state_q.setGreen   ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.378 ; writeBackControl:writeBackControlBlock|state_q.finish       ; writeBackControl:writeBackControlBlock|addrLocal_q[14]      ; writeBackControl:writeBackControlBlock|state_q.finish      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.734      ; 1.558      ;
; 0.381 ; averageControl:averageControlBlock|state_q.waitDone         ; averageControl:averageControlBlock|state_q.writeAdd         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2 ; masterControl:masterControlBlock|state_q.update2            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; fetchingControl:fetchingControlBlock|state_q.waitSdram1     ; fetchingControl:fetchingControlBlock|state_q.setRam1        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.599      ;
; 0.388 ; fetchingControl:fetchingControlBlock|state_q.waitSdram2     ; fetchingControl:fetchingControlBlock|state_q.setRam2        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.606      ;
; 0.389 ; ramControl:sourceRam0Block|state_q.load4                    ; ramControl:sourceRam0Block|state_q.load5                    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.608      ;
; 0.393 ; sdram_controller:sdramControlBlock|wr_data_r[0]             ; sdram_controller:sdramControlBlock|rd_data_r[0]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; sdram_controller:sdramControlBlock|wr_data_r[1]             ; sdram_controller:sdramControlBlock|rd_data_r[1]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.612      ;
; 0.393 ; sdram_controller:sdramControlBlock|state_cnt[2]             ; sdram_controller:sdramControlBlock|state_cnt[3]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.611      ;
; 0.394 ; sdram_controller:sdramControlBlock|wr_data_r[7]             ; sdram_controller:sdramControlBlock|rd_data_r[7]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; fetchingControl:fetchingControlBlock|state_q.setSdram0      ; fetchingControl:fetchingControlBlock|state_q.waitSdram0     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.427      ; 0.978      ;
; 0.400 ; masterControl:masterControlBlock|state_q.fet2               ; masterControl:masterControlBlock|state_q.waitDoneFet2       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.619      ;
; 0.401 ; writeBackControl:writeBackControlBlock|state_q.finish       ; writeBackControl:writeBackControlBlock|state_q.idle         ; writeBackControl:writeBackControlBlock|state_q.finish      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.331      ; 1.178      ;
; 0.402 ; fetchingControl:fetchingControlBlock|state_q.setRam0        ; fetchingControl:fetchingControlBlock|state_q.setSdram1      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.620      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.577      ;
; 0.373 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.593      ;
; 0.396 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.616      ;
; 0.404 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.624      ;
; 0.472 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.692      ;
; 0.506 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.725      ;
; 0.508 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.727      ;
; 0.509 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.728      ;
; 0.513 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.733      ;
; 0.516 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.736      ;
; 0.517 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.737      ;
; 0.522 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.742      ;
; 0.525 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.745      ;
; 0.527 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.746      ;
; 0.542 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.762      ;
; 0.544 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.764      ;
; 0.547 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.767      ;
; 0.552 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.772      ;
; 0.557 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.776      ;
; 0.560 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.779      ;
; 0.574 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.793      ;
; 0.579 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.798      ;
; 0.584 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.804      ;
; 0.595 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.815      ;
; 0.600 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.819      ;
; 0.604 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.823      ;
; 0.615 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.834      ;
; 0.623 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.842      ;
; 0.635 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.854      ;
; 0.664 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.883      ;
; 0.679 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.898      ;
; 0.682 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.902      ;
; 0.685 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.905      ;
; 0.698 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.918      ;
; 0.705 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.924      ;
; 0.716 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.935      ;
; 0.718 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.086      ; 0.961      ;
; 0.726 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.946      ;
; 0.736 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.956      ;
; 0.737 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.957      ;
; 0.751 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 0.971      ;
; 0.752 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.069      ; 0.978      ;
; 0.762 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.981      ;
; 0.762 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 0.981      ;
; 0.781 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.068      ; 1.006      ;
; 0.802 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 1.021      ;
; 0.809 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.069      ; 1.035      ;
; 0.835 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 1.055      ;
; 0.842 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.068      ; 1.067      ;
; 0.853 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.068      ; 1.078      ;
; 0.864 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 1.083      ;
; 0.865 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 1.084      ;
; 0.866 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.069      ; 1.092      ;
; 0.868 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 1.087      ;
; 0.877 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.069      ; 1.103      ;
; 0.880 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.069      ; 1.106      ;
; 0.890 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 3.893      ;
; 0.893 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 1.113      ;
; 0.898 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 1.118      ;
; 0.906 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 3.909      ;
; 0.914 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 1.133      ;
; 0.919 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.069      ; 1.145      ;
; 0.919 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.069      ; 1.145      ;
; 0.923 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.069      ; 1.149      ;
; 0.924 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 1.143      ;
; 0.925 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 1.144      ;
; 0.927 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 1.146      ;
; 0.946 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 3.949      ;
; 0.946 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 3.949      ;
; 0.946 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 3.949      ;
; 0.946 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 3.949      ;
; 0.946 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 3.949      ;
; 0.946 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 3.949      ;
; 0.946 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 3.949      ;
; 0.946 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 3.949      ;
; 0.946 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 3.949      ;
; 0.946 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 3.949      ;
; 0.946 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 3.949      ;
; 0.946 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.069      ; 1.172      ;
; 0.950 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 1.169      ;
; 0.952 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 1.171      ;
; 0.973 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.062      ; 1.192      ;
; 0.974 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.063      ; 1.194      ;
; 0.976 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 3.979      ;
; 0.976 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 3.979      ;
; 1.003 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 3.997      ;
; 1.003 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 3.997      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_pclk'                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                         ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                         ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                            ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; cameraRead:cameraReadBlock|byte_state                                                                                            ; cameraRead:cameraReadBlock|byte_state                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.580      ;
; 0.371 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                         ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.590      ;
; 0.504 ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.723      ;
; 0.512 ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.730      ;
; 0.517 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4] ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0] ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.736      ;
; 0.519 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.738      ;
; 0.525 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[4]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.744      ;
; 0.527 ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.746      ;
; 0.535 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.754      ;
; 0.535 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.754      ;
; 0.543 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[8]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.762      ;
; 0.545 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[9]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.764      ;
; 0.547 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.766      ;
; 0.553 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                         ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.772      ;
; 0.560 ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.778      ;
; 0.561 ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.780      ;
; 0.565 ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.784      ;
; 0.566 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.785      ;
; 0.569 ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.788      ;
; 0.571 ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.790      ;
; 0.577 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.795      ;
; 0.580 ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.799      ;
; 0.582 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.801      ;
; 0.584 ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.802      ;
; 0.585 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.804      ;
; 0.589 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.808      ;
; 0.593 ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                         ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.812      ;
; 0.597 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.816      ;
; 0.598 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.817      ;
; 0.635 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                         ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.854      ;
; 0.655 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1] ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.874      ;
; 0.671 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[3]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.889      ;
; 0.672 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[0]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.890      ;
; 0.682 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.900      ;
; 0.705 ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.924      ;
; 0.706 ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.924      ;
; 0.708 ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.927      ;
; 0.708 ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.926      ;
; 0.709 ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.927      ;
; 0.711 ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.929      ;
; 0.714 ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.932      ;
; 0.715 ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                            ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                         ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.934      ;
; 0.726 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.945      ;
; 0.728 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.947      ;
; 0.729 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.948      ;
; 0.735 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.954      ;
; 0.740 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.959      ;
; 0.742 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.961      ;
; 0.744 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.963      ;
; 0.754 ; cameraRead:cameraReadBlock|byte_state                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 0.973      ;
; 0.789 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 1.007      ;
; 0.793 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[6]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 1.006      ;
; 0.795 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.014      ;
; 0.797 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9] ; i_pclk       ; i_pclk      ; 0.000        ; 0.067      ; 1.021      ;
; 0.799 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.018      ;
; 0.807 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.026      ;
; 0.812 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.031      ;
; 0.813 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.032      ;
; 0.824 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[5]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 1.037      ;
; 0.827 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.046      ;
; 0.828 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.047      ;
; 0.831 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[2]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.060      ; 1.048      ;
; 0.840 ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.059      ;
; 0.843 ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.062      ;
; 0.848 ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.067      ;
; 0.848 ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 1.066      ;
; 0.850 ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 1.068      ;
; 0.850 ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 1.068      ;
; 0.852 ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 1.070      ;
; 0.854 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.073      ;
; 0.854 ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.073      ;
; 0.856 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.075      ;
; 0.856 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.075      ;
; 0.858 ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 1.077      ;
; 0.860 ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[1]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[1]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 1.079      ;
; 0.871 ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 1.089      ;
; 0.873 ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 1.091      ;
; 0.875 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.094      ;
; 0.882 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.062      ; 1.101      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_reset'                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.792 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.865      ; 2.737      ;
; 0.792 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.865      ; 2.737      ;
; 0.793 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.864      ; 2.737      ;
; 0.793 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.864      ; 2.737      ;
; 0.793 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.864      ; 2.737      ;
; 0.795 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.862      ; 2.737      ;
; 0.795 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.862      ; 2.737      ;
; 0.795 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.862      ; 2.737      ;
; 0.819 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.838      ; 2.737      ;
; 0.819 ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.838      ; 2.737      ;
; 0.819 ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.838      ; 2.737      ;
; 0.819 ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.838      ; 2.737      ;
; 0.826 ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.831      ; 2.737      ;
; 0.826 ; convolutionControl:convControlBlock|addrLocal_q[4]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.831      ; 2.737      ;
; 0.826 ; convolutionControl:convControlBlock|addrLocal_q[2]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.831      ; 2.737      ;
; 0.826 ; convolutionControl:convControlBlock|addrLocal_q[3]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.831      ; 2.737      ;
; 1.379 ; ramControl:sourceRam0Block|state_q.buffer                      ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.864      ; 3.323      ;
; 1.617 ; convolutionControl:convControlBlock|state_q.readRam~_emulated  ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.865      ; 3.562      ;
; 1.619 ; convolutionControl:convControlBlock|state_q.finish~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.865      ; 3.564      ;
; 1.645 ; i_reset                                                        ; convolutionControl:convControlBlock|state_q.readRam~1  ; i_reset                                              ; i_reset     ; 0.000        ; 2.147      ; 3.792      ;
; 1.702 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.996      ; 3.778      ;
; 1.702 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.996      ; 3.778      ;
; 1.703 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.995      ; 3.778      ;
; 1.703 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.995      ; 3.778      ;
; 1.703 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.995      ; 3.778      ;
; 1.705 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.993      ; 3.778      ;
; 1.705 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.993      ; 3.778      ;
; 1.705 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.993      ; 3.778      ;
; 1.729 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.969      ; 3.778      ;
; 1.729 ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.969      ; 3.778      ;
; 1.729 ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.969      ; 3.778      ;
; 1.729 ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.969      ; 3.778      ;
; 1.736 ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.962      ; 3.778      ;
; 1.736 ; convolutionControl:convControlBlock|addrLocal_q[4]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.962      ; 3.778      ;
; 1.736 ; convolutionControl:convControlBlock|addrLocal_q[2]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.962      ; 3.778      ;
; 1.736 ; convolutionControl:convControlBlock|addrLocal_q[3]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.962      ; 3.778      ;
; 1.745 ; masterControl:masterControlBlock|state_q.convolution1          ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 2.216      ; 4.041      ;
; 1.752 ; masterControl:masterControlBlock|state_q.convolution0          ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 2.216      ; 4.048      ;
; 2.074 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.945      ; 4.099      ;
; 2.074 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.945      ; 4.099      ;
; 2.075 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.944      ; 4.099      ;
; 2.075 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.944      ; 4.099      ;
; 2.075 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.944      ; 4.099      ;
; 2.077 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.942      ; 4.099      ;
; 2.077 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.942      ; 4.099      ;
; 2.077 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.942      ; 4.099      ;
; 2.097 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|state_q.update~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.850      ; 4.027      ;
; 2.101 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.918      ; 4.099      ;
; 2.101 ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.918      ; 4.099      ;
; 2.101 ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.918      ; 4.099      ;
; 2.101 ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.918      ; 4.099      ;
; 2.108 ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.911      ; 4.099      ;
; 2.108 ; convolutionControl:convControlBlock|addrLocal_q[4]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.911      ; 4.099      ;
; 2.108 ; convolutionControl:convControlBlock|addrLocal_q[2]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.911      ; 4.099      ;
; 2.108 ; convolutionControl:convControlBlock|addrLocal_q[3]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.911      ; 4.099      ;
; 2.200 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.856      ; 4.136      ;
; 2.200 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.856      ; 4.136      ;
; 2.201 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.855      ; 4.136      ;
; 2.201 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.855      ; 4.136      ;
; 2.201 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.855      ; 4.136      ;
; 2.203 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.853      ; 4.136      ;
; 2.203 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.853      ; 4.136      ;
; 2.203 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.853      ; 4.136      ;
; 2.207 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.870      ; 4.157      ;
; 2.207 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.870      ; 4.157      ;
; 2.208 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.869      ; 4.157      ;
; 2.208 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.869      ; 4.157      ;
; 2.208 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.869      ; 4.157      ;
; 2.210 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.850      ; 4.140      ;
; 2.210 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.867      ; 4.157      ;
; 2.210 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.867      ; 4.157      ;
; 2.210 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.867      ; 4.157      ;
; 2.210 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.850      ; 4.140      ;
; 2.211 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.849      ; 4.140      ;
; 2.211 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.849      ; 4.140      ;
; 2.211 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.849      ; 4.140      ;
; 2.213 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.847      ; 4.140      ;
; 2.213 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.847      ; 4.140      ;
; 2.213 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.847      ; 4.140      ;
; 2.227 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.829      ; 4.136      ;
; 2.227 ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.829      ; 4.136      ;
; 2.227 ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.829      ; 4.136      ;
; 2.227 ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.829      ; 4.136      ;
; 2.234 ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.822      ; 4.136      ;
; 2.234 ; convolutionControl:convControlBlock|addrLocal_q[4]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.822      ; 4.136      ;
; 2.234 ; convolutionControl:convControlBlock|addrLocal_q[2]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.822      ; 4.136      ;
; 2.234 ; convolutionControl:convControlBlock|addrLocal_q[3]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.822      ; 4.136      ;
; 2.234 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.843      ; 4.157      ;
; 2.234 ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.843      ; 4.157      ;
; 2.234 ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.843      ; 4.157      ;
; 2.234 ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.843      ; 4.157      ;
; 2.237 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.823      ; 4.140      ;
; 2.237 ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.823      ; 4.140      ;
; 2.237 ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.823      ; 4.140      ;
; 2.237 ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.823      ; 4.140      ;
; 2.241 ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.836      ; 4.157      ;
; 2.241 ; convolutionControl:convControlBlock|addrLocal_q[4]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.836      ; 4.157      ;
; 2.241 ; convolutionControl:convControlBlock|addrLocal_q[2]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.836      ; 4.157      ;
; 2.241 ; convolutionControl:convControlBlock|addrLocal_q[3]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.836      ; 4.157      ;
; 2.244 ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.816      ; 4.140      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'writeBackControl:writeBackControlBlock|state_q.finish'                                                                                                                                                                                         ;
+-------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                          ; Launch Clock                                         ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.049 ; writeBackControl:writeBackControlBlock|state_q.setSdram1 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 0.000        ; 0.444      ; 1.553      ;
; 1.089 ; writeBackControl:writeBackControlBlock|state_q.setSdram2 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 0.000        ; 0.444      ; 1.593      ;
; 1.154 ; writeBackControl:writeBackControlBlock|state_q.setSdram0 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 0.000        ; 0.444      ; 1.658      ;
+-------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+--------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                     ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -2.364 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.259      ; 2.560      ;
; -2.345 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.557      ;
; -2.345 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[10] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.557      ;
; -2.345 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[11] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.557      ;
; -2.345 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[13] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.557      ;
; -2.345 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[14] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.557      ;
; -2.345 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[15] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.557      ;
; -2.345 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[16] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.557      ;
; -2.345 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[17] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.557      ;
; -2.345 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[12] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.557      ;
; -2.336 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.287      ; 2.560      ;
; -2.336 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.287      ; 2.560      ;
; -2.336 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.287      ; 2.560      ;
; -2.336 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.287      ; 2.560      ;
; -2.336 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.287      ; 2.560      ;
; -2.336 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.287      ; 2.560      ;
; -2.336 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[7]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.287      ; 2.560      ;
; -2.336 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[8]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.287      ; 2.560      ;
; -2.223 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.259      ; 2.419      ;
; -2.204 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.416      ;
; -2.204 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[10] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.416      ;
; -2.204 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[11] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.416      ;
; -2.204 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[13] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.416      ;
; -2.204 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[14] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.416      ;
; -2.204 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[15] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.416      ;
; -2.204 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[16] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.416      ;
; -2.204 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[17] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.416      ;
; -2.204 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[12] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.275      ; 2.416      ;
; -2.195 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.287      ; 2.419      ;
; -2.195 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.287      ; 2.419      ;
; -2.195 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.287      ; 2.419      ;
; -2.195 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.287      ; 2.419      ;
; -2.195 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.287      ; 2.419      ;
; -2.195 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.287      ; 2.419      ;
; -2.195 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[7]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.287      ; 2.419      ;
; -2.195 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[8]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.287      ; 2.419      ;
+--------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+--------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                     ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -2.203 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.idle           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.566      ;
; -2.203 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setSdram0      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.566      ;
; -2.203 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.idle         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.566      ;
; -2.203 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.setRam       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.566      ;
; -2.203 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.setSdram0    ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.566      ;
; -2.203 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.setSdram1    ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.566      ;
; -2.203 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.setSdram2    ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.566      ;
; -2.203 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.finish       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.566      ;
; -2.202 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.waitSdram2     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.565      ;
; -2.202 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setRam2        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.565      ;
; -2.202 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneFet2       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.073     ; 2.564      ;
; -2.202 ; i_reset   ; masterControl:masterControlBlock|state_q.fet3               ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.073     ; 2.564      ;
; -2.202 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneFet3       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.073     ; 2.564      ;
; -2.202 ; i_reset   ; masterControl:masterControlBlock|state_q.average            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.073     ; 2.564      ;
; -2.202 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneAve        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.073     ; 2.564      ;
; -2.202 ; i_reset   ; masterControl:masterControlBlock|state_q.update3            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.073     ; 2.564      ;
; -2.202 ; i_reset   ; masterControl:masterControlBlock|state_q.idle               ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.073     ; 2.564      ;
; -2.202 ; i_reset   ; masterControl:masterControlBlock|state_q.fet2               ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.073     ; 2.564      ;
; -2.202 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setRam0        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.565      ;
; -2.202 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setSdram1      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.565      ;
; -2.202 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.waitSdram1     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.565      ;
; -2.202 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setRam1        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.565      ;
; -2.202 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setSdram2      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.565      ;
; -2.201 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[0]       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.073     ; 2.563      ;
; -2.201 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[8]       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.073     ; 2.563      ;
; -2.201 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[9]       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.073     ; 2.563      ;
; -2.201 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[10]      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.073     ; 2.563      ;
; -2.201 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[11]      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.073     ; 2.563      ;
; -2.200 ; i_reset   ; averageControl:averageControlBlock|state_q.writeAdd         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.058     ; 2.577      ;
; -2.200 ; i_reset   ; averageControl:averageControlBlock|state_q.update           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.058     ; 2.577      ;
; -2.200 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[5]           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.058     ; 2.577      ;
; -2.200 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[6]           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.058     ; 2.577      ;
; -2.200 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[7]           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.058     ; 2.577      ;
; -2.200 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[9]           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.058     ; 2.577      ;
; -2.200 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[11]          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.058     ; 2.577      ;
; -2.200 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[3]           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.058     ; 2.577      ;
; -2.200 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[2]           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.058     ; 2.577      ;
; -2.200 ; i_reset   ; averageControl:averageControlBlock|state_q.setAddr          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.058     ; 2.577      ;
; -2.200 ; i_reset   ; averageControl:averageControlBlock|state_q.waitDone         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.058     ; 2.577      ;
; -2.200 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[4]           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.058     ; 2.577      ;
; -2.200 ; i_reset   ; averageControl:averageControlBlock|state_q.finish           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.058     ; 2.577      ;
; -2.199 ; i_reset   ; ramControl:sourceRam0Block|state_q.load4                    ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.066     ; 2.568      ;
; -2.199 ; i_reset   ; ramControl:sourceRam0Block|state_q.load5                    ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.066     ; 2.568      ;
; -2.199 ; i_reset   ; ramControl:sourceRam0Block|state_q.load6                    ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.066     ; 2.568      ;
; -2.199 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[8]           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.058     ; 2.576      ;
; -2.199 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[10]          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.058     ; 2.576      ;
; -2.199 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[1]           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.058     ; 2.576      ;
; -2.199 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[0]           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.058     ; 2.576      ;
; -2.198 ; i_reset   ; averageControl:averageControlBlock|state_q.reset            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.066     ; 2.567      ;
; -2.198 ; i_reset   ; averageControl:averageControlBlock|state_q.buffer           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.066     ; 2.567      ;
; -2.196 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.wait0      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.559      ;
; -2.196 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.setGreen   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.559      ;
; -2.196 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.wait1      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.559      ;
; -2.196 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.setBlue    ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.559      ;
; -2.196 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.wait2      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.559      ;
; -2.196 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.update     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.072     ; 2.559      ;
; -2.190 ; i_reset   ; masterControl:masterControlBlock|state_q.convolution1       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.069     ; 2.556      ;
; -2.190 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2 ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.075     ; 2.550      ;
; -2.190 ; i_reset   ; masterControl:masterControlBlock|state_q.update2            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.075     ; 2.550      ;
; -2.190 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.suspend    ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.068     ; 2.557      ;
; -2.190 ; i_reset   ; masterControl:masterControlBlock|state_q.convolution0       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.069     ; 2.556      ;
; -2.190 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneWriteBack1 ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.075     ; 2.550      ;
; -2.190 ; i_reset   ; masterControl:masterControlBlock|state_q.update1            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.075     ; 2.550      ;
; -2.189 ; i_reset   ; ramControl:sourceRam0Block|state_q.load0                    ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.068     ; 2.556      ;
; -2.189 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.start      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.073     ; 2.551      ;
; -2.189 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo1  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.068     ; 2.556      ;
; -2.189 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.068     ; 2.556      ;
; -2.189 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.finish     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.068     ; 2.556      ;
; -1.866 ; i_reset   ; masterControl:masterControlBlock|opcode_q[0]                ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.261      ; 2.562      ;
; -1.866 ; i_reset   ; masterControl:masterControlBlock|opcode_q[1]                ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.261      ; 2.562      ;
; -1.866 ; i_reset   ; masterControl:masterControlBlock|opcode_q[2]                ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.261      ; 2.562      ;
; -1.866 ; i_reset   ; masterControl:masterControlBlock|opcode_q[3]                ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.261      ; 2.562      ;
; -1.866 ; i_reset   ; masterControl:masterControlBlock|opcode_q[4]                ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.261      ; 2.562      ;
; -1.866 ; i_reset   ; masterControl:masterControlBlock|opcode_q[5]                ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.261      ; 2.562      ;
; -1.852 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.finish         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.279      ; 2.566      ;
; -1.852 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.waitDone2    ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.279      ; 2.566      ;
; -1.852 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[12]      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.279      ; 2.566      ;
; -1.851 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.update         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.279      ; 2.565      ;
; -1.851 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneFet1       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.278      ; 2.564      ;
; -1.851 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.waitSdram0     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.279      ; 2.565      ;
; -1.851 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.waitDone0    ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.279      ; 2.565      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[0]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.284      ; 2.569      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[1]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.284      ; 2.569      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[2]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.284      ; 2.569      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[3]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.284      ; 2.569      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[4]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.284      ; 2.569      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[5]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.284      ; 2.569      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[6]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.284      ; 2.569      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[7]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.284      ; 2.569      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[8]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.284      ; 2.569      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[9]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.281      ; 2.566      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[10]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.281      ; 2.566      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[11]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.281      ; 2.566      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[12]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.281      ; 2.566      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[13]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.281      ; 2.566      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[14]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.281      ; 2.566      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[15]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.281      ; 2.566      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[16]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.281      ; 2.566      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[17]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.281      ; 2.566      ;
; -1.850 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[18]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.281      ; 2.566      ;
+--------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'i_pclk'                                                                                                                                                                                    ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.019 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                           ; i_reset      ; i_pclk      ; 0.500        ; 2.099      ; 2.555      ;
; 0.019 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; i_reset      ; i_pclk      ; 0.500        ; 2.099      ; 2.555      ;
; 0.019 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; i_reset      ; i_pclk      ; 0.500        ; 2.099      ; 2.555      ;
; 0.019 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[10]                                          ; i_reset      ; i_pclk      ; 0.500        ; 2.096      ; 2.552      ;
; 0.019 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[2]                                           ; i_reset      ; i_pclk      ; 0.500        ; 2.096      ; 2.552      ;
; 0.019 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]  ; i_reset      ; i_pclk      ; 0.500        ; 2.096      ; 2.552      ;
; 0.020 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.550      ;
; 0.020 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.550      ;
; 0.020 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.550      ;
; 0.020 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.550      ;
; 0.020 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.550      ;
; 0.020 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.550      ;
; 0.020 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.550      ;
; 0.020 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.550      ;
; 0.020 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.550      ;
; 0.020 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.550      ;
; 0.020 ; i_reset   ; cameraRead:cameraReadBlock|o_pixelValid                                                                                           ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[5]                                           ; i_reset      ; i_pclk      ; 0.500        ; 2.092      ; 2.547      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[9]                                           ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                                  ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[8]                                           ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[7]                                           ; i_reset      ; i_pclk      ; 0.500        ; 2.093      ; 2.548      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[4]                                           ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[6]                                           ; i_reset      ; i_pclk      ; 0.500        ; 2.093      ; 2.548      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[1]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[1]                                           ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]  ; i_reset      ; i_pclk      ; 0.500        ; 2.093      ; 2.548      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]  ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]  ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]  ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]  ; i_reset      ; i_pclk      ; 0.500        ; 2.093      ; 2.548      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]  ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]  ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]  ; i_reset      ; i_pclk      ; 0.500        ; 2.093      ; 2.548      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]  ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]  ; i_reset      ; i_pclk      ; 0.500        ; 2.093      ; 2.548      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]  ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]  ; i_reset      ; i_pclk      ; 0.500        ; 2.093      ; 2.548      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]  ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ; i_reset      ; i_pclk      ; 0.500        ; 2.093      ; 2.548      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]  ; i_reset      ; i_pclk      ; 0.500        ; 2.093      ; 2.548      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]  ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.020 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]  ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.553      ;
; 0.021 ; i_reset   ; cameraRead:cameraReadBlock|byte_state                                                                                             ; i_reset      ; i_pclk      ; 0.500        ; 2.094      ; 2.548      ;
; 0.021 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.549      ;
; 0.021 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.549      ;
; 0.021 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.549      ;
; 0.021 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.549      ;
; 0.021 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.549      ;
; 0.021 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.549      ;
; 0.021 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.549      ;
; 0.021 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.549      ;
; 0.021 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.549      ;
; 0.021 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 2.095      ; 2.549      ;
; 0.021 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.552      ;
; 0.021 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.552      ;
; 0.021 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[3]                                           ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.552      ;
; 0.021 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]  ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.552      ;
; 0.021 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]  ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.552      ;
; 0.021 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]  ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.552      ;
; 0.021 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.552      ;
; 0.021 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[0]                                           ; i_reset      ; i_pclk      ; 0.500        ; 2.098      ; 2.552      ;
; 0.660 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 2.095      ; 2.410      ;
; 0.660 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 2.095      ; 2.410      ;
; 0.660 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 2.095      ; 2.410      ;
; 0.660 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 2.095      ; 2.410      ;
; 0.660 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 2.095      ; 2.410      ;
; 0.660 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 2.095      ; 2.410      ;
; 0.660 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 2.095      ; 2.410      ;
; 0.660 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 2.095      ; 2.410      ;
; 0.660 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 2.095      ; 2.410      ;
; 0.660 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 2.095      ; 2.410      ;
; 0.660 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                           ; i_reset      ; i_pclk      ; 1.000        ; 2.099      ; 2.414      ;
; 0.660 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; i_reset      ; i_pclk      ; 1.000        ; 2.099      ; 2.414      ;
; 0.660 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; i_reset      ; i_pclk      ; 1.000        ; 2.099      ; 2.414      ;
; 0.660 ; i_reset   ; cameraRead:cameraReadBlock|o_pixelValid                                                                                           ; i_reset      ; i_pclk      ; 1.000        ; 2.098      ; 2.413      ;
; 0.660 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; i_reset      ; i_pclk      ; 1.000        ; 2.098      ; 2.413      ;
; 0.660 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; i_reset      ; i_pclk      ; 1.000        ; 2.098      ; 2.413      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                               ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                           ; Launch Clock ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.515      ; 2.547      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.515      ; 2.547      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.515      ; 2.547      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.515      ; 2.547      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.515      ; 2.547      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.515      ; 2.547      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.515      ; 2.547      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.515      ; 2.547      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.515      ; 2.547      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.524      ; 2.556      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.516      ; 2.548      ;
; 0.453 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.515      ; 2.547      ;
; 0.454 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.525      ; 2.556      ;
; 0.454 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.525      ; 2.556      ;
; 0.454 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.525      ; 2.556      ;
; 0.454 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.525      ; 2.556      ;
; 0.454 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.525      ; 2.556      ;
; 0.454 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.525      ; 2.556      ;
; 0.454 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.525      ; 2.556      ;
; 0.454 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.525      ; 2.556      ;
; 0.454 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.525      ; 2.556      ;
; 0.454 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.525      ; 2.556      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.515      ; 2.407      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.524      ; 2.416      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.524      ; 2.416      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.524      ; 2.416      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.524      ; 2.416      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.525      ; 2.417      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.524      ; 2.416      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.515      ; 2.407      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.515      ; 2.407      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.525      ; 2.417      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.525      ; 2.417      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.524      ; 2.416      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.525      ; 2.417      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.525      ; 2.417      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.525      ; 2.417      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.524      ; 2.416      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.525      ; 2.417      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.524      ; 2.416      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.524      ; 2.416      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.524      ; 2.416      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.524      ; 2.416      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.524      ; 2.416      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.524      ; 2.416      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.515      ; 2.407      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.515      ; 2.407      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.524      ; 2.416      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.515      ; 2.407      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.515      ; 2.407      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.524      ; 2.416      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.524      ; 2.416      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.524      ; 2.416      ;
; 1.093 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.515      ; 2.407      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                                 ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                           ; Launch Clock ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.285      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.285      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.285      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.285      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.285      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.285      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.285      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.285      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.285      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.294      ;
; -0.540 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.285      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.295      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.295      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.295      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.295      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.295      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.295      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.295      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.295      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.295      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.647      ; 2.295      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; -0.539 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.638      ; 2.286      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
; 0.105  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.647      ; 2.439      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'i_pclk'                                                                                                                                                                                      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.088 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.179      ; 2.288      ;
; -0.088 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.179      ; 2.288      ;
; -0.088 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.179      ; 2.288      ;
; -0.088 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.179      ; 2.288      ;
; -0.088 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.179      ; 2.288      ;
; -0.088 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.179      ; 2.288      ;
; -0.088 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.179      ; 2.288      ;
; -0.088 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.179      ; 2.288      ;
; -0.088 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.179      ; 2.288      ;
; -0.088 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.179      ; 2.288      ;
; -0.088 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                           ; i_reset      ; i_pclk      ; 0.000        ; 2.183      ; 2.292      ;
; -0.088 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; i_reset      ; i_pclk      ; 0.000        ; 2.183      ; 2.292      ;
; -0.088 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; i_reset      ; i_pclk      ; 0.000        ; 2.183      ; 2.292      ;
; -0.088 ; i_reset   ; cameraRead:cameraReadBlock|o_pixelValid                                                                                           ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[5]                                           ; i_reset      ; i_pclk      ; 0.000        ; 2.176      ; 2.285      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[9]                                           ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                                  ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[10]                                          ; i_reset      ; i_pclk      ; 0.000        ; 2.180      ; 2.289      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[8]                                           ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[4]                                           ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[1]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[1]                                           ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[2]                                           ; i_reset      ; i_pclk      ; 0.000        ; 2.180      ; 2.289      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]  ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]  ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]  ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]  ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]  ; i_reset      ; i_pclk      ; 0.000        ; 2.180      ; 2.289      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]  ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]  ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]  ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]  ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]  ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.088 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]  ; i_reset      ; i_pclk      ; 0.000        ; 2.182      ; 2.291      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|byte_state                                                                                             ; i_reset      ; i_pclk      ; 0.000        ; 2.177      ; 2.287      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.178      ; 2.288      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.178      ; 2.288      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.178      ; 2.288      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.178      ; 2.288      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.178      ; 2.288      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.178      ; 2.288      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.178      ; 2.288      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.178      ; 2.288      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.178      ; 2.288      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 2.178      ; 2.288      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; i_reset      ; i_pclk      ; 0.000        ; 2.181      ; 2.291      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[7]                                           ; i_reset      ; i_pclk      ; 0.000        ; 2.176      ; 2.286      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[6]                                           ; i_reset      ; i_pclk      ; 0.000        ; 2.176      ; 2.286      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 2.181      ; 2.291      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[3]                                           ; i_reset      ; i_pclk      ; 0.000        ; 2.181      ; 2.291      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]  ; i_reset      ; i_pclk      ; 0.000        ; 2.176      ; 2.286      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]  ; i_reset      ; i_pclk      ; 0.000        ; 2.176      ; 2.286      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]  ; i_reset      ; i_pclk      ; 0.000        ; 2.176      ; 2.286      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]  ; i_reset      ; i_pclk      ; 0.000        ; 2.176      ; 2.286      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]  ; i_reset      ; i_pclk      ; 0.000        ; 2.176      ; 2.286      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ; i_reset      ; i_pclk      ; 0.000        ; 2.176      ; 2.286      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]  ; i_reset      ; i_pclk      ; 0.000        ; 2.176      ; 2.286      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]  ; i_reset      ; i_pclk      ; 0.000        ; 2.181      ; 2.291      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]  ; i_reset      ; i_pclk      ; 0.000        ; 2.181      ; 2.291      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]  ; i_reset      ; i_pclk      ; 0.000        ; 2.181      ; 2.291      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 2.181      ; 2.291      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[0]                                           ; i_reset      ; i_pclk      ; 0.000        ; 2.181      ; 2.291      ;
; 0.557  ; i_reset   ; cameraRead:cameraReadBlock|byte_state                                                                                             ; i_reset      ; i_pclk      ; -0.500       ; 2.177      ; 2.431      ;
; 0.557  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 2.178      ; 2.432      ;
; 0.557  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 2.178      ; 2.432      ;
; 0.557  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 2.178      ; 2.432      ;
; 0.557  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 2.178      ; 2.432      ;
; 0.557  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 2.178      ; 2.432      ;
; 0.557  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 2.178      ; 2.432      ;
; 0.557  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 2.178      ; 2.432      ;
; 0.557  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 2.178      ; 2.432      ;
; 0.557  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 2.178      ; 2.432      ;
; 0.557  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 2.178      ; 2.432      ;
; 0.557  ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 2.179      ; 2.433      ;
; 0.557  ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 2.179      ; 2.433      ;
; 0.557  ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 2.179      ; 2.433      ;
; 0.557  ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 2.179      ; 2.433      ;
; 0.557  ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 2.179      ; 2.433      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                             ;
+-------+-----------+----------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 1.286 ; i_reset   ; ramControl:sourceRam1Block|o_data[68]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.739      ; 2.292      ;
; 1.286 ; i_reset   ; ramControl:sourceRam1Block|o_data[64]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.739      ; 2.292      ;
; 1.286 ; i_reset   ; ramControl:sourceRam1Block|o_data[63]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.739      ; 2.292      ;
; 1.286 ; i_reset   ; ramControl:sourceRam1Block|o_data[62]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.739      ; 2.292      ;
; 1.286 ; i_reset   ; ramControl:sourceRam1Block|o_data[61]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.739      ; 2.292      ;
; 1.286 ; i_reset   ; ramControl:sourceRam1Block|o_data[60]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.739      ; 2.292      ;
; 1.291 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[14]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.734      ; 2.292      ;
; 1.302 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[13]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.723      ; 2.292      ;
; 1.302 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[15]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.723      ; 2.292      ;
; 1.302 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[16]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.723      ; 2.292      ;
; 1.302 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[17]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.723      ; 2.292      ;
; 1.302 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[18]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.723      ; 2.292      ;
; 1.303 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[2]~_emulated   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.735      ; 2.305      ;
; 1.303 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[3]~_emulated   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.735      ; 2.305      ;
; 1.303 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[4]~_emulated   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.735      ; 2.305      ;
; 1.303 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.735      ; 2.305      ;
; 1.307 ; i_reset   ; ramControl:sourceRam0Block|state_q.load1                       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.728      ; 2.302      ;
; 1.307 ; i_reset   ; ramControl:sourceRam0Block|state_q.load2                       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.728      ; 2.302      ;
; 1.307 ; i_reset   ; ramControl:sourceRam0Block|state_q.load7                       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.728      ; 2.302      ;
; 1.307 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.728      ; 2.302      ;
; 1.307 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.728      ; 2.302      ;
; 1.307 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.728      ; 2.302      ;
; 1.307 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.728      ; 2.302      ;
; 1.312 ; i_reset   ; ramControl:sourceRam1Block|o_data[69]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 2.295      ;
; 1.312 ; i_reset   ; ramControl:sourceRam1Block|o_data[67]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 2.295      ;
; 1.312 ; i_reset   ; ramControl:sourceRam1Block|o_data[66]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 2.295      ;
; 1.312 ; i_reset   ; ramControl:sourceRam1Block|o_data[65]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.716      ; 2.295      ;
; 1.315 ; i_reset   ; ramControl:sourceRam2Block|o_data[18]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.714      ; 2.296      ;
; 1.315 ; i_reset   ; ramControl:sourceRam2Block|o_data[16]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.714      ; 2.296      ;
; 1.315 ; i_reset   ; ramControl:sourceRam2Block|o_data[13]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.714      ; 2.296      ;
; 1.315 ; i_reset   ; ramControl:sourceRam2Block|o_data[10]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.714      ; 2.296      ;
; 1.317 ; i_reset   ; ramControl:sourceRam2Block|o_data[19]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 2.299      ;
; 1.317 ; i_reset   ; ramControl:sourceRam2Block|o_data[17]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 2.299      ;
; 1.317 ; i_reset   ; ramControl:sourceRam2Block|o_data[15]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 2.299      ;
; 1.317 ; i_reset   ; ramControl:sourceRam2Block|o_data[14]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 2.299      ;
; 1.317 ; i_reset   ; ramControl:sourceRam2Block|o_data[12]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 2.299      ;
; 1.317 ; i_reset   ; ramControl:sourceRam2Block|o_data[11]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 2.299      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[59]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.699      ; 2.289      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[58]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.699      ; 2.289      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[57]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.699      ; 2.289      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[56]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.699      ; 2.289      ;
; 1.323 ; i_reset   ; ramControl:sourceRam0Block|o_data[59]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.710      ; 2.300      ;
; 1.323 ; i_reset   ; ramControl:sourceRam0Block|o_data[58]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.710      ; 2.300      ;
; 1.323 ; i_reset   ; ramControl:sourceRam0Block|o_data[57]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.710      ; 2.300      ;
; 1.323 ; i_reset   ; ramControl:sourceRam0Block|o_data[56]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.710      ; 2.300      ;
; 1.323 ; i_reset   ; ramControl:sourceRam0Block|o_data[55]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.710      ; 2.300      ;
; 1.323 ; i_reset   ; ramControl:sourceRam0Block|o_data[54]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.710      ; 2.300      ;
; 1.323 ; i_reset   ; ramControl:sourceRam0Block|o_data[53]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.710      ; 2.300      ;
; 1.323 ; i_reset   ; ramControl:sourceRam0Block|o_data[52]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.710      ; 2.300      ;
; 1.323 ; i_reset   ; ramControl:sourceRam0Block|o_data[51]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.710      ; 2.300      ;
; 1.323 ; i_reset   ; ramControl:sourceRam0Block|o_data[50]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.710      ; 2.300      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[55]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.699      ; 2.289      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[54]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.699      ; 2.289      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[53]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.699      ; 2.289      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[52]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.699      ; 2.289      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[51]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.699      ; 2.289      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[50]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.699      ; 2.289      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[79]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.704      ; 2.294      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[78]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.701      ; 2.291      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[77]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.704      ; 2.294      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[76]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.704      ; 2.294      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[75]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.704      ; 2.294      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[74]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.701      ; 2.291      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[73]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.701      ; 2.291      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[72]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.701      ; 2.291      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[71]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.701      ; 2.291      ;
; 1.323 ; i_reset   ; ramControl:sourceRam1Block|o_data[70]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.701      ; 2.291      ;
; 1.324 ; i_reset   ; masterControl:masterControlBlock|state_q.startCam              ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.706      ; 2.297      ;
; 1.324 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneCam           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.706      ; 2.297      ;
; 1.324 ; i_reset   ; masterControl:masterControlBlock|state_q.fet1                  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.706      ; 2.297      ;
; 1.324 ; i_reset   ; ramControl:sourceRam1Block|o_data[9]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 2.293      ;
; 1.324 ; i_reset   ; ramControl:sourceRam1Block|o_data[8]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 2.293      ;
; 1.324 ; i_reset   ; ramControl:sourceRam1Block|o_data[7]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 2.293      ;
; 1.324 ; i_reset   ; ramControl:sourceRam1Block|o_data[6]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 2.293      ;
; 1.324 ; i_reset   ; ramControl:sourceRam1Block|o_data[5]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 2.293      ;
; 1.324 ; i_reset   ; ramControl:sourceRam1Block|o_data[4]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 2.293      ;
; 1.324 ; i_reset   ; ramControl:sourceRam1Block|o_data[3]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 2.293      ;
; 1.324 ; i_reset   ; ramControl:sourceRam1Block|o_data[2]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 2.293      ;
; 1.324 ; i_reset   ; ramControl:sourceRam1Block|o_data[1]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 2.293      ;
; 1.324 ; i_reset   ; ramControl:sourceRam1Block|o_data[0]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 2.293      ;
; 1.325 ; i_reset   ; ramControl:sourceRam0Block|o_data[38]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.706      ; 2.298      ;
; 1.325 ; i_reset   ; ramControl:sourceRam0Block|o_data[36]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.706      ; 2.298      ;
; 1.325 ; i_reset   ; ramControl:sourceRam0Block|o_data[27]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.704      ; 2.296      ;
; 1.325 ; i_reset   ; ramControl:sourceRam0Block|o_data[24]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.704      ; 2.296      ;
; 1.325 ; i_reset   ; ramControl:sourceRam0Block|o_data[20]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.704      ; 2.296      ;
; 1.325 ; i_reset   ; ramControl:sourceRam0Block|o_data[33]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.706      ; 2.298      ;
; 1.325 ; i_reset   ; ramControl:sourceRam0Block|o_data[30]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.706      ; 2.298      ;
; 1.326 ; i_reset   ; ramControl:sourceRam0Block|state_q.idle                        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.700      ; 2.293      ;
; 1.326 ; i_reset   ; ramControl:sourceRam0Block|state_q.load8                       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.700      ; 2.293      ;
; 1.326 ; i_reset   ; ramControl:sourceRam0Block|state_q.buffer                      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.700      ; 2.293      ;
; 1.326 ; i_reset   ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.700      ; 2.293      ;
; 1.326 ; i_reset   ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.700      ; 2.293      ;
; 1.326 ; i_reset   ; convolutionControl:convControlBlock|state_q.update~_emulated   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.700      ; 2.293      ;
; 1.326 ; i_reset   ; ramControl:sourceRam0Block|o_data[39]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 2.295      ;
; 1.326 ; i_reset   ; ramControl:sourceRam0Block|o_data[37]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.702      ; 2.295      ;
; 1.326 ; i_reset   ; ramControl:sourceRam1Block|o_data[39]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.703      ; 2.296      ;
; 1.326 ; i_reset   ; ramControl:sourceRam1Block|o_data[38]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.701      ; 2.294      ;
; 1.326 ; i_reset   ; ramControl:sourceRam1Block|o_data[37]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.703      ; 2.296      ;
; 1.326 ; i_reset   ; ramControl:sourceRam1Block|o_data[36]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.703      ; 2.296      ;
; 1.326 ; i_reset   ; ramControl:sourceRam1Block|o_data[35]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.703      ; 2.296      ;
+-------+-----------+----------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+-------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                     ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 1.326 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.297      ;
; 1.326 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.297      ;
; 1.326 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.297      ;
; 1.326 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.297      ;
; 1.326 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.297      ;
; 1.326 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.297      ;
; 1.326 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[7]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.297      ;
; 1.326 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[8]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.297      ;
; 1.334 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.294      ;
; 1.334 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[10] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.294      ;
; 1.334 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[11] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.294      ;
; 1.334 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[13] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.294      ;
; 1.334 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[14] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.294      ;
; 1.334 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[15] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.294      ;
; 1.334 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[16] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.294      ;
; 1.334 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[17] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.294      ;
; 1.334 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[12] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.294      ;
; 1.355 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.675      ; 2.297      ;
; 1.472 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.443      ;
; 1.472 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.443      ;
; 1.472 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.443      ;
; 1.472 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.443      ;
; 1.472 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.443      ;
; 1.472 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.443      ;
; 1.472 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[7]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.443      ;
; 1.472 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[8]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.704      ; 2.443      ;
; 1.480 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.440      ;
; 1.480 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[10] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.440      ;
; 1.480 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[11] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.440      ;
; 1.480 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[13] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.440      ;
; 1.480 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[14] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.440      ;
; 1.480 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[15] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.440      ;
; 1.480 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[16] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.440      ;
; 1.480 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[17] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.440      ;
; 1.480 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[12] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.693      ; 2.440      ;
; 1.501 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.675      ; 2.443      ;
+-------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                         ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                 ; Note                                                          ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; 50.29 MHz  ; 50.29 MHz       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ;                                                               ;
; 79.49 MHz  ; 79.49 MHz       ; i_reset                                                    ;                                                               ;
; 140.43 MHz ; 140.43 MHz      ; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ;                                                               ;
; 156.3 MHz  ; 156.3 MHz       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ;                                                               ;
; 266.67 MHz ; 250.0 MHz       ; i_pclk                                                     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                   ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; -19.509 ; -639.255      ;
; i_reset                                                    ; -5.790  ; -85.398       ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -5.398  ; -117.199      ;
; i_pclk                                                     ; -2.750  ; -93.496       ;
; writeBackControl:writeBackControlBlock|state_q.finish      ; -1.409  ; -1.409        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 34.545  ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 0.257 ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 0.300 ; 0.000         ;
; i_pclk                                                     ; 0.312 ; 0.000         ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.312 ; 0.000         ;
; i_reset                                                    ; 0.823 ; 0.000         ;
; writeBackControl:writeBackControlBlock|state_q.finish      ; 1.024 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                               ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; -2.062 ; -36.711       ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; -1.864 ; -575.617      ;
; i_pclk                                                     ; 0.080  ; 0.000         ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.450  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.473 ; -32.128       ;
; i_pclk                                                     ; -0.087 ; -7.305        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 1.089  ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 1.125  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; i_pclk                                                     ; -3.000 ; -87.000       ;
; i_reset                                                    ; -3.000 ; -3.000        ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -1.000 ; -68.000       ;
; writeBackControl:writeBackControlBlock|state_q.finish      ; 0.427  ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 4.739  ; 0.000         ;
; i_clk50                                                    ; 9.817  ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 20.576 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+---------+--------------------------------------------------------+-------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                         ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+-------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -19.509 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 19.964     ;
; -19.490 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 19.945     ;
; -19.377 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.333      ; 20.145     ;
; -19.131 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.333      ; 19.899     ;
; -18.952 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.333      ; 19.720     ;
; -18.939 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.333      ; 19.707     ;
; -18.906 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[5] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.333      ; 19.674     ;
; -18.899 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.020      ; 19.854     ;
; -18.880 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.020      ; 19.835     ;
; -18.874 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.035     ; 17.774     ;
; -18.855 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -2.035     ; 17.755     ;
; -18.834 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.991     ; 17.778     ;
; -18.825 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.985     ; 17.775     ;
; -18.815 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.991     ; 17.759     ;
; -18.806 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.985     ; 17.756     ;
; -18.786 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[3] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.333      ; 19.554     ;
; -18.767 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.333      ; 20.035     ;
; -18.762 ; convolutionControl:convControlBlock|state_q.readRam~1  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.916     ; 17.781     ;
; -18.762 ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.919     ; 17.778     ;
; -18.760 ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.918     ; 17.777     ;
; -18.758 ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.917     ; 17.776     ;
; -18.756 ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.915     ; 17.776     ;
; -18.754 ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.915     ; 17.774     ;
; -18.754 ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.915     ; 17.774     ;
; -18.754 ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.911     ; 17.778     ;
; -18.748 ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.918     ; 17.765     ;
; -18.745 ; convolutionControl:convControlBlock|state_q.idle~1     ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.917     ; 17.763     ;
; -18.743 ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.911     ; 17.767     ;
; -18.743 ; convolutionControl:convControlBlock|state_q.setWrite~1 ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.902     ; 17.776     ;
; -18.743 ; convolutionControl:convControlBlock|state_q.readRam~1  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.916     ; 17.762     ;
; -18.743 ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.919     ; 17.759     ;
; -18.742 ; convolutionControl:convControlBlock|state_q.update~1   ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.903     ; 17.774     ;
; -18.742 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.722     ; 17.955     ;
; -18.741 ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.918     ; 17.758     ;
; -18.739 ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.917     ; 17.757     ;
; -18.738 ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.907     ; 17.766     ;
; -18.737 ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.915     ; 17.757     ;
; -18.735 ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.915     ; 17.755     ;
; -18.735 ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.915     ; 17.755     ;
; -18.735 ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.911     ; 17.759     ;
; -18.729 ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.918     ; 17.746     ;
; -18.726 ; convolutionControl:convControlBlock|state_q.idle~1     ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.917     ; 17.744     ;
; -18.724 ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.911     ; 17.748     ;
; -18.724 ; convolutionControl:convControlBlock|state_q.setWrite~1 ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.902     ; 17.757     ;
; -18.723 ; convolutionControl:convControlBlock|state_q.update~1   ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.903     ; 17.755     ;
; -18.719 ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.907     ; 17.747     ;
; -18.702 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.678     ; 17.959     ;
; -18.693 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.672     ; 17.956     ;
; -18.666 ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.915     ; 17.686     ;
; -18.655 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[1] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 19.110     ;
; -18.647 ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.915     ; 17.667     ;
; -18.633 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[0] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 19.088     ;
; -18.630 ; convolutionControl:convControlBlock|state_q.readRam~1  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.603     ; 17.962     ;
; -18.630 ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.606     ; 17.959     ;
; -18.628 ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.605     ; 17.958     ;
; -18.626 ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 17.957     ;
; -18.624 ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.602     ; 17.957     ;
; -18.622 ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.602     ; 17.955     ;
; -18.622 ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.602     ; 17.955     ;
; -18.622 ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.598     ; 17.959     ;
; -18.616 ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.605     ; 17.946     ;
; -18.613 ; convolutionControl:convControlBlock|state_q.idle~1     ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 17.944     ;
; -18.611 ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.598     ; 17.948     ;
; -18.611 ; convolutionControl:convControlBlock|state_q.setWrite~1 ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.589     ; 17.957     ;
; -18.610 ; convolutionControl:convControlBlock|state_q.update~1   ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.590     ; 17.955     ;
; -18.606 ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.594     ; 17.947     ;
; -18.534 ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.602     ; 17.867     ;
; -18.521 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.333      ; 19.789     ;
; -18.496 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.722     ; 17.709     ;
; -18.456 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.678     ; 17.713     ;
; -18.447 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.672     ; 17.710     ;
; -18.384 ; convolutionControl:convControlBlock|state_q.readRam~1  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.603     ; 17.716     ;
; -18.384 ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.606     ; 17.713     ;
; -18.382 ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.605     ; 17.712     ;
; -18.380 ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 17.711     ;
; -18.378 ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.602     ; 17.711     ;
; -18.376 ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.602     ; 17.709     ;
; -18.376 ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.602     ; 17.709     ;
; -18.376 ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.598     ; 17.713     ;
; -18.370 ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.605     ; 17.700     ;
; -18.367 ; convolutionControl:convControlBlock|state_q.idle~1     ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.604     ; 17.698     ;
; -18.365 ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.598     ; 17.702     ;
; -18.365 ; convolutionControl:convControlBlock|state_q.setWrite~1 ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.589     ; 17.711     ;
; -18.364 ; convolutionControl:convControlBlock|state_q.update~1   ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.590     ; 17.709     ;
; -18.360 ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.594     ; 17.701     ;
; -18.342 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.333      ; 19.610     ;
; -18.329 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.333      ; 19.597     ;
; -18.317 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.722     ; 17.530     ;
; -18.304 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.722     ; 17.517     ;
; -18.296 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[5] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.333      ; 19.564     ;
; -18.288 ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.602     ; 17.621     ;
; -18.277 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.678     ; 17.534     ;
; -18.271 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[5] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.722     ; 17.484     ;
; -18.268 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.672     ; 17.531     ;
; -18.264 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.678     ; 17.521     ;
; -18.255 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.672     ; 17.518     ;
; -18.231 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[5] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.678     ; 17.488     ;
; -18.222 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[5] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.672     ; 17.485     ;
; -18.205 ; convolutionControl:convControlBlock|state_q.readRam~1  ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.603     ; 17.537     ;
; -18.205 ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.606     ; 17.534     ;
+---------+--------------------------------------------------------+-------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_reset'                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -5.790 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 0.500        ; 1.877      ; 7.511      ;
; -5.610 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.511      ; 7.375      ;
; -5.599 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.511      ; 7.364      ;
; -5.200 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 0.500        ; 1.877      ; 6.919      ;
; -5.188 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; 1.877      ; 7.409      ;
; -5.167 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 0.500        ; 1.880      ; 6.893      ;
; -5.160 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 0.500        ; 1.877      ; 6.880      ;
; -5.136 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.159     ; 5.321      ;
; -5.096 ; convolutionControl:convControlBlock|addrLocal_q[0]~45         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.115     ; 5.325      ;
; -5.089 ; i_reset                                                       ; convolutionControl:convControlBlock|state_q.update~1   ; i_reset                                              ; i_reset     ; 0.500        ; 1.866      ; 6.798      ;
; -5.087 ; convolutionControl:convControlBlock|state_q.waitDone~1        ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.109     ; 5.322      ;
; -5.038 ; convolutionControl:convControlBlock|addrLocal_q[3]~33         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.057     ; 5.325      ;
; -5.032 ; convolutionControl:convControlBlock|addrLocal_q[5]~25         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.053     ; 5.323      ;
; -5.030 ; convolutionControl:convControlBlock|addrLocal_q[4]~29         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.053     ; 5.321      ;
; -5.028 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; i_reset                                              ; i_reset     ; 0.500        ; 1.879      ; 6.746      ;
; -5.024 ; convolutionControl:convControlBlock|addrLocal_q[2]~37         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.056     ; 5.312      ;
; -5.024 ; convolutionControl:convControlBlock|state_q.readRam~1         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.040     ; 5.328      ;
; -5.022 ; convolutionControl:convControlBlock|addrLocal_q[8]~13         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.042     ; 5.324      ;
; -5.020 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.511      ; 6.783      ;
; -5.020 ; convolutionControl:convControlBlock|addrLocal_q[9]~9          ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.041     ; 5.323      ;
; -5.018 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; i_reset                                              ; i_reset     ; 0.500        ; 1.880      ; 6.740      ;
; -5.016 ; convolutionControl:convControlBlock|addrLocal_q[11]~1         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.039     ; 5.321      ;
; -5.016 ; convolutionControl:convControlBlock|addrLocal_q[10]~5         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.039     ; 5.321      ;
; -5.016 ; convolutionControl:convControlBlock|addrLocal_q[1]~41         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.035     ; 5.325      ;
; -5.009 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.511      ; 6.772      ;
; -5.007 ; convolutionControl:convControlBlock|state_q.idle~1            ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.041     ; 5.310      ;
; -5.005 ; convolutionControl:convControlBlock|addrLocal_q[6]~21         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.035     ; 5.314      ;
; -5.005 ; convolutionControl:convControlBlock|state_q.setWrite~1        ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.026     ; 5.323      ;
; -5.004 ; convolutionControl:convControlBlock|state_q.update~1          ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.027     ; 5.321      ;
; -5.000 ; convolutionControl:convControlBlock|addrLocal_q[7]~17         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.031     ; 5.313      ;
; -4.987 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.514      ; 6.757      ;
; -4.980 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.511      ; 6.744      ;
; -4.976 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.514      ; 6.746      ;
; -4.969 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.511      ; 6.733      ;
; -4.935 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; i_reset                                              ; i_reset     ; 0.500        ; 1.874      ; 6.655      ;
; -4.909 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|state_q.update~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.500      ; 6.662      ;
; -4.898 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|state_q.update~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.500      ; 6.651      ;
; -4.848 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.513      ; 6.610      ;
; -4.838 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.514      ; 6.604      ;
; -4.837 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.513      ; 6.599      ;
; -4.827 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.514      ; 6.593      ;
; -4.794 ; i_reset                                                       ; convolutionControl:convControlBlock|state_q.idle~1     ; i_reset                                              ; i_reset     ; 0.500        ; 1.879      ; 6.525      ;
; -4.765 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; i_reset                                              ; i_reset     ; 0.500        ; 1.870      ; 6.223      ;
; -4.755 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.508      ; 6.519      ;
; -4.744 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.508      ; 6.508      ;
; -4.706 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; i_reset                                              ; i_reset     ; 0.500        ; 1.950      ; 6.363      ;
; -4.681 ; convolutionControl:convControlBlock|state_q.finish~_emulated  ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.185      ; 6.120      ;
; -4.677 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; i_reset                                              ; i_reset     ; 0.500        ; 1.877      ; 6.397      ;
; -4.667 ; ramControl:sourceRam0Block|state_q.buffer                     ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.184      ; 6.105      ;
; -4.665 ; convolutionControl:convControlBlock|state_q.readRam~_emulated ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.185      ; 6.104      ;
; -4.614 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|state_q.idle~1     ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.513      ; 6.389      ;
; -4.603 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|state_q.idle~1     ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.513      ; 6.378      ;
; -4.598 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; 1.877      ; 6.817      ;
; -4.577 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.504      ; 6.079      ;
; -4.570 ; i_reset                                                       ; convolutionControl:convControlBlock|state_q.waitDone~1 ; i_reset                                              ; i_reset     ; 0.500        ; 1.944      ; 6.218      ;
; -4.566 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.504      ; 6.068      ;
; -4.565 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 1.000        ; 1.880      ; 6.791      ;
; -4.560 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.173     ; 4.729      ;
; -4.558 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; 1.877      ; 6.778      ;
; -4.535 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; i_reset                                              ; i_reset     ; 0.500        ; 1.874      ; 6.262      ;
; -4.527 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 1.000        ; -0.170     ; 4.703      ;
; -4.526 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.584      ; 6.227      ;
; -4.520 ; convolutionControl:convControlBlock|addrLocal_q[0]~45         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.129     ; 4.733      ;
; -4.515 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.584      ; 6.216      ;
; -4.511 ; convolutionControl:convControlBlock|state_q.waitDone~1        ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.123     ; 4.730      ;
; -4.506 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.159     ; 4.690      ;
; -4.497 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.511      ; 6.261      ;
; -4.487 ; i_reset                                                       ; convolutionControl:convControlBlock|state_q.update~1   ; i_reset                                              ; i_reset     ; 1.000        ; 1.866      ; 6.696      ;
; -4.487 ; convolutionControl:convControlBlock|addrLocal_q[0]~45         ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 1.000        ; -0.126     ; 4.707      ;
; -4.486 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.511      ; 6.250      ;
; -4.480 ; i_reset                                                       ; convolutionControl:convControlBlock|state_q.setWrite~1 ; i_reset                                              ; i_reset     ; 0.500        ; 1.864      ; 6.184      ;
; -4.478 ; convolutionControl:convControlBlock|state_q.waitDone~1        ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 1.000        ; -0.120     ; 4.704      ;
; -4.475 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; i_reset                                              ; i_reset     ; 0.500        ; 1.881      ; 6.203      ;
; -4.466 ; convolutionControl:convControlBlock|addrLocal_q[0]~45         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.115     ; 4.694      ;
; -4.457 ; convolutionControl:convControlBlock|state_q.waitDone~1        ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.109     ; 4.691      ;
; -4.448 ; convolutionControl:convControlBlock|state_q.readRam~1         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.054     ; 4.736      ;
; -4.446 ; convolutionControl:convControlBlock|addrLocal_q[8]~13         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.056     ; 4.732      ;
; -4.444 ; convolutionControl:convControlBlock|addrLocal_q[9]~9          ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.055     ; 4.731      ;
; -4.440 ; convolutionControl:convControlBlock|addrLocal_q[11]~1         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.053     ; 4.729      ;
; -4.440 ; convolutionControl:convControlBlock|addrLocal_q[10]~5         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.053     ; 4.729      ;
; -4.440 ; convolutionControl:convControlBlock|addrLocal_q[1]~41         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.049     ; 4.733      ;
; -4.435 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|state_q.update~1   ; i_reset                                              ; i_reset     ; 1.000        ; -0.170     ; 4.608      ;
; -4.434 ; convolutionControl:convControlBlock|addrLocal_q[3]~33         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.043     ; 4.733      ;
; -4.431 ; convolutionControl:convControlBlock|state_q.idle~1            ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.055     ; 4.718      ;
; -4.429 ; convolutionControl:convControlBlock|addrLocal_q[6]~21         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.049     ; 4.722      ;
; -4.429 ; convolutionControl:convControlBlock|state_q.setWrite~1        ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.040     ; 4.731      ;
; -4.428 ; convolutionControl:convControlBlock|addrLocal_q[5]~25         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.039     ; 4.731      ;
; -4.428 ; convolutionControl:convControlBlock|state_q.update~1          ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.041     ; 4.729      ;
; -4.426 ; convolutionControl:convControlBlock|addrLocal_q[4]~29         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.039     ; 4.729      ;
; -4.426 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; i_reset                                              ; i_reset     ; 1.000        ; 1.879      ; 6.644      ;
; -4.424 ; convolutionControl:convControlBlock|addrLocal_q[7]~17         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.045     ; 4.721      ;
; -4.420 ; convolutionControl:convControlBlock|addrLocal_q[2]~37         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.042     ; 4.720      ;
; -4.416 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; i_reset                                              ; i_reset     ; 1.000        ; 1.880      ; 6.638      ;
; -4.415 ; convolutionControl:convControlBlock|state_q.readRam~1         ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 1.000        ; -0.051     ; 4.710      ;
; -4.413 ; convolutionControl:convControlBlock|addrLocal_q[8]~13         ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 1.000        ; -0.053     ; 4.706      ;
; -4.411 ; convolutionControl:convControlBlock|addrLocal_q[9]~9          ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 1.000        ; -0.052     ; 4.705      ;
; -4.408 ; convolutionControl:convControlBlock|addrLocal_q[3]~33         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.057     ; 4.694      ;
; -4.407 ; convolutionControl:convControlBlock|addrLocal_q[11]~1         ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 1.000        ; -0.050     ; 4.703      ;
; -4.407 ; convolutionControl:convControlBlock|addrLocal_q[10]~5         ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 1.000        ; -0.050     ; 4.703      ;
; -4.407 ; convolutionControl:convControlBlock|addrLocal_q[1]~41         ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 1.000        ; -0.046     ; 4.707      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                      ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -5.398 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.061     ; 6.332      ;
; -5.379 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.061     ; 6.313      ;
; -5.360 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.061     ; 6.294      ;
; -5.342 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 6.282      ;
; -5.341 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.061     ; 6.275      ;
; -5.333 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 6.273      ;
; -5.314 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 6.249      ;
; -5.314 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 6.249      ;
; -5.304 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 6.239      ;
; -5.304 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 6.244      ;
; -5.295 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 6.230      ;
; -5.295 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 6.230      ;
; -5.295 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 6.235      ;
; -5.289 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 6.224      ;
; -5.258 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 6.199      ;
; -5.258 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 6.199      ;
; -5.249 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 6.190      ;
; -5.249 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 6.190      ;
; -5.245 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 6.186      ;
; -5.240 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 6.181      ;
; -5.182 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 6.122      ;
; -5.157 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.061     ; 6.091      ;
; -5.144 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 6.084      ;
; -5.142 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.061     ; 6.076      ;
; -5.127 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 6.067      ;
; -5.121 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 6.061      ;
; -5.119 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.061     ; 6.053      ;
; -5.119 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 6.059      ;
; -5.112 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.061     ; 6.046      ;
; -5.104 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.061     ; 6.038      ;
; -5.101 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 6.042      ;
; -5.098 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 6.039      ;
; -5.098 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 6.039      ;
; -5.095 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 6.030      ;
; -5.089 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 6.029      ;
; -5.083 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 6.023      ;
; -5.081 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 6.021      ;
; -5.078 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.061     ; 6.012      ;
; -5.074 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.061     ; 6.008      ;
; -5.073 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 6.008      ;
; -5.073 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 6.008      ;
; -5.068 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 6.009      ;
; -5.066 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 6.007      ;
; -5.058 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.993      ;
; -5.058 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.993      ;
; -5.057 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.992      ;
; -5.052 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.987      ;
; -5.051 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.986      ;
; -5.043 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.984      ;
; -5.043 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.984      ;
; -5.042 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 5.982      ;
; -5.040 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.061     ; 5.974      ;
; -5.038 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.973      ;
; -5.037 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.972      ;
; -5.037 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.978      ;
; -5.037 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.978      ;
; -5.036 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.971      ;
; -5.035 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.976      ;
; -5.035 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.976      ;
; -5.030 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 5.970      ;
; -5.028 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.963      ;
; -5.028 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.963      ;
; -5.023 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.958      ;
; -5.011 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.059     ; 5.947      ;
; -5.011 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.059     ; 5.947      ;
; -5.007 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.059     ; 5.943      ;
; -5.004 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 5.944      ;
; -5.003 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 5.943      ;
; -5.000 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.941      ;
; -4.994 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.929      ;
; -4.994 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.929      ;
; -4.993 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.928      ;
; -4.993 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.934      ;
; -4.992 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.933      ;
; -4.992 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 5.932      ;
; -4.989 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.924      ;
; -4.988 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.929      ;
; -4.987 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.928      ;
; -4.965 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 5.905      ;
; -4.958 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.899      ;
; -4.958 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.899      ;
; -4.953 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.894      ;
; -4.950 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.891      ;
; -4.946 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.887      ;
; -4.946 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.887      ;
; -4.919 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.860      ;
; -4.919 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.860      ;
; -4.884 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.825      ;
; -4.881 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.816      ;
; -4.876 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 5.816      ;
; -4.869 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 5.809      ;
; -4.849 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.790      ;
; -4.848 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.789      ;
; -4.843 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.060     ; 5.778      ;
; -4.838 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 5.778      ;
; -4.831 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 5.771      ;
; -4.816 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.757      ;
; -4.815 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.055     ; 5.755      ;
; -4.815 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.756      ;
; -4.814 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.054     ; 5.755      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_pclk'                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.750 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.695      ;
; -2.745 ; cameraRead:cameraReadBlock|o_yIndex[9]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.689      ;
; -2.730 ; cameraRead:cameraReadBlock|o_yIndex[8]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.674      ;
; -2.682 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.627      ;
; -2.677 ; cameraRead:cameraReadBlock|o_yIndex[9]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.621      ;
; -2.662 ; cameraRead:cameraReadBlock|o_yIndex[8]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.606      ;
; -2.633 ; cameraRead:cameraReadBlock|o_yIndex[1]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.577      ;
; -2.623 ; cameraRead:cameraReadBlock|o_yIndex[4]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.567      ;
; -2.604 ; cameraRead:cameraReadBlock|o_yIndex[7]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.548      ;
; -2.599 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.544      ;
; -2.588 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.533      ;
; -2.565 ; cameraRead:cameraReadBlock|o_yIndex[1]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.509      ;
; -2.564 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.509      ;
; -2.557 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.502      ;
; -2.555 ; cameraRead:cameraReadBlock|o_yIndex[4]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.499      ;
; -2.536 ; cameraRead:cameraReadBlock|o_yIndex[7]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.480      ;
; -2.531 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.476      ;
; -2.522 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.467      ;
; -2.520 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.465      ;
; -2.511 ; cameraRead:cameraReadBlock|o_yIndex[6]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.455      ;
; -2.496 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.441      ;
; -2.489 ; cameraRead:cameraReadBlock|o_yIndex[3]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.433      ;
; -2.489 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.434      ;
; -2.454 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.399      ;
; -2.443 ; cameraRead:cameraReadBlock|o_yIndex[6]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.387      ;
; -2.431 ; cameraRead:cameraReadBlock|o_xIndex[3]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.376      ;
; -2.421 ; cameraRead:cameraReadBlock|o_yIndex[3]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.365      ;
; -2.404 ; cameraRead:cameraReadBlock|o_yIndex[2]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.348      ;
; -2.385 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.052     ; 3.328      ;
; -2.385 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.052     ; 3.328      ;
; -2.363 ; cameraRead:cameraReadBlock|o_xIndex[3]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.308      ;
; -2.348 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.292      ;
; -2.347 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.291      ;
; -2.343 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.287      ;
; -2.338 ; cameraRead:cameraReadBlock|o_xIndex[1]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.283      ;
; -2.336 ; cameraRead:cameraReadBlock|o_yIndex[2]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.280      ;
; -2.335 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.279      ;
; -2.330 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.052     ; 3.273      ;
; -2.330 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.052     ; 3.273      ;
; -2.293 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.237      ;
; -2.292 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.236      ;
; -2.288 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.232      ;
; -2.280 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.224      ;
; -2.270 ; cameraRead:cameraReadBlock|o_xIndex[1]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.215      ;
; -2.265 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.210      ;
; -2.228 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.052     ; 3.171      ;
; -2.228 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.052     ; 3.171      ;
; -2.221 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.052     ; 3.164      ;
; -2.221 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.052     ; 3.164      ;
; -2.197 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.142      ;
; -2.191 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.135      ;
; -2.190 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.134      ;
; -2.186 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.130      ;
; -2.184 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.128      ;
; -2.183 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.127      ;
; -2.179 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.052     ; 3.122      ;
; -2.179 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.052     ; 3.122      ;
; -2.179 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.123      ;
; -2.178 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.122      ;
; -2.171 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.115      ;
; -2.168 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.052     ; 3.111      ;
; -2.168 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.052     ; 3.111      ;
; -2.166 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.110      ;
; -2.164 ; cameraRead:cameraReadBlock|o_xIndex[6]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.109      ;
; -2.142 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.086      ;
; -2.141 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.085      ;
; -2.141 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.085      ;
; -2.141 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.085      ;
; -2.141 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.085      ;
; -2.141 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.085      ;
; -2.141 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.085      ;
; -2.137 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.081      ;
; -2.131 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.075      ;
; -2.130 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.074      ;
; -2.129 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.073      ;
; -2.128 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.052     ; 3.071      ;
; -2.128 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.052     ; 3.071      ;
; -2.126 ; cameraRead:cameraReadBlock|o_yIndex[5]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.070      ;
; -2.126 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.070      ;
; -2.118 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.062      ;
; -2.111 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.055      ;
; -2.100 ; cameraRead:cameraReadBlock|o_yIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.053     ; 3.042      ;
; -2.100 ; cameraRead:cameraReadBlock|o_yIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.053     ; 3.042      ;
; -2.096 ; cameraRead:cameraReadBlock|o_xIndex[6]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.050     ; 3.041      ;
; -2.095 ; cameraRead:cameraReadBlock|o_xIndex[3]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.052     ; 3.038      ;
; -2.095 ; cameraRead:cameraReadBlock|o_xIndex[3]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.052     ; 3.038      ;
; -2.091 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.035      ;
; -2.090 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.034      ;
; -2.086 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.030      ;
; -2.086 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.030      ;
; -2.086 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.030      ;
; -2.086 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.030      ;
; -2.086 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.030      ;
; -2.086 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.030      ;
; -2.085 ; cameraRead:cameraReadBlock|o_yIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.053     ; 3.027      ;
; -2.085 ; cameraRead:cameraReadBlock|o_yIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.053     ; 3.027      ;
; -2.078 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.051     ; 3.022      ;
; -2.077 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.055     ; 3.017      ;
; -2.077 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.055     ; 3.017      ;
; -2.070 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.055     ; 3.010      ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'writeBackControl:writeBackControlBlock|state_q.finish'                                                                                                                                                                                          ;
+--------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                          ; Launch Clock                                         ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.409 ; writeBackControl:writeBackControlBlock|state_q.setSdram0 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 1.000        ; -0.042     ; 1.639      ;
; -1.350 ; writeBackControl:writeBackControlBlock|state_q.setSdram1 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 1.000        ; -0.042     ; 1.580      ;
; -1.327 ; writeBackControl:writeBackControlBlock|state_q.setSdram2 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 1.000        ; -0.042     ; 1.557      ;
+--------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 34.545 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.355     ; 6.761      ;
; 34.545 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.355     ; 6.761      ;
; 34.545 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.355     ; 6.761      ;
; 34.545 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.355     ; 6.761      ;
; 34.545 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.355     ; 6.761      ;
; 34.545 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.355     ; 6.761      ;
; 34.545 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.355     ; 6.761      ;
; 34.545 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.355     ; 6.761      ;
; 34.545 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.355     ; 6.761      ;
; 34.545 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.355     ; 6.761      ;
; 34.545 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.355     ; 6.761      ;
; 34.580 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.357     ; 6.724      ;
; 34.580 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.357     ; 6.724      ;
; 34.580 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.357     ; 6.724      ;
; 34.580 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.357     ; 6.724      ;
; 34.580 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.357     ; 6.724      ;
; 34.580 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.357     ; 6.724      ;
; 34.580 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.357     ; 6.724      ;
; 34.580 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.357     ; 6.724      ;
; 34.604 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.336     ; 6.721      ;
; 34.614 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.356     ; 6.691      ;
; 34.614 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.356     ; 6.691      ;
; 34.614 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.356     ; 6.691      ;
; 34.614 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.356     ; 6.691      ;
; 34.614 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.356     ; 6.691      ;
; 34.623 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.356     ; 6.682      ;
; 34.623 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.356     ; 6.682      ;
; 34.623 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.356     ; 6.682      ;
; 34.623 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.356     ; 6.682      ;
; 34.623 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.356     ; 6.682      ;
; 34.623 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.356     ; 6.682      ;
; 34.623 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.356     ; 6.682      ;
; 34.633 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.354     ; 6.674      ;
; 34.707 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.336     ; 6.618      ;
; 34.753 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.336     ; 6.572      ;
; 34.855 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.336     ; 6.470      ;
; 34.953 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.336     ; 6.372      ;
; 35.053 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.336     ; 6.272      ;
; 35.074 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.336     ; 6.251      ;
; 35.099 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.336     ; 6.226      ;
; 35.184 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.335     ; 6.142      ;
; 35.184 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.335     ; 6.142      ;
; 35.184 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.335     ; 6.142      ;
; 35.184 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.335     ; 6.142      ;
; 35.184 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.335     ; 6.142      ;
; 35.184 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.335     ; 6.142      ;
; 35.184 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.335     ; 6.142      ;
; 35.184 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.335     ; 6.142      ;
; 35.408 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.337     ; 5.916      ;
; 35.408 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.337     ; 5.916      ;
; 35.408 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.337     ; 5.916      ;
; 35.408 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.337     ; 5.916      ;
; 35.408 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.337     ; 5.916      ;
; 35.408 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.337     ; 5.916      ;
; 35.408 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.337     ; 5.916      ;
; 35.408 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.337     ; 5.916      ;
; 35.886 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.336     ; 5.439      ;
; 36.009 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.336     ; 5.316      ;
; 36.156 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.336     ; 5.169      ;
; 36.513 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.336     ; 4.812      ;
; 36.766 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.058     ; 4.837      ;
; 36.766 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.058     ; 4.837      ;
; 36.766 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.058     ; 4.837      ;
; 36.769 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.058     ; 4.834      ;
; 36.770 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.058     ; 4.833      ;
; 36.773 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.058     ; 4.830      ;
; 36.776 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.058     ; 4.827      ;
; 36.783 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.058     ; 4.820      ;
; 36.792 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.813      ;
; 36.793 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.812      ;
; 36.794 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.811      ;
; 36.795 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.810      ;
; 36.821 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.058     ; 4.782      ;
; 36.827 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.058     ; 4.776      ;
; 36.838 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.768      ;
; 36.840 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.766      ;
; 36.891 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.055     ; 4.715      ;
; 36.917 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.688      ;
; 37.045 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.560      ;
; 37.083 ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 4.181      ;
; 37.094 ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 4.170      ;
; 37.123 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 4.141      ;
; 37.138 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 4.126      ;
; 37.142 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.463      ;
; 37.145 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.369     ; 4.147      ;
; 37.211 ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 4.053      ;
; 37.222 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 4.042      ;
; 37.222 ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 4.042      ;
; 37.246 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.353      ;
; 37.251 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 4.013      ;
; 37.251 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.348      ;
; 37.266 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 3.998      ;
; 37.273 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.369     ; 4.019      ;
; 37.273 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.332      ;
; 37.328 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]                                                                              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.062     ; 4.271      ;
; 37.338 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[5]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.056     ; 4.267      ;
; 37.341 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 3.923      ;
; 37.350 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.397     ; 3.914      ;
; 37.365 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.058     ; 4.238      ;
; 37.365 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.058     ; 4.238      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                               ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.257 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.367      ; 1.048      ;
; 0.260 ; writeBackControl:writeBackControlBlock|state_q.finish       ; writeBackControl:writeBackControlBlock|addrLocal_q[14]      ; writeBackControl:writeBackControlBlock|state_q.finish      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.723      ; 1.397      ;
; 0.272 ; writeBackControl:writeBackControlBlock|state_q.finish       ; writeBackControl:writeBackControlBlock|addrLocal_q[12]      ; writeBackControl:writeBackControlBlock|state_q.finish      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.688      ; 1.374      ;
; 0.291 ; writeBackControl:writeBackControlBlock|state_q.finish       ; writeBackControl:writeBackControlBlock|state_q.idle         ; writeBackControl:writeBackControlBlock|state_q.finish      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.362      ; 1.067      ;
; 0.298 ; writeBackControl:writeBackControlBlock|addrLocal_q[13]      ; writeBackControl:writeBackControlBlock|addrLocal_q[13]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; writeBackControl:writeBackControlBlock|addrLocal_q[18]      ; writeBackControl:writeBackControlBlock|addrLocal_q[18]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; writeBackControl:writeBackControlBlock|addrLocal_q[15]      ; writeBackControl:writeBackControlBlock|addrLocal_q[15]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; writeBackControl:writeBackControlBlock|addrLocal_q[16]      ; writeBackControl:writeBackControlBlock|addrLocal_q[16]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; writeBackControl:writeBackControlBlock|addrLocal_q[17]      ; writeBackControl:writeBackControlBlock|addrLocal_q[17]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; writeBackControl:writeBackControlBlock|addrLocal_q[1]       ; writeBackControl:writeBackControlBlock|addrLocal_q[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; writeBackControl:writeBackControlBlock|addrLocal_q[2]       ; writeBackControl:writeBackControlBlock|addrLocal_q[2]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; writeBackControl:writeBackControlBlock|addrLocal_q[3]       ; writeBackControl:writeBackControlBlock|addrLocal_q[3]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; writeBackControl:writeBackControlBlock|addrLocal_q[4]       ; writeBackControl:writeBackControlBlock|addrLocal_q[4]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; writeBackControl:writeBackControlBlock|addrLocal_q[5]       ; writeBackControl:writeBackControlBlock|addrLocal_q[5]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; writeBackControl:writeBackControlBlock|addrLocal_q[6]       ; writeBackControl:writeBackControlBlock|addrLocal_q[6]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; writeBackControl:writeBackControlBlock|addrLocal_q[14]      ; writeBackControl:writeBackControlBlock|addrLocal_q[14]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fetchingControl:fetchingControlBlock|addrLocal_q[13]        ; fetchingControl:fetchingControlBlock|addrLocal_q[13]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fetchingControl:fetchingControlBlock|addrLocal_q[12]        ; fetchingControl:fetchingControlBlock|addrLocal_q[12]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fetchingControl:fetchingControlBlock|addrLocal_q[11]        ; fetchingControl:fetchingControlBlock|addrLocal_q[11]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fetchingControl:fetchingControlBlock|addrLocal_q[10]        ; fetchingControl:fetchingControlBlock|addrLocal_q[10]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fetchingControl:fetchingControlBlock|addrLocal_q[8]         ; fetchingControl:fetchingControlBlock|addrLocal_q[8]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fetchingControl:fetchingControlBlock|addrLocal_q[7]         ; fetchingControl:fetchingControlBlock|addrLocal_q[7]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fetchingControl:fetchingControlBlock|addrLocal_q[6]         ; fetchingControl:fetchingControlBlock|addrLocal_q[6]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fetchingControl:fetchingControlBlock|addrLocal_q[5]         ; fetchingControl:fetchingControlBlock|addrLocal_q[5]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fetchingControl:fetchingControlBlock|addrLocal_q[4]         ; fetchingControl:fetchingControlBlock|addrLocal_q[4]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fetchingControl:fetchingControlBlock|addrLocal_q[3]         ; fetchingControl:fetchingControlBlock|addrLocal_q[3]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; fetchingControl:fetchingControlBlock|addrLocal_q[0]         ; fetchingControl:fetchingControlBlock|addrLocal_q[0]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; masterControl:masterControlBlock|state_q.waitDoneConv1      ; masterControl:masterControlBlock|state_q.waitDoneConv1      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; masterControl:masterControlBlock|state_q.waitDoneCam        ; masterControl:masterControlBlock|state_q.waitDoneCam        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; averageControl:averageControlBlock|state_q.idle             ; averageControl:averageControlBlock|state_q.idle             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; writeBackControl:writeBackControlBlock|addrLocal_q[7]       ; writeBackControl:writeBackControlBlock|addrLocal_q[7]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; writeBackControl:writeBackControlBlock|addrLocal_q[12]      ; writeBackControl:writeBackControlBlock|addrLocal_q[12]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; writeBackControl:writeBackControlBlock|state_q.waitDone2    ; writeBackControl:writeBackControlBlock|state_q.waitDone2    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; writeBackControl:writeBackControlBlock|state_q.waitDone1    ; writeBackControl:writeBackControlBlock|state_q.waitDone1    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; writeBackControl:writeBackControlBlock|state_q.waitDone0    ; writeBackControl:writeBackControlBlock|state_q.waitDone0    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; fetchingControl:fetchingControlBlock|state_q.waitSdram0     ; fetchingControl:fetchingControlBlock|state_q.waitSdram0     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; fetchingControl:fetchingControlBlock|addrLocal_q[18]        ; fetchingControl:fetchingControlBlock|addrLocal_q[18]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; fetchingControl:fetchingControlBlock|addrLocal_q[17]        ; fetchingControl:fetchingControlBlock|addrLocal_q[17]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; fetchingControl:fetchingControlBlock|addrLocal_q[16]        ; fetchingControl:fetchingControlBlock|addrLocal_q[16]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; fetchingControl:fetchingControlBlock|addrLocal_q[15]        ; fetchingControl:fetchingControlBlock|addrLocal_q[15]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; fetchingControl:fetchingControlBlock|addrLocal_q[14]        ; fetchingControl:fetchingControlBlock|addrLocal_q[14]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; fetchingControl:fetchingControlBlock|addrLocal_q[9]         ; fetchingControl:fetchingControlBlock|addrLocal_q[9]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; fetchingControl:fetchingControlBlock|addrLocal_q[2]         ; fetchingControl:fetchingControlBlock|addrLocal_q[2]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; fetchingControl:fetchingControlBlock|addrLocal_q[1]         ; fetchingControl:fetchingControlBlock|addrLocal_q[1]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; masterControl:masterControlBlock|state_q.waitDoneConv0      ; masterControl:masterControlBlock|state_q.waitDoneConv0      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; masterControl:masterControlBlock|state_q.waitDoneFet1       ; masterControl:masterControlBlock|state_q.waitDoneFet1       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; storeCamControl:controlStoreToSdramBlock|state_q.idle       ; storeCamControl:controlStoreToSdramBlock|state_q.idle       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|addrLocal_q[4]           ; averageControl:averageControlBlock|addrLocal_q[4]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|addrLocal_q[8]           ; averageControl:averageControlBlock|addrLocal_q[8]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|addrLocal_q[11]          ; averageControl:averageControlBlock|addrLocal_q[11]          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|addrLocal_q[10]          ; averageControl:averageControlBlock|addrLocal_q[10]          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|addrLocal_q[9]           ; averageControl:averageControlBlock|addrLocal_q[9]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|addrLocal_q[7]           ; averageControl:averageControlBlock|addrLocal_q[7]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|addrLocal_q[6]           ; averageControl:averageControlBlock|addrLocal_q[6]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|addrLocal_q[5]           ; averageControl:averageControlBlock|addrLocal_q[5]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|addrLocal_q[0]           ; averageControl:averageControlBlock|addrLocal_q[0]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|addrLocal_q[3]           ; averageControl:averageControlBlock|addrLocal_q[3]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|addrLocal_q[2]           ; averageControl:averageControlBlock|addrLocal_q[2]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|addrLocal_q[1]           ; averageControl:averageControlBlock|addrLocal_q[1]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; averageControl:averageControlBlock|state_q.waitDone         ; averageControl:averageControlBlock|state_q.waitDone         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack1 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fetchingControl:fetchingControlBlock|state_q.waitSdram2     ; fetchingControl:fetchingControlBlock|state_q.waitSdram2     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fetchingControl:fetchingControlBlock|state_q.waitSdram1     ; fetchingControl:fetchingControlBlock|state_q.waitSdram1     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdramControlBlock|state_cnt[1]             ; sdram_controller:sdramControlBlock|state_cnt[1]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdramControlBlock|state[2]                 ; sdram_controller:sdramControlBlock|state[2]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdramControlBlock|state_cnt[3]             ; sdram_controller:sdramControlBlock|state_cnt[3]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sdram_controller:sdramControlBlock|command[4]               ; sdram_controller:sdramControlBlock|command[4]               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; storeCamControl:controlStoreToSdramBlock|state_q.wait2      ; storeCamControl:controlStoreToSdramBlock|state_q.wait2      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; storeCamControl:controlStoreToSdramBlock|state_q.wait1      ; storeCamControl:controlStoreToSdramBlock|state_q.wait1      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; storeCamControl:controlStoreToSdramBlock|state_q.wait0      ; storeCamControl:controlStoreToSdramBlock|state_q.wait0      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_controller:sdramControlBlock|state[0]                 ; sdram_controller:sdramControlBlock|state[0]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_controller:sdramControlBlock|state[3]                 ; sdram_controller:sdramControlBlock|state[3]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_controller:sdramControlBlock|state[1]                 ; sdram_controller:sdramControlBlock|state[1]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[0]       ; writeBackControl:writeBackControlBlock|addrLocal_q[0]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[8]       ; writeBackControl:writeBackControlBlock|addrLocal_q[8]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[9]       ; writeBackControl:writeBackControlBlock|addrLocal_q[9]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[10]      ; writeBackControl:writeBackControlBlock|addrLocal_q[10]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|addrLocal_q[11]      ; writeBackControl:writeBackControlBlock|addrLocal_q[11]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; writeBackControl:writeBackControlBlock|state_q.idle         ; writeBackControl:writeBackControlBlock|state_q.idle         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fetchingControl:fetchingControlBlock|state_q.idle           ; fetchingControl:fetchingControlBlock|state_q.idle           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; masterControl:masterControlBlock|state_q.waitDoneFet2       ; masterControl:masterControlBlock|state_q.waitDoneFet2       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; masterControl:masterControlBlock|state_q.waitDoneAve        ; masterControl:masterControlBlock|state_q.waitDoneAve        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; masterControl:masterControlBlock|state_q.waitDoneFet3       ; masterControl:masterControlBlock|state_q.waitDoneFet3       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; sdram_controller:sdramControlBlock|state_cnt[0]             ; sdram_controller:sdramControlBlock|state_cnt[0]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
; 0.327 ; masterControl:masterControlBlock|state_q.waitDoneCam        ; masterControl:masterControlBlock|state_q.fet1               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.539      ;
; 0.339 ; writeBackControl:writeBackControlBlock|state_q.finish       ; writeBackControl:writeBackControlBlock|addrLocal_q[15]      ; writeBackControl:writeBackControlBlock|state_q.finish      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 1.468      ;
; 0.340 ; storeCamControl:controlStoreToSdramBlock|state_q.wait2      ; storeCamControl:controlStoreToSdramBlock|state_q.update     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; storeCamControl:controlStoreToSdramBlock|state_q.wait0      ; storeCamControl:controlStoreToSdramBlock|state_q.setGreen   ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; storeCamControl:controlStoreToSdramBlock|state_q.setBlue    ; storeCamControl:controlStoreToSdramBlock|state_q.wait2      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; writeBackControl:writeBackControlBlock|state_q.finish       ; writeBackControl:writeBackControlBlock|addrLocal_q[13]      ; writeBackControl:writeBackControlBlock|state_q.finish      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 1.469      ;
; 0.340 ; writeBackControl:writeBackControlBlock|state_q.finish       ; writeBackControl:writeBackControlBlock|addrLocal_q[16]      ; writeBackControl:writeBackControlBlock|state_q.finish      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 1.469      ;
; 0.341 ; writeBackControl:writeBackControlBlock|state_q.finish       ; writeBackControl:writeBackControlBlock|addrLocal_q[18]      ; writeBackControl:writeBackControlBlock|state_q.finish      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 1.470      ;
; 0.341 ; writeBackControl:writeBackControlBlock|state_q.finish       ; writeBackControl:writeBackControlBlock|addrLocal_q[17]      ; writeBackControl:writeBackControlBlock|state_q.finish      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 1.470      ;
; 0.345 ; fetchingControl:fetchingControlBlock|state_q.waitSdram1     ; fetchingControl:fetchingControlBlock|state_q.setRam1        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; averageControl:averageControlBlock|state_q.waitDone         ; averageControl:averageControlBlock|state_q.writeAdd         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2 ; masterControl:masterControlBlock|state_q.update2            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.545      ;
; 0.352 ; fetchingControl:fetchingControlBlock|state_q.waitSdram2     ; fetchingControl:fetchingControlBlock|state_q.setRam2        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.551      ;
; 0.353 ; ramControl:sourceRam0Block|state_q.load4                    ; ramControl:sourceRam0Block|state_q.load5                    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.552      ;
; 0.356 ; sdram_controller:sdramControlBlock|wr_data_r[0]             ; sdram_controller:sdramControlBlock|rd_data_r[0]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.555      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.300 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.301 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.806      ;
; 0.309 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.814      ;
; 0.310 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.815      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.818      ;
; 0.315 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.820      ;
; 0.320 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.825      ;
; 0.323 ; cameraStartConfig:controlStartConfigCameraBlock|counter[17]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[17]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.535      ;
; 0.339 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.341 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.541      ;
; 0.354 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.859      ;
; 0.359 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.558      ;
; 0.361 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.560      ;
; 0.365 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 0.870      ;
; 0.372 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.571      ;
; 0.380 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_START_SIGNAL                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.579      ;
; 0.382 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.581      ;
; 0.391 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.590      ;
; 0.431 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
; 0.433 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.632      ;
; 0.437 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.636      ;
; 0.466 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.475 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.674      ;
; 0.476 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.715      ;
; 0.485 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.683      ;
; 0.488 ; cameraStartConfig:controlStartConfigCameraBlock|counter[14]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[14]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.700      ;
; 0.490 ; cameraStartConfig:controlStartConfigCameraBlock|counter[15]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[15]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.702      ;
; 0.490 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.689      ;
; 0.491 ; cameraStartConfig:controlStartConfigCameraBlock|counter[16]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[16]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.703      ;
; 0.492 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.704      ;
; 0.496 ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.708      ;
; 0.496 ; cameraStartConfig:controlStartConfigCameraBlock|counter[11]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[11]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.708      ;
; 0.496 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; cameraStartConfig:controlStartConfigCameraBlock|counter[10]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[10]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.710      ;
; 0.499 ; cameraStartConfig:controlStartConfigCameraBlock|counter[12]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[12]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.499 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.711      ;
; 0.499 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.501 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.713      ;
; 0.501 ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.713      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_pclk'                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                         ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                         ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                            ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; cameraRead:cameraReadBlock|byte_state                                                                                            ; cameraRead:cameraReadBlock|byte_state                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.519      ;
; 0.331 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                         ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.530      ;
; 0.454 ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.653      ;
; 0.466 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4] ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0] ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.666      ;
; 0.469 ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.668      ;
; 0.472 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[4]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.671      ;
; 0.474 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.673      ;
; 0.481 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.680      ;
; 0.484 ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.683      ;
; 0.489 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.688      ;
; 0.491 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.690      ;
; 0.497 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                         ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[8]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.697      ;
; 0.500 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[9]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.699      ;
; 0.502 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.703      ;
; 0.508 ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.707      ;
; 0.509 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.710      ;
; 0.514 ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.713      ;
; 0.521 ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.054      ; 0.721      ;
; 0.523 ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.722      ;
; 0.525 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.724      ;
; 0.527 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.726      ;
; 0.533 ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                         ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.732      ;
; 0.534 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.733      ;
; 0.535 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.734      ;
; 0.575 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                         ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.774      ;
; 0.600 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1] ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.799      ;
; 0.617 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[3]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.816      ;
; 0.618 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[0]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.817      ;
; 0.625 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.054      ; 0.823      ;
; 0.639 ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.838      ;
; 0.639 ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.838      ;
; 0.645 ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.844      ;
; 0.646 ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.845      ;
; 0.646 ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.845      ;
; 0.648 ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.847      ;
; 0.648 ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                            ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                         ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.847      ;
; 0.654 ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.853      ;
; 0.662 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.861      ;
; 0.663 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.862      ;
; 0.665 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.864      ;
; 0.671 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.870      ;
; 0.675 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.874      ;
; 0.683 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.882      ;
; 0.688 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.887      ;
; 0.689 ; cameraRead:cameraReadBlock|byte_state                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.056      ; 0.889      ;
; 0.711 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.910      ;
; 0.713 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.912      ;
; 0.723 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.054      ; 0.921      ;
; 0.724 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.923      ;
; 0.724 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.923      ;
; 0.729 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[6]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.049      ; 0.922      ;
; 0.729 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.928      ;
; 0.730 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9] ; i_pclk       ; i_pclk      ; 0.000        ; 0.061      ; 0.935      ;
; 0.736 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.935      ;
; 0.737 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.936      ;
; 0.752 ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.951      ;
; 0.752 ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.952      ;
; 0.753 ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.952      ;
; 0.755 ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.954      ;
; 0.757 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[5]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.049      ; 0.950      ;
; 0.758 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.959      ;
; 0.762 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[2]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.053      ; 0.959      ;
; 0.765 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.965      ;
; 0.767 ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.966      ;
; 0.767 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.966      ;
; 0.767 ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.966      ;
; 0.772 ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.971      ;
; 0.779 ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.978      ;
; 0.792 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.991      ;
; 0.794 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[1]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[1]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.993      ;
; 0.794 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.055      ; 0.993      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.511      ;
; 0.341 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.539      ;
; 0.354 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.553      ;
; 0.359 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.558      ;
; 0.421 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.620      ;
; 0.451 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.650      ;
; 0.452 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.651      ;
; 0.466 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.665      ;
; 0.468 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.667      ;
; 0.469 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.667      ;
; 0.477 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.676      ;
; 0.477 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.676      ;
; 0.486 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.685      ;
; 0.497 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.696      ;
; 0.499 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.698      ;
; 0.501 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.700      ;
; 0.506 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.704      ;
; 0.506 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.705      ;
; 0.515 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.713      ;
; 0.518 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.716      ;
; 0.520 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.719      ;
; 0.525 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.723      ;
; 0.534 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.733      ;
; 0.540 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.739      ;
; 0.541 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.739      ;
; 0.559 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.757      ;
; 0.562 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.760      ;
; 0.571 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.770      ;
; 0.602 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.800      ;
; 0.622 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.821      ;
; 0.627 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.826      ;
; 0.630 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.829      ;
; 0.642 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.841      ;
; 0.645 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.843      ;
; 0.650 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.849      ;
; 0.658 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.077      ; 0.879      ;
; 0.664 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.863      ;
; 0.676 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.875      ;
; 0.684 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.883      ;
; 0.689 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.888      ;
; 0.693 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.061      ; 0.898      ;
; 0.695 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.893      ;
; 0.695 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.893      ;
; 0.717 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.916      ;
; 0.720 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.060      ; 0.924      ;
; 0.746 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.061      ; 0.951      ;
; 0.764 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.963      ;
; 0.774 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.060      ; 0.978      ;
; 0.776 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.974      ;
; 0.778 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 0.977      ;
; 0.781 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.060      ; 0.985      ;
; 0.792 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.061      ; 0.997      ;
; 0.797 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 0.995      ;
; 0.799 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.061      ; 1.004      ;
; 0.801 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.061      ; 1.006      ;
; 0.807 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 1.005      ;
; 0.823 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 1.022      ;
; 0.830 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 1.029      ;
; 0.838 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 1.037      ;
; 0.839 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.061      ; 1.044      ;
; 0.841 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 1.040      ;
; 0.842 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.060      ; 1.046      ;
; 0.843 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.061      ; 1.048      ;
; 0.848 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 1.046      ;
; 0.858 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 1.056      ;
; 0.860 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 1.058      ;
; 0.874 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.061      ; 1.079      ;
; 0.878 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 3.574      ;
; 0.888 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 1.086      ;
; 0.891 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.055      ; 1.090      ;
; 0.894 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 3.590      ;
; 0.920 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.060      ; 1.124      ;
; 0.920 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.060      ; 1.124      ;
; 0.921 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 1.119      ;
; 0.922 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.054      ; 1.120      ;
; 0.923 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 3.619      ;
; 0.923 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 3.619      ;
; 0.923 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 3.619      ;
; 0.923 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 3.619      ;
; 0.923 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 3.619      ;
; 0.923 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 3.619      ;
; 0.923 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 3.619      ;
; 0.923 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 3.619      ;
; 0.923 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 3.619      ;
; 0.923 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 3.619      ;
; 0.923 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 3.619      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_reset'                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.823 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.612      ; 2.515      ;
; 0.823 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.612      ; 2.515      ;
; 0.824 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.611      ; 2.515      ;
; 0.824 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.611      ; 2.515      ;
; 0.824 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.611      ; 2.515      ;
; 0.825 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.610      ; 2.515      ;
; 0.825 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.610      ; 2.515      ;
; 0.825 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.610      ; 2.515      ;
; 0.848 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.587      ; 2.515      ;
; 0.848 ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.587      ; 2.515      ;
; 0.848 ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.587      ; 2.515      ;
; 0.848 ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.587      ; 2.515      ;
; 0.856 ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.579      ; 2.515      ;
; 0.856 ; convolutionControl:convControlBlock|addrLocal_q[4]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.579      ; 2.515      ;
; 0.856 ; convolutionControl:convControlBlock|addrLocal_q[2]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.579      ; 2.515      ;
; 0.856 ; convolutionControl:convControlBlock|addrLocal_q[3]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.579      ; 2.515      ;
; 1.366 ; ramControl:sourceRam0Block|state_q.buffer                      ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.611      ; 3.057      ;
; 1.562 ; i_reset                                                        ; convolutionControl:convControlBlock|state_q.readRam~1  ; i_reset                                              ; i_reset     ; 0.000        ; 1.936      ; 3.498      ;
; 1.587 ; convolutionControl:convControlBlock|state_q.readRam~_emulated  ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.612      ; 3.279      ;
; 1.592 ; convolutionControl:convControlBlock|state_q.finish~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.612      ; 3.284      ;
; 1.662 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.731      ; 3.473      ;
; 1.662 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.731      ; 3.473      ;
; 1.663 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.730      ; 3.473      ;
; 1.663 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.730      ; 3.473      ;
; 1.663 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.730      ; 3.473      ;
; 1.664 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.729      ; 3.473      ;
; 1.664 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.729      ; 3.473      ;
; 1.664 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.729      ; 3.473      ;
; 1.687 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.706      ; 3.473      ;
; 1.687 ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.706      ; 3.473      ;
; 1.687 ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.706      ; 3.473      ;
; 1.687 ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.706      ; 3.473      ;
; 1.695 ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.698      ; 3.473      ;
; 1.695 ; convolutionControl:convControlBlock|addrLocal_q[4]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.698      ; 3.473      ;
; 1.695 ; convolutionControl:convControlBlock|addrLocal_q[2]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.698      ; 3.473      ;
; 1.695 ; convolutionControl:convControlBlock|addrLocal_q[3]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.698      ; 3.473      ;
; 1.709 ; masterControl:masterControlBlock|state_q.convolution1          ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.926      ; 3.715      ;
; 1.719 ; masterControl:masterControlBlock|state_q.convolution0          ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.926      ; 3.725      ;
; 2.016 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.681      ; 3.777      ;
; 2.016 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.681      ; 3.777      ;
; 2.017 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.680      ; 3.777      ;
; 2.017 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.680      ; 3.777      ;
; 2.017 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.680      ; 3.777      ;
; 2.018 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.679      ; 3.777      ;
; 2.018 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.679      ; 3.777      ;
; 2.018 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.679      ; 3.777      ;
; 2.020 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|state_q.update~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.598      ; 3.698      ;
; 2.041 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.656      ; 3.777      ;
; 2.041 ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.656      ; 3.777      ;
; 2.041 ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.656      ; 3.777      ;
; 2.041 ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.656      ; 3.777      ;
; 2.049 ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.648      ; 3.777      ;
; 2.049 ; convolutionControl:convControlBlock|addrLocal_q[4]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.648      ; 3.777      ;
; 2.049 ; convolutionControl:convControlBlock|addrLocal_q[2]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.648      ; 3.777      ;
; 2.049 ; convolutionControl:convControlBlock|addrLocal_q[3]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.648      ; 3.777      ;
; 2.109 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.615      ; 3.804      ;
; 2.109 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.615      ; 3.804      ;
; 2.110 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.614      ; 3.804      ;
; 2.110 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.614      ; 3.804      ;
; 2.110 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.614      ; 3.804      ;
; 2.111 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.613      ; 3.804      ;
; 2.111 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.613      ; 3.804      ;
; 2.111 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.613      ; 3.804      ;
; 2.120 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.603      ; 3.803      ;
; 2.120 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.603      ; 3.803      ;
; 2.121 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.602      ; 3.803      ;
; 2.121 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.602      ; 3.803      ;
; 2.121 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.602      ; 3.803      ;
; 2.122 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.601      ; 3.803      ;
; 2.122 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.601      ; 3.803      ;
; 2.122 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.601      ; 3.803      ;
; 2.131 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.598      ; 3.809      ;
; 2.131 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.598      ; 3.809      ;
; 2.132 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.597      ; 3.809      ;
; 2.132 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.597      ; 3.809      ;
; 2.132 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.597      ; 3.809      ;
; 2.133 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.596      ; 3.809      ;
; 2.133 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.596      ; 3.809      ;
; 2.133 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.596      ; 3.809      ;
; 2.134 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.590      ; 3.804      ;
; 2.134 ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.590      ; 3.804      ;
; 2.134 ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.590      ; 3.804      ;
; 2.134 ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.590      ; 3.804      ;
; 2.142 ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.582      ; 3.804      ;
; 2.142 ; convolutionControl:convControlBlock|addrLocal_q[4]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.582      ; 3.804      ;
; 2.142 ; convolutionControl:convControlBlock|addrLocal_q[2]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.582      ; 3.804      ;
; 2.142 ; convolutionControl:convControlBlock|addrLocal_q[3]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.582      ; 3.804      ;
; 2.145 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.578      ; 3.803      ;
; 2.145 ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.578      ; 3.803      ;
; 2.145 ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.578      ; 3.803      ;
; 2.145 ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.578      ; 3.803      ;
; 2.153 ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.570      ; 3.803      ;
; 2.153 ; convolutionControl:convControlBlock|addrLocal_q[4]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.570      ; 3.803      ;
; 2.153 ; convolutionControl:convControlBlock|addrLocal_q[2]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.570      ; 3.803      ;
; 2.153 ; convolutionControl:convControlBlock|addrLocal_q[3]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.570      ; 3.803      ;
; 2.156 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.573      ; 3.809      ;
; 2.156 ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.573      ; 3.809      ;
; 2.156 ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.573      ; 3.809      ;
; 2.156 ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.573      ; 3.809      ;
; 2.157 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.607      ; 3.844      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'writeBackControl:writeBackControlBlock|state_q.finish'                                                                                                                                                                                          ;
+-------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                          ; Launch Clock                                         ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 1.024 ; writeBackControl:writeBackControlBlock|state_q.setSdram1 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 0.000        ; 0.327      ; 1.411      ;
; 1.073 ; writeBackControl:writeBackControlBlock|state_q.setSdram2 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 0.000        ; 0.327      ; 1.460      ;
; 1.120 ; writeBackControl:writeBackControlBlock|state_q.setSdram0 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 0.000        ; 0.327      ; 1.507      ;
+-------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+--------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                     ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -2.062 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.301      ; 2.300      ;
; -2.041 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.296      ;
; -2.041 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[10] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.296      ;
; -2.041 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[11] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.296      ;
; -2.041 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[13] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.296      ;
; -2.041 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[14] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.296      ;
; -2.041 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[15] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.296      ;
; -2.041 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[16] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.296      ;
; -2.041 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[17] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.296      ;
; -2.041 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[12] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.296      ;
; -2.035 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.328      ; 2.300      ;
; -2.035 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.328      ; 2.300      ;
; -2.035 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.328      ; 2.300      ;
; -2.035 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.328      ; 2.300      ;
; -2.035 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.328      ; 2.300      ;
; -2.035 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.328      ; 2.300      ;
; -2.035 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[7]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.328      ; 2.300      ;
; -2.035 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[8]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.328      ; 2.300      ;
; -1.947 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.301      ; 2.185      ;
; -1.927 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.182      ;
; -1.927 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[10] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.182      ;
; -1.927 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[11] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.182      ;
; -1.927 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[13] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.182      ;
; -1.927 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[14] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.182      ;
; -1.927 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[15] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.182      ;
; -1.927 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[16] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.182      ;
; -1.927 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[17] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.182      ;
; -1.927 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[12] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.318      ; 2.182      ;
; -1.920 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.328      ; 2.185      ;
; -1.920 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.328      ; 2.185      ;
; -1.920 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.328      ; 2.185      ;
; -1.920 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.328      ; 2.185      ;
; -1.920 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.328      ; 2.185      ;
; -1.920 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.328      ; 2.185      ;
; -1.920 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[7]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.328      ; 2.185      ;
; -1.920 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[8]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.328      ; 2.185      ;
+--------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                            ;
+--------+-----------+--------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                      ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -1.864 ; i_reset   ; ramControl:sourceRam0Block|state_q.load4                     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.012      ; 2.311      ;
; -1.864 ; i_reset   ; ramControl:sourceRam0Block|state_q.load5                     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.012      ; 2.311      ;
; -1.864 ; i_reset   ; ramControl:sourceRam0Block|state_q.load6                     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.012      ; 2.311      ;
; -1.864 ; i_reset   ; averageControl:averageControlBlock|state_q.writeAdd          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 2.319      ;
; -1.864 ; i_reset   ; averageControl:averageControlBlock|state_q.update            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 2.319      ;
; -1.864 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[5]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 2.319      ;
; -1.864 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[6]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 2.319      ;
; -1.864 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[7]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 2.319      ;
; -1.864 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[9]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 2.319      ;
; -1.864 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[11]           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 2.319      ;
; -1.864 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[3]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 2.319      ;
; -1.864 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[2]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 2.319      ;
; -1.864 ; i_reset   ; averageControl:averageControlBlock|state_q.setAddr           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 2.319      ;
; -1.864 ; i_reset   ; averageControl:averageControlBlock|state_q.waitDone          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 2.319      ;
; -1.864 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[4]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 2.319      ;
; -1.864 ; i_reset   ; averageControl:averageControlBlock|state_q.finish            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 2.319      ;
; -1.863 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[8]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 2.318      ;
; -1.863 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[10]           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 2.318      ;
; -1.863 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[1]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 2.318      ;
; -1.863 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[0]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.020      ; 2.318      ;
; -1.862 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.waitSdram2      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.303      ;
; -1.862 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setRam2         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.303      ;
; -1.862 ; i_reset   ; averageControl:averageControlBlock|state_q.reset             ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.013      ; 2.310      ;
; -1.862 ; i_reset   ; averageControl:averageControlBlock|state_q.buffer            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.013      ; 2.310      ;
; -1.862 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.idle            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.007      ; 2.304      ;
; -1.862 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setSdram0       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.007      ; 2.304      ;
; -1.862 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setRam0         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.303      ;
; -1.862 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setSdram1       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.303      ;
; -1.862 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.waitSdram1      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.303      ;
; -1.862 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setRam1         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.303      ;
; -1.862 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setSdram2       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.303      ;
; -1.862 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.idle          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.007      ; 2.304      ;
; -1.862 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.setRam        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.007      ; 2.304      ;
; -1.862 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.setSdram0     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.007      ; 2.304      ;
; -1.862 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.setSdram1     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.007      ; 2.304      ;
; -1.862 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.setSdram2     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.007      ; 2.304      ;
; -1.862 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.finish        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.007      ; 2.304      ;
; -1.861 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneFet2        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.302      ;
; -1.861 ; i_reset   ; masterControl:masterControlBlock|state_q.fet3                ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.302      ;
; -1.861 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneFet3        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.302      ;
; -1.861 ; i_reset   ; masterControl:masterControlBlock|state_q.average             ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.302      ;
; -1.861 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneAve         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.302      ;
; -1.861 ; i_reset   ; masterControl:masterControlBlock|state_q.update3             ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.302      ;
; -1.861 ; i_reset   ; masterControl:masterControlBlock|state_q.idle                ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.302      ;
; -1.861 ; i_reset   ; masterControl:masterControlBlock|state_q.fet2                ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.302      ;
; -1.860 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[0]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.301      ;
; -1.860 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[8]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.301      ;
; -1.860 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[9]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.301      ;
; -1.860 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[10]       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.301      ;
; -1.860 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[11]       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.301      ;
; -1.858 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.wait0       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.299      ;
; -1.858 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.setGreen    ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.299      ;
; -1.858 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.wait1       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.299      ;
; -1.858 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.setBlue     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.299      ;
; -1.858 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.wait2       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.299      ;
; -1.858 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.update      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.006      ; 2.299      ;
; -1.852 ; i_reset   ; masterControl:masterControlBlock|state_q.convolution1        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.010      ; 2.297      ;
; -1.852 ; i_reset   ; masterControl:masterControlBlock|state_q.convolution0        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.010      ; 2.297      ;
; -1.851 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.005      ; 2.291      ;
; -1.851 ; i_reset   ; masterControl:masterControlBlock|state_q.update2             ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.005      ; 2.291      ;
; -1.851 ; i_reset   ; ramControl:sourceRam0Block|state_q.load0                     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.011      ; 2.297      ;
; -1.851 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.start       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.007      ; 2.293      ;
; -1.851 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo1   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.011      ; 2.297      ;
; -1.851 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.suspend     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.011      ; 2.297      ;
; -1.851 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.011      ; 2.297      ;
; -1.851 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.finish      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.011      ; 2.297      ;
; -1.851 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneWriteBack1  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.005      ; 2.291      ;
; -1.851 ; i_reset   ; masterControl:masterControlBlock|state_q.update1             ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.005      ; 2.291      ;
; -1.569 ; i_reset   ; masterControl:masterControlBlock|opcode_q[0]                 ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.301      ; 2.305      ;
; -1.569 ; i_reset   ; masterControl:masterControlBlock|opcode_q[1]                 ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.301      ; 2.305      ;
; -1.569 ; i_reset   ; masterControl:masterControlBlock|opcode_q[2]                 ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.301      ; 2.305      ;
; -1.569 ; i_reset   ; masterControl:masterControlBlock|opcode_q[3]                 ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.301      ; 2.305      ;
; -1.569 ; i_reset   ; masterControl:masterControlBlock|opcode_q[4]                 ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.301      ; 2.305      ;
; -1.569 ; i_reset   ; masterControl:masterControlBlock|opcode_q[5]                 ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.301      ; 2.305      ;
; -1.551 ; i_reset   ; ramControl:sourceRam0Block|state_q.load3                     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.325      ; 2.311      ;
; -1.549 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.finish          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.320      ; 2.304      ;
; -1.549 ; i_reset   ; averageControl:averageControlBlock|state_q.idle              ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.326      ; 2.310      ;
; -1.549 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.324      ; 2.308      ;
; -1.549 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.326      ; 2.310      ;
; -1.549 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.326      ; 2.310      ;
; -1.549 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.326      ; 2.310      ;
; -1.549 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[10]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.322      ; 2.306      ;
; -1.549 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[11]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.322      ; 2.306      ;
; -1.549 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[12]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.322      ; 2.306      ;
; -1.549 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[13]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.322      ; 2.306      ;
; -1.549 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.waitDone2     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.320      ; 2.304      ;
; -1.549 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[12]       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.320      ; 2.304      ;
; -1.548 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.update          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.320      ; 2.303      ;
; -1.548 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneFet1        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.319      ; 2.302      ;
; -1.548 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[9]          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.323      ; 2.306      ;
; -1.548 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[14]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.323      ; 2.306      ;
; -1.548 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[15]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.323      ; 2.306      ;
; -1.548 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[16]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.323      ; 2.306      ;
; -1.548 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[17]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.323      ; 2.306      ;
; -1.548 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[18]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.323      ; 2.306      ;
; -1.548 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.waitSdram0      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.320      ; 2.303      ;
; -1.548 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.waitDone0     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.320      ; 2.303      ;
; -1.548 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[1]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.318      ; 2.301      ;
; -1.548 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[2]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.318      ; 2.301      ;
; -1.548 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[3]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.318      ; 2.301      ;
+--------+-----------+--------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'i_pclk'                                                                                                                                                                                     ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.080 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[7]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.894      ; 2.289      ;
; 0.080 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[6]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.894      ; 2.289      ;
; 0.080 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]  ; i_reset      ; i_pclk      ; 0.500        ; 1.894      ; 2.289      ;
; 0.080 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]  ; i_reset      ; i_pclk      ; 0.500        ; 1.894      ; 2.289      ;
; 0.080 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]  ; i_reset      ; i_pclk      ; 0.500        ; 1.894      ; 2.289      ;
; 0.080 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]  ; i_reset      ; i_pclk      ; 0.500        ; 1.894      ; 2.289      ;
; 0.080 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]  ; i_reset      ; i_pclk      ; 0.500        ; 1.894      ; 2.289      ;
; 0.080 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ; i_reset      ; i_pclk      ; 0.500        ; 1.894      ; 2.289      ;
; 0.080 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]  ; i_reset      ; i_pclk      ; 0.500        ; 1.894      ; 2.289      ;
; 0.081 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.896      ; 2.290      ;
; 0.081 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.896      ; 2.290      ;
; 0.081 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.896      ; 2.290      ;
; 0.081 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.896      ; 2.290      ;
; 0.081 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.896      ; 2.290      ;
; 0.081 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.896      ; 2.290      ;
; 0.081 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.896      ; 2.290      ;
; 0.081 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.896      ; 2.290      ;
; 0.081 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.896      ; 2.290      ;
; 0.081 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.896      ; 2.290      ;
; 0.081 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.901      ; 2.295      ;
; 0.081 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; i_reset      ; i_pclk      ; 0.500        ; 1.901      ; 2.295      ;
; 0.081 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; i_reset      ; i_pclk      ; 0.500        ; 1.901      ; 2.295      ;
; 0.081 ; i_reset   ; cameraRead:cameraReadBlock|o_pixelValid                                                                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.294      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; i_reset      ; i_pclk      ; 0.500        ; 1.899      ; 2.293      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.294      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.294      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.294      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[5]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.894      ; 2.288      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[9]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.294      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[10]                                          ; i_reset      ; i_pclk      ; 0.500        ; 1.899      ; 2.293      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[8]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.294      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.294      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.294      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[4]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.294      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[1]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.294      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.899      ; 2.293      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[3]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.899      ; 2.293      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[2]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.899      ; 2.293      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]  ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.294      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]  ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.294      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]  ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.294      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]  ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.294      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]  ; i_reset      ; i_pclk      ; 0.500        ; 1.899      ; 2.293      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]  ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.294      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]  ; i_reset      ; i_pclk      ; 0.500        ; 1.899      ; 2.293      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]  ; i_reset      ; i_pclk      ; 0.500        ; 1.899      ; 2.293      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]  ; i_reset      ; i_pclk      ; 0.500        ; 1.899      ; 2.293      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]  ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.294      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.899      ; 2.293      ;
; 0.081 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[0]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.899      ; 2.293      ;
; 0.082 ; i_reset   ; cameraRead:cameraReadBlock|byte_state                                                                                             ; i_reset      ; i_pclk      ; 0.500        ; 1.895      ; 2.288      ;
; 0.082 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.897      ; 2.290      ;
; 0.082 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.897      ; 2.290      ;
; 0.082 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.897      ; 2.290      ;
; 0.082 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.897      ; 2.290      ;
; 0.082 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.897      ; 2.290      ;
; 0.082 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.897      ; 2.290      ;
; 0.082 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.897      ; 2.290      ;
; 0.082 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.897      ; 2.290      ;
; 0.082 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.897      ; 2.290      ;
; 0.082 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.897      ; 2.290      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                                  ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[1]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]  ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]  ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]  ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.082 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]  ; i_reset      ; i_pclk      ; 0.500        ; 1.900      ; 2.293      ;
; 0.695 ; i_reset   ; cameraRead:cameraReadBlock|byte_state                                                                                             ; i_reset      ; i_pclk      ; 1.000        ; 1.895      ; 2.175      ;
; 0.695 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.896      ; 2.176      ;
; 0.695 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.896      ; 2.176      ;
; 0.695 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.896      ; 2.176      ;
; 0.695 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.896      ; 2.176      ;
; 0.695 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.896      ; 2.176      ;
; 0.695 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.896      ; 2.176      ;
; 0.695 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.896      ; 2.176      ;
; 0.695 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.896      ; 2.176      ;
; 0.695 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.896      ; 2.176      ;
; 0.695 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.896      ; 2.176      ;
; 0.695 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.897      ; 2.177      ;
; 0.695 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.897      ; 2.177      ;
; 0.695 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.897      ; 2.177      ;
; 0.695 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.897      ; 2.177      ;
; 0.695 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.897      ; 2.177      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                                ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                           ; Launch Clock ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.297      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.297      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.297      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.297      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.297      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.297      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.297      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.297      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.297      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.297      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.297      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.297      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.297      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.297      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.297      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.297      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.450 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.289      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.288      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.296      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.296      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.263      ; 2.297      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.288      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.288      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.263      ; 2.297      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.263      ; 2.297      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.263      ; 2.297      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.263      ; 2.297      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.263      ; 2.297      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.296      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.263      ; 2.297      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.296      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.296      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.296      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.288      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.288      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.288      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.288      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.288      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.263      ; 2.297      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.263      ; 2.297      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.296      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.296      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.262      ; 2.296      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.263      ; 2.297      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.288      ;
; 0.451 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 2.254      ; 2.288      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.254      ; 2.174      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.262      ; 2.182      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.262      ; 2.182      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.262      ; 2.182      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.262      ; 2.182      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.263      ; 2.183      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.262      ; 2.182      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.254      ; 2.174      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.254      ; 2.174      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.263      ; 2.183      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.263      ; 2.183      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.254      ; 2.174      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.262      ; 2.182      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.254      ; 2.174      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.254      ; 2.174      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.254      ; 2.174      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.254      ; 2.174      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.263      ; 2.183      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.263      ; 2.183      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.254      ; 2.174      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.263      ; 2.183      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.262      ; 2.182      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.263      ; 2.183      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.262      ; 2.182      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.262      ; 2.182      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.262      ; 2.182      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.262      ; 2.182      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.262      ; 2.182      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.262      ; 2.182      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.254      ; 2.174      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.254      ; 2.174      ;
; 1.065 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 2.254      ; 2.174      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                                  ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                           ; Launch Clock ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.065      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.065      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.065      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.065      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.065      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.065      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.073      ;
; -0.473 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.065      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.363      ; 2.065      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.074      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.363      ; 2.065      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.363      ; 2.065      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.074      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.074      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.066      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.066      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.066      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.074      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.074      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.066      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.074      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.074      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.066      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.066      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.066      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.363      ; 2.065      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.363      ; 2.065      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.066      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.363      ; 2.065      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.363      ; 2.065      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.363      ; 2.065      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.074      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.074      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.372      ; 2.074      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.066      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.066      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.066      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.066      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.066      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.363      ; 2.065      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.066      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.066      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.364      ; 2.066      ;
; -0.472 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 2.363      ; 2.065      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.150  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.196      ;
; 0.151  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.197      ;
; 0.151  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.197      ;
; 0.151  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.372      ; 2.197      ;
; 0.151  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.364      ; 2.189      ;
; 0.151  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.364      ; 2.189      ;
; 0.151  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.364      ; 2.189      ;
; 0.151  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 2.364      ; 2.189      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'i_pclk'                                                                                                                                                                                       ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|byte_state                                                                                             ; i_reset      ; i_pclk      ; 0.000        ; 1.969      ; 2.066      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.970      ; 2.067      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.970      ; 2.067      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.970      ; 2.067      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.970      ; 2.067      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.970      ; 2.067      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.970      ; 2.067      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.970      ; 2.067      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.970      ; 2.067      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.970      ; 2.067      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.970      ; 2.067      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.971      ; 2.068      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.971      ; 2.068      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.971      ; 2.068      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.971      ; 2.068      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.971      ; 2.068      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.971      ; 2.068      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.971      ; 2.068      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.971      ; 2.068      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.971      ; 2.068      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.971      ; 2.068      ;
; -0.087 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.975      ; 2.072      ;
; -0.087 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; i_reset      ; i_pclk      ; 0.000        ; 1.975      ; 2.072      ;
; -0.087 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; i_reset      ; i_pclk      ; 0.000        ; 1.975      ; 2.072      ;
; -0.087 ; i_reset   ; cameraRead:cameraReadBlock|o_pixelValid                                                                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; i_reset      ; i_pclk      ; 0.000        ; 1.973      ; 2.070      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[5]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.968      ; 2.065      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[9]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                                  ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[8]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[7]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.968      ; 2.065      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[4]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[6]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.968      ; 2.065      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[1]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[1]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.973      ; 2.070      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[3]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.973      ; 2.070      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]  ; i_reset      ; i_pclk      ; 0.000        ; 1.968      ; 2.065      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]  ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]  ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]  ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]  ; i_reset      ; i_pclk      ; 0.000        ; 1.968      ; 2.065      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]  ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]  ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]  ; i_reset      ; i_pclk      ; 0.000        ; 1.968      ; 2.065      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]  ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]  ; i_reset      ; i_pclk      ; 0.000        ; 1.968      ; 2.065      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]  ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]  ; i_reset      ; i_pclk      ; 0.000        ; 1.968      ; 2.065      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]  ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ; i_reset      ; i_pclk      ; 0.000        ; 1.968      ; 2.065      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]  ; i_reset      ; i_pclk      ; 0.000        ; 1.968      ; 2.065      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]  ; i_reset      ; i_pclk      ; 0.000        ; 1.973      ; 2.070      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]  ; i_reset      ; i_pclk      ; 0.000        ; 1.973      ; 2.070      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]  ; i_reset      ; i_pclk      ; 0.000        ; 1.973      ; 2.070      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]  ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]  ; i_reset      ; i_pclk      ; 0.000        ; 1.974      ; 2.071      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.973      ; 2.070      ;
; -0.087 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[0]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.973      ; 2.070      ;
; -0.086 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[10]                                          ; i_reset      ; i_pclk      ; 0.000        ; 1.972      ; 2.070      ;
; -0.086 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[2]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.972      ; 2.070      ;
; -0.086 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]  ; i_reset      ; i_pclk      ; 0.000        ; 1.972      ; 2.070      ;
; 0.535  ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 1.971      ; 2.190      ;
; 0.535  ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 1.971      ; 2.190      ;
; 0.535  ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 1.971      ; 2.190      ;
; 0.535  ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 1.971      ; 2.190      ;
; 0.535  ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 1.971      ; 2.190      ;
; 0.535  ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 1.971      ; 2.190      ;
; 0.535  ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 1.971      ; 2.190      ;
; 0.535  ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 1.971      ; 2.190      ;
; 0.535  ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 1.971      ; 2.190      ;
; 0.535  ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                            ; i_reset      ; i_pclk      ; -0.500       ; 1.971      ; 2.190      ;
; 0.535  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; i_reset      ; i_pclk      ; -0.500       ; 1.974      ; 2.193      ;
; 0.535  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; i_reset      ; i_pclk      ; -0.500       ; 1.974      ; 2.193      ;
; 0.535  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_reset      ; i_pclk      ; -0.500       ; 1.974      ; 2.193      ;
; 0.535  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; i_reset      ; i_pclk      ; -0.500       ; 1.974      ; 2.193      ;
; 0.535  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; i_reset      ; i_pclk      ; -0.500       ; 1.974      ; 2.193      ;
; 0.535  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; i_reset      ; i_pclk      ; -0.500       ; 1.974      ; 2.193      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                             ;
+-------+-----------+---------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                       ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 1.089 ; i_reset   ; ramControl:sourceRam1Block|o_data[68]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.729      ; 2.072      ;
; 1.089 ; i_reset   ; ramControl:sourceRam1Block|o_data[64]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.729      ; 2.072      ;
; 1.089 ; i_reset   ; ramControl:sourceRam1Block|o_data[63]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.729      ; 2.072      ;
; 1.089 ; i_reset   ; ramControl:sourceRam1Block|o_data[62]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.729      ; 2.072      ;
; 1.089 ; i_reset   ; ramControl:sourceRam1Block|o_data[61]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.729      ; 2.072      ;
; 1.089 ; i_reset   ; ramControl:sourceRam1Block|o_data[60]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.729      ; 2.072      ;
; 1.094 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[14]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.723      ; 2.071      ;
; 1.101 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[2]~_emulated  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.727      ; 2.082      ;
; 1.101 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[3]~_emulated  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.727      ; 2.082      ;
; 1.101 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[4]~_emulated  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.727      ; 2.082      ;
; 1.101 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.727      ; 2.082      ;
; 1.102 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[13]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 2.071      ;
; 1.102 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[15]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 2.071      ;
; 1.102 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[16]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 2.071      ;
; 1.102 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[17]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 2.071      ;
; 1.102 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[18]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.715      ; 2.071      ;
; 1.109 ; i_reset   ; ramControl:sourceRam0Block|state_q.load1                      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.719      ; 2.082      ;
; 1.109 ; i_reset   ; ramControl:sourceRam0Block|state_q.load2                      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.719      ; 2.082      ;
; 1.109 ; i_reset   ; ramControl:sourceRam0Block|state_q.load7                      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.719      ; 2.082      ;
; 1.109 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.719      ; 2.082      ;
; 1.109 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.719      ; 2.082      ;
; 1.109 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.719      ; 2.082      ;
; 1.109 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.719      ; 2.082      ;
; 1.113 ; i_reset   ; ramControl:sourceRam2Block|o_data[19]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.710      ; 2.077      ;
; 1.113 ; i_reset   ; ramControl:sourceRam2Block|o_data[18]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.708      ; 2.075      ;
; 1.113 ; i_reset   ; ramControl:sourceRam2Block|o_data[17]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.710      ; 2.077      ;
; 1.113 ; i_reset   ; ramControl:sourceRam2Block|o_data[16]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.708      ; 2.075      ;
; 1.113 ; i_reset   ; ramControl:sourceRam2Block|o_data[15]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.710      ; 2.077      ;
; 1.113 ; i_reset   ; ramControl:sourceRam2Block|o_data[14]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.710      ; 2.077      ;
; 1.113 ; i_reset   ; ramControl:sourceRam1Block|o_data[69]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.707      ; 2.074      ;
; 1.113 ; i_reset   ; ramControl:sourceRam1Block|o_data[67]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.707      ; 2.074      ;
; 1.113 ; i_reset   ; ramControl:sourceRam1Block|o_data[66]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.707      ; 2.074      ;
; 1.113 ; i_reset   ; ramControl:sourceRam1Block|o_data[65]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.707      ; 2.074      ;
; 1.113 ; i_reset   ; ramControl:sourceRam2Block|o_data[13]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.708      ; 2.075      ;
; 1.113 ; i_reset   ; ramControl:sourceRam2Block|o_data[12]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.710      ; 2.077      ;
; 1.113 ; i_reset   ; ramControl:sourceRam2Block|o_data[11]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.710      ; 2.077      ;
; 1.113 ; i_reset   ; ramControl:sourceRam2Block|o_data[10]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.708      ; 2.075      ;
; 1.121 ; i_reset   ; ramControl:sourceRam0Block|o_data[59]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.703      ; 2.078      ;
; 1.121 ; i_reset   ; ramControl:sourceRam0Block|o_data[58]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.703      ; 2.078      ;
; 1.121 ; i_reset   ; ramControl:sourceRam0Block|o_data[57]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.703      ; 2.078      ;
; 1.121 ; i_reset   ; ramControl:sourceRam0Block|o_data[56]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.703      ; 2.078      ;
; 1.121 ; i_reset   ; ramControl:sourceRam0Block|o_data[55]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.703      ; 2.078      ;
; 1.121 ; i_reset   ; ramControl:sourceRam0Block|o_data[54]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.703      ; 2.078      ;
; 1.121 ; i_reset   ; ramControl:sourceRam0Block|o_data[53]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.703      ; 2.078      ;
; 1.121 ; i_reset   ; ramControl:sourceRam0Block|o_data[52]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.703      ; 2.078      ;
; 1.121 ; i_reset   ; ramControl:sourceRam0Block|o_data[51]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.703      ; 2.078      ;
; 1.121 ; i_reset   ; ramControl:sourceRam0Block|o_data[50]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.703      ; 2.078      ;
; 1.121 ; i_reset   ; ramControl:sourceRam1Block|o_data[79]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.698      ; 2.073      ;
; 1.121 ; i_reset   ; ramControl:sourceRam1Block|o_data[77]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.698      ; 2.073      ;
; 1.121 ; i_reset   ; ramControl:sourceRam1Block|o_data[76]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.698      ; 2.073      ;
; 1.121 ; i_reset   ; ramControl:sourceRam1Block|o_data[75]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.698      ; 2.073      ;
; 1.122 ; i_reset   ; ramControl:sourceRam1Block|o_data[9]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.697      ; 2.073      ;
; 1.122 ; i_reset   ; ramControl:sourceRam1Block|o_data[8]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.697      ; 2.073      ;
; 1.122 ; i_reset   ; ramControl:sourceRam1Block|o_data[7]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.697      ; 2.073      ;
; 1.122 ; i_reset   ; ramControl:sourceRam1Block|o_data[6]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.697      ; 2.073      ;
; 1.122 ; i_reset   ; ramControl:sourceRam1Block|o_data[5]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.697      ; 2.073      ;
; 1.122 ; i_reset   ; ramControl:sourceRam1Block|o_data[4]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.697      ; 2.073      ;
; 1.122 ; i_reset   ; ramControl:sourceRam1Block|o_data[3]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.697      ; 2.073      ;
; 1.122 ; i_reset   ; ramControl:sourceRam1Block|o_data[2]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.697      ; 2.073      ;
; 1.122 ; i_reset   ; ramControl:sourceRam1Block|o_data[1]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.697      ; 2.073      ;
; 1.122 ; i_reset   ; ramControl:sourceRam1Block|o_data[0]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.697      ; 2.073      ;
; 1.122 ; i_reset   ; ramControl:sourceRam1Block|o_data[78]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.695      ; 2.071      ;
; 1.122 ; i_reset   ; ramControl:sourceRam1Block|o_data[74]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.695      ; 2.071      ;
; 1.122 ; i_reset   ; ramControl:sourceRam1Block|o_data[73]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.695      ; 2.071      ;
; 1.122 ; i_reset   ; ramControl:sourceRam1Block|o_data[72]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.695      ; 2.071      ;
; 1.122 ; i_reset   ; ramControl:sourceRam1Block|o_data[71]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.695      ; 2.071      ;
; 1.122 ; i_reset   ; ramControl:sourceRam1Block|o_data[70]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.695      ; 2.071      ;
; 1.123 ; i_reset   ; ramControl:sourceRam0Block|o_data[39]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.697      ; 2.074      ;
; 1.123 ; i_reset   ; ramControl:sourceRam0Block|o_data[38]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.700      ; 2.077      ;
; 1.123 ; i_reset   ; ramControl:sourceRam0Block|o_data[37]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.697      ; 2.074      ;
; 1.123 ; i_reset   ; ramControl:sourceRam0Block|o_data[36]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.700      ; 2.077      ;
; 1.123 ; i_reset   ; ramControl:sourceRam1Block|o_data[59]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.692      ; 2.069      ;
; 1.123 ; i_reset   ; ramControl:sourceRam1Block|o_data[58]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.692      ; 2.069      ;
; 1.123 ; i_reset   ; ramControl:sourceRam1Block|o_data[57]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.692      ; 2.069      ;
; 1.123 ; i_reset   ; ramControl:sourceRam1Block|o_data[56]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.692      ; 2.069      ;
; 1.123 ; i_reset   ; ramControl:sourceRam2Block|o_data[39]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.707      ; 2.084      ;
; 1.123 ; i_reset   ; ramControl:sourceRam2Block|o_data[38]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.707      ; 2.084      ;
; 1.123 ; i_reset   ; ramControl:sourceRam2Block|o_data[37]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.707      ; 2.084      ;
; 1.123 ; i_reset   ; ramControl:sourceRam2Block|o_data[36]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.707      ; 2.084      ;
; 1.123 ; i_reset   ; ramControl:sourceRam2Block|o_data[35]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.707      ; 2.084      ;
; 1.123 ; i_reset   ; ramControl:sourceRam2Block|o_data[34]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.707      ; 2.084      ;
; 1.123 ; i_reset   ; ramControl:sourceRam2Block|o_data[33]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.707      ; 2.084      ;
; 1.123 ; i_reset   ; ramControl:sourceRam2Block|o_data[32]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.707      ; 2.084      ;
; 1.123 ; i_reset   ; ramControl:sourceRam2Block|o_data[31]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.707      ; 2.084      ;
; 1.123 ; i_reset   ; ramControl:sourceRam2Block|o_data[30]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.707      ; 2.084      ;
; 1.123 ; i_reset   ; ramControl:sourceRam0Block|o_data[29]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.701      ; 2.078      ;
; 1.123 ; i_reset   ; ramControl:sourceRam0Block|o_data[28]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.701      ; 2.078      ;
; 1.123 ; i_reset   ; ramControl:sourceRam0Block|o_data[27]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.698      ; 2.075      ;
; 1.123 ; i_reset   ; ramControl:sourceRam0Block|o_data[26]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.701      ; 2.078      ;
; 1.123 ; i_reset   ; ramControl:sourceRam0Block|o_data[25]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.701      ; 2.078      ;
; 1.123 ; i_reset   ; ramControl:sourceRam0Block|o_data[24]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.698      ; 2.075      ;
; 1.123 ; i_reset   ; ramControl:sourceRam0Block|o_data[23]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.701      ; 2.078      ;
; 1.123 ; i_reset   ; ramControl:sourceRam0Block|o_data[22]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.701      ; 2.078      ;
; 1.123 ; i_reset   ; ramControl:sourceRam0Block|o_data[21]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.701      ; 2.078      ;
; 1.123 ; i_reset   ; ramControl:sourceRam0Block|o_data[20]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.698      ; 2.075      ;
; 1.123 ; i_reset   ; ramControl:sourceRam1Block|o_data[55]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.692      ; 2.069      ;
; 1.123 ; i_reset   ; ramControl:sourceRam1Block|o_data[54]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.692      ; 2.069      ;
; 1.123 ; i_reset   ; ramControl:sourceRam1Block|o_data[53]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.692      ; 2.069      ;
; 1.123 ; i_reset   ; ramControl:sourceRam1Block|o_data[52]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.692      ; 2.069      ;
; 1.123 ; i_reset   ; ramControl:sourceRam1Block|o_data[51]                         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.692      ; 2.069      ;
+-------+-----------+---------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+-------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                     ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 1.125 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.076      ;
; 1.125 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.076      ;
; 1.125 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.076      ;
; 1.125 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.076      ;
; 1.125 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.076      ;
; 1.125 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.076      ;
; 1.125 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[7]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.076      ;
; 1.125 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[8]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.076      ;
; 1.132 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.073      ;
; 1.132 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[10] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.073      ;
; 1.132 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[11] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.073      ;
; 1.132 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[13] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.073      ;
; 1.132 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[14] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.073      ;
; 1.132 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[15] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.073      ;
; 1.132 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[16] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.073      ;
; 1.132 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[17] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.073      ;
; 1.132 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[12] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.073      ;
; 1.153 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.669      ; 2.076      ;
; 1.249 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.200      ;
; 1.249 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.200      ;
; 1.249 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.200      ;
; 1.249 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.200      ;
; 1.249 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.200      ;
; 1.249 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.200      ;
; 1.249 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[7]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.200      ;
; 1.249 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[8]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.697      ; 2.200      ;
; 1.255 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.196      ;
; 1.255 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[10] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.196      ;
; 1.255 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[11] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.196      ;
; 1.255 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[13] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.196      ;
; 1.255 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[14] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.196      ;
; 1.255 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[15] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.196      ;
; 1.255 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[16] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.196      ;
; 1.255 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[17] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.196      ;
; 1.255 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[12] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.687      ; 2.196      ;
; 1.277 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.669      ; 2.200      ;
+-------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                   ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; -12.590 ; -422.622      ;
; i_reset                                                    ; -3.961  ; -59.755       ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -3.191  ; -59.207       ;
; i_pclk                                                     ; -1.411  ; -37.186       ;
; writeBackControl:writeBackControlBlock|state_q.finish      ; -0.457  ; -0.457        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 37.315  ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 0.156 ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 0.164 ; 0.000         ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.186 ; 0.000         ;
; i_pclk                                                     ; 0.187 ; 0.000         ;
; i_reset                                                    ; 0.341 ; 0.000         ;
; writeBackControl:writeBackControlBlock|state_q.finish      ; 0.460 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                               ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; -1.744 ; -31.182       ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; -1.430 ; -457.241      ;
; i_pclk                                                     ; -0.092 ; -7.654        ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.216  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.383 ; -26.035       ;
; i_pclk                                                     ; -0.074 ; -6.158        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 0.737  ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 0.756  ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                    ;
+------------------------------------------------------------+--------+---------------+
; Clock                                                      ; Slack  ; End Point TNS ;
+------------------------------------------------------------+--------+---------------+
; i_pclk                                                     ; -3.000 ; -91.604       ;
; i_reset                                                    ; -3.000 ; -3.000        ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -1.000 ; -68.000       ;
; writeBackControl:writeBackControlBlock|state_q.finish      ; 0.454  ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 4.746  ; 0.000         ;
; i_clk50                                                    ; 9.584  ; 0.000         ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 20.583 ; 0.000         ;
+------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                ;
+---------+--------------------------------------------------------+-------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                              ; To Node                                         ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------+-------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -12.590 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.097     ; 12.920     ;
; -12.555 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.097     ; 12.885     ;
; -12.523 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.092      ; 13.042     ;
; -12.347 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.092      ; 12.866     ;
; -12.222 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.092      ; 12.741     ;
; -12.216 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.092      ; 12.735     ;
; -12.197 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[5] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.092      ; 12.716     ;
; -12.103 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[3] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.092      ; 12.622     ;
; -12.097 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[0] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.097     ; 12.427     ;
; -12.049 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[1] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.097     ; 12.379     ;
; -11.702 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.367     ; 11.262     ;
; -11.695 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.097     ; 12.525     ;
; -11.680 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.345     ; 11.262     ;
; -11.677 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.342     ; 11.262     ;
; -11.667 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.367     ; 11.227     ;
; -11.660 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -0.097     ; 12.490     ;
; -11.645 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.345     ; 11.227     ;
; -11.642 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.342     ; 11.227     ;
; -11.641 ; convolutionControl:convControlBlock|state_q.readRam~1  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.301     ; 11.267     ;
; -11.641 ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.302     ; 11.266     ;
; -11.640 ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.303     ; 11.264     ;
; -11.638 ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.303     ; 11.262     ;
; -11.638 ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.300     ; 11.265     ;
; -11.635 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.178     ; 11.384     ;
; -11.635 ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.301     ; 11.261     ;
; -11.634 ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.299     ; 11.262     ;
; -11.634 ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.299     ; 11.262     ;
; -11.633 ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.300     ; 11.260     ;
; -11.631 ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.301     ; 11.257     ;
; -11.629 ; convolutionControl:convControlBlock|state_q.setWrite~1 ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.293     ; 11.263     ;
; -11.629 ; convolutionControl:convControlBlock|state_q.update~1   ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.294     ; 11.262     ;
; -11.628 ; convolutionControl:convControlBlock|state_q.idle~1     ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.301     ; 11.254     ;
; -11.628 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.092      ; 12.647     ;
; -11.623 ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.296     ; 11.254     ;
; -11.613 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.156     ; 11.384     ;
; -11.610 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.153     ; 11.384     ;
; -11.606 ; convolutionControl:convControlBlock|state_q.readRam~1  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.301     ; 11.232     ;
; -11.606 ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.302     ; 11.231     ;
; -11.605 ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.303     ; 11.229     ;
; -11.603 ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.303     ; 11.227     ;
; -11.603 ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.300     ; 11.230     ;
; -11.600 ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.301     ; 11.226     ;
; -11.599 ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.299     ; 11.227     ;
; -11.599 ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.299     ; 11.227     ;
; -11.598 ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.300     ; 11.225     ;
; -11.596 ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.301     ; 11.222     ;
; -11.594 ; convolutionControl:convControlBlock|state_q.setWrite~1 ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.293     ; 11.228     ;
; -11.594 ; convolutionControl:convControlBlock|state_q.update~1   ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.294     ; 11.227     ;
; -11.593 ; convolutionControl:convControlBlock|state_q.idle~1     ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.301     ; 11.219     ;
; -11.591 ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; sdram_controller:sdramControlBlock|wr_data_r[8] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.301     ; 11.217     ;
; -11.588 ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.296     ; 11.219     ;
; -11.574 ; convolutionControl:convControlBlock|state_q.readRam~1  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.112     ; 11.389     ;
; -11.574 ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.113     ; 11.388     ;
; -11.573 ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.114     ; 11.386     ;
; -11.571 ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.114     ; 11.384     ;
; -11.571 ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.111     ; 11.387     ;
; -11.568 ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.112     ; 11.383     ;
; -11.567 ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.110     ; 11.384     ;
; -11.567 ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.110     ; 11.384     ;
; -11.566 ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.111     ; 11.382     ;
; -11.564 ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.112     ; 11.379     ;
; -11.562 ; convolutionControl:convControlBlock|state_q.setWrite~1 ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.104     ; 11.385     ;
; -11.562 ; convolutionControl:convControlBlock|state_q.update~1   ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.105     ; 11.384     ;
; -11.561 ; convolutionControl:convControlBlock|state_q.idle~1     ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.112     ; 11.376     ;
; -11.556 ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.107     ; 11.376     ;
; -11.556 ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; sdram_controller:sdramControlBlock|wr_data_r[7] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.301     ; 11.182     ;
; -11.524 ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; sdram_controller:sdramControlBlock|wr_data_r[6] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.112     ; 11.339     ;
; -11.459 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.178     ; 11.208     ;
; -11.452 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.092      ; 12.471     ;
; -11.437 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.156     ; 11.208     ;
; -11.434 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.153     ; 11.208     ;
; -11.398 ; convolutionControl:convControlBlock|state_q.readRam~1  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.112     ; 11.213     ;
; -11.398 ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.113     ; 11.212     ;
; -11.397 ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.114     ; 11.210     ;
; -11.395 ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.114     ; 11.208     ;
; -11.395 ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.111     ; 11.211     ;
; -11.392 ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.112     ; 11.207     ;
; -11.391 ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.110     ; 11.208     ;
; -11.391 ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.110     ; 11.208     ;
; -11.390 ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.111     ; 11.206     ;
; -11.388 ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.112     ; 11.203     ;
; -11.386 ; convolutionControl:convControlBlock|state_q.setWrite~1 ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.104     ; 11.209     ;
; -11.386 ; convolutionControl:convControlBlock|state_q.update~1   ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.105     ; 11.208     ;
; -11.385 ; convolutionControl:convControlBlock|state_q.idle~1     ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.112     ; 11.200     ;
; -11.380 ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.107     ; 11.200     ;
; -11.348 ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; sdram_controller:sdramControlBlock|wr_data_r[9] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.112     ; 11.163     ;
; -11.334 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.178     ; 11.083     ;
; -11.328 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.178     ; 11.077     ;
; -11.327 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.092      ; 12.346     ;
; -11.321 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.092      ; 12.340     ;
; -11.312 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.156     ; 11.083     ;
; -11.309 ; convolutionControl:convControlBlock|state_q.finish~1   ; sdram_controller:sdramControlBlock|wr_data_r[5] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.178     ; 11.058     ;
; -11.309 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.153     ; 11.083     ;
; -11.306 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.156     ; 11.077     ;
; -11.303 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[4] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.153     ; 11.077     ;
; -11.302 ; i_reset                                                ; sdram_controller:sdramControlBlock|wr_data_r[5] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; 0.092      ; 12.321     ;
; -11.287 ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; sdram_controller:sdramControlBlock|wr_data_r[5] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.156     ; 11.058     ;
; -11.284 ; convolutionControl:convControlBlock|state_q.waitDone~1 ; sdram_controller:sdramControlBlock|wr_data_r[5] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.153     ; 11.058     ;
; -11.273 ; convolutionControl:convControlBlock|state_q.readRam~1  ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.112     ; 11.088     ;
; -11.273 ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; sdram_controller:sdramControlBlock|wr_data_r[2] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 1.000        ; -1.113     ; 11.087     ;
+---------+--------------------------------------------------------+-------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_reset'                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.961 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 0.500        ; 1.165      ; 5.211      ;
; -3.602 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 0.500        ; 1.165      ; 4.852      ;
; -3.562 ; i_reset                                                       ; convolutionControl:convControlBlock|state_q.update~1   ; i_reset                                              ; i_reset     ; 0.500        ; 1.159      ; 4.805      ;
; -3.524 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; i_reset                                              ; i_reset     ; 0.500        ; 1.167      ; 4.776      ;
; -3.523 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 0.500        ; 1.163      ; 4.770      ;
; -3.506 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; i_reset                                              ; i_reset     ; 0.500        ; 1.168      ; 4.758      ;
; -3.501 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 0.500        ; 1.166      ; 4.756      ;
; -3.443 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; i_reset                                              ; i_reset     ; 0.500        ; 1.164      ; 4.693      ;
; -3.412 ; i_reset                                                       ; convolutionControl:convControlBlock|state_q.idle~1     ; i_reset                                              ; i_reset     ; 0.500        ; 1.166      ; 4.667      ;
; -3.396 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.024      ; 4.915      ;
; -3.373 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.024      ; 4.892      ;
; -3.333 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; i_reset                                              ; i_reset     ; 0.500        ; 1.161      ; 4.411      ;
; -3.311 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; i_reset                                              ; i_reset     ; 0.500        ; 1.163      ; 4.558      ;
; -3.309 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; i_reset                                              ; i_reset     ; 0.500        ; 1.207      ; 4.519      ;
; -3.257 ; i_reset                                                       ; convolutionControl:convControlBlock|state_q.waitDone~1 ; i_reset                                              ; i_reset     ; 0.500        ; 1.204      ; 4.464      ;
; -3.184 ; i_reset                                                       ; convolutionControl:convControlBlock|state_q.setWrite~1 ; i_reset                                              ; i_reset     ; 0.500        ; 1.158      ; 4.427      ;
; -3.156 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; i_reset                                              ; i_reset     ; 0.500        ; 1.164      ; 4.410      ;
; -3.150 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; i_reset                                              ; i_reset     ; 0.500        ; 1.167      ; 4.403      ;
; -3.066 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; 1.165      ; 4.816      ;
; -3.059 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.091     ; 3.553      ;
; -3.037 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.024      ; 4.556      ;
; -3.037 ; convolutionControl:convControlBlock|addrLocal_q[0]~45         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.069     ; 3.553      ;
; -3.034 ; convolutionControl:convControlBlock|state_q.waitDone~1        ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.066     ; 3.553      ;
; -3.014 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.024      ; 4.533      ;
; -3.008 ; convolutionControl:convControlBlock|addrLocal_q[3]~33         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.036     ; 3.557      ;
; -3.001 ; convolutionControl:convControlBlock|addrLocal_q[5]~25         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.033     ; 3.553      ;
; -3.001 ; convolutionControl:convControlBlock|addrLocal_q[4]~29         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.033     ; 3.553      ;
; -2.998 ; convolutionControl:convControlBlock|addrLocal_q[2]~37         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.035     ; 3.548      ;
; -2.998 ; convolutionControl:convControlBlock|state_q.readRam~1         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.025     ; 3.558      ;
; -2.997 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|state_q.update~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.018      ; 4.509      ;
; -2.997 ; convolutionControl:convControlBlock|addrLocal_q[8]~13         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.027     ; 3.555      ;
; -2.995 ; convolutionControl:convControlBlock|addrLocal_q[9]~9          ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.027     ; 3.553      ;
; -2.995 ; convolutionControl:convControlBlock|addrLocal_q[1]~41         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.024     ; 3.556      ;
; -2.994 ; convolutionControl:convControlBlock|addrLocal_q[10]~5         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.025     ; 3.554      ;
; -2.992 ; convolutionControl:convControlBlock|addrLocal_q[11]~1         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.025     ; 3.552      ;
; -2.990 ; convolutionControl:convControlBlock|addrLocal_q[6]~21         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.024     ; 3.551      ;
; -2.987 ; i_reset                                                       ; convolutionControl:convControlBlock|state_q.finish~1   ; i_reset                                              ; i_reset     ; 0.500        ; 1.229      ; 4.223      ;
; -2.986 ; convolutionControl:convControlBlock|state_q.setWrite~1        ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.017     ; 3.554      ;
; -2.986 ; convolutionControl:convControlBlock|state_q.update~1          ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.018     ; 3.553      ;
; -2.985 ; convolutionControl:convControlBlock|state_q.idle~1            ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.025     ; 3.545      ;
; -2.980 ; convolutionControl:convControlBlock|addrLocal_q[7]~17         ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; i_reset                                              ; i_reset     ; 1.000        ; -0.020     ; 3.545      ;
; -2.974 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|state_q.update~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.018      ; 4.486      ;
; -2.959 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.026      ; 4.480      ;
; -2.958 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.022      ; 4.474      ;
; -2.941 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.027      ; 4.462      ;
; -2.936 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.025      ; 4.460      ;
; -2.936 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.026      ; 4.457      ;
; -2.935 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.022      ; 4.451      ;
; -2.918 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.027      ; 4.439      ;
; -2.913 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.025      ; 4.437      ;
; -2.878 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.023      ; 4.397      ;
; -2.855 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[1]~41  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.023      ; 4.374      ;
; -2.847 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|state_q.idle~1     ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.025      ; 4.371      ;
; -2.824 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|state_q.idle~1     ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.025      ; 4.348      ;
; -2.768 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.020      ; 4.115      ;
; -2.759 ; convolutionControl:convControlBlock|state_q.finish~_emulated  ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 0.827      ; 4.081      ;
; -2.756 ; convolutionControl:convControlBlock|state_q.readRam~_emulated ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 0.827      ; 4.078      ;
; -2.746 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.022      ; 4.262      ;
; -2.745 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.020      ; 4.092      ;
; -2.744 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.066      ; 4.223      ;
; -2.740 ; ramControl:sourceRam0Block|state_q.buffer                     ; convolutionControl:convControlBlock|addrLocal_q[10]~5  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 0.827      ; 4.062      ;
; -2.723 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[5]~25  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.022      ; 4.239      ;
; -2.721 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|addrLocal_q[0]~45  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.066      ; 4.200      ;
; -2.707 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; 1.165      ; 4.457      ;
; -2.700 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.091     ; 3.194      ;
; -2.692 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.063      ; 4.168      ;
; -2.678 ; convolutionControl:convControlBlock|addrLocal_q[0]~45         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.069     ; 3.194      ;
; -2.675 ; convolutionControl:convControlBlock|state_q.waitDone~1        ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.066     ; 3.194      ;
; -2.669 ; masterControl:masterControlBlock|state_q.convolution1         ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.063      ; 4.145      ;
; -2.667 ; i_reset                                                       ; convolutionControl:convControlBlock|state_q.update~1   ; i_reset                                              ; i_reset     ; 1.000        ; 1.159      ; 4.410      ;
; -2.660 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|state_q.update~1   ; i_reset                                              ; i_reset     ; 1.000        ; -0.097     ; 3.147      ;
; -2.649 ; convolutionControl:convControlBlock|addrLocal_q[3]~33         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.036     ; 3.198      ;
; -2.642 ; convolutionControl:convControlBlock|addrLocal_q[5]~25         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.033     ; 3.194      ;
; -2.642 ; convolutionControl:convControlBlock|addrLocal_q[4]~29         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.033     ; 3.194      ;
; -2.639 ; convolutionControl:convControlBlock|addrLocal_q[2]~37         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.035     ; 3.189      ;
; -2.639 ; convolutionControl:convControlBlock|state_q.readRam~1         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.025     ; 3.199      ;
; -2.638 ; convolutionControl:convControlBlock|addrLocal_q[8]~13         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.027     ; 3.196      ;
; -2.638 ; convolutionControl:convControlBlock|addrLocal_q[0]~45         ; convolutionControl:convControlBlock|state_q.update~1   ; i_reset                                              ; i_reset     ; 1.000        ; -0.075     ; 3.147      ;
; -2.636 ; convolutionControl:convControlBlock|addrLocal_q[9]~9          ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.027     ; 3.194      ;
; -2.636 ; convolutionControl:convControlBlock|addrLocal_q[1]~41         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.024     ; 3.197      ;
; -2.635 ; convolutionControl:convControlBlock|addrLocal_q[10]~5         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.025     ; 3.195      ;
; -2.635 ; convolutionControl:convControlBlock|state_q.waitDone~1        ; convolutionControl:convControlBlock|state_q.update~1   ; i_reset                                              ; i_reset     ; 1.000        ; -0.072     ; 3.147      ;
; -2.633 ; convolutionControl:convControlBlock|addrLocal_q[11]~1         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.025     ; 3.193      ;
; -2.631 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.103     ; 3.112      ;
; -2.631 ; convolutionControl:convControlBlock|addrLocal_q[6]~21         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.024     ; 3.192      ;
; -2.629 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; i_reset                                              ; i_reset     ; 1.000        ; 1.167      ; 4.381      ;
; -2.628 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; 1.163      ; 4.375      ;
; -2.627 ; convolutionControl:convControlBlock|state_q.setWrite~1        ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.017     ; 3.195      ;
; -2.627 ; convolutionControl:convControlBlock|state_q.update~1          ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.018     ; 3.194      ;
; -2.626 ; convolutionControl:convControlBlock|state_q.idle~1            ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.025     ; 3.186      ;
; -2.622 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|addrLocal_q[9]~9   ; i_reset                                              ; i_reset     ; 1.000        ; -0.089     ; 3.118      ;
; -2.621 ; convolutionControl:convControlBlock|addrLocal_q[7]~17         ; convolutionControl:convControlBlock|addrLocal_q[11]~1  ; i_reset                                              ; i_reset     ; 1.000        ; -0.020     ; 3.186      ;
; -2.619 ; masterControl:masterControlBlock|state_q.convolution0         ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 1.000        ; 1.017      ; 4.131      ;
; -2.611 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; i_reset                                              ; i_reset     ; 1.000        ; 1.168      ; 4.363      ;
; -2.609 ; convolutionControl:convControlBlock|addrLocal_q[3]~33         ; convolutionControl:convControlBlock|state_q.update~1   ; i_reset                                              ; i_reset     ; 1.000        ; -0.042     ; 3.151      ;
; -2.609 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 1.000        ; -0.100     ; 3.098      ;
; -2.609 ; convolutionControl:convControlBlock|addrLocal_q[0]~45         ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.081     ; 3.112      ;
; -2.606 ; i_reset                                                       ; convolutionControl:convControlBlock|addrLocal_q[2]~37  ; i_reset                                              ; i_reset     ; 1.000        ; 1.166      ; 4.361      ;
; -2.606 ; convolutionControl:convControlBlock|state_q.waitDone~1        ; convolutionControl:convControlBlock|addrLocal_q[4]~29  ; i_reset                                              ; i_reset     ; 1.000        ; -0.078     ; 3.112      ;
; -2.604 ; convolutionControl:convControlBlock|state_q.finish~1          ; convolutionControl:convControlBlock|addrLocal_q[8]~13  ; i_reset                                              ; i_reset     ; 1.000        ; -0.088     ; 3.100      ;
+--------+---------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                      ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -3.191 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 4.137      ;
; -3.177 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 4.123      ;
; -3.143 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 4.093      ;
; -3.139 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 4.089      ;
; -3.127 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 4.073      ;
; -3.126 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 4.072      ;
; -3.124 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 4.070      ;
; -3.113 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 4.059      ;
; -3.112 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 4.058      ;
; -3.110 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 4.056      ;
; -3.093 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 4.039      ;
; -3.092 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 4.038      ;
; -3.090 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 4.036      ;
; -3.079 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 4.025      ;
; -3.079 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 4.029      ;
; -3.078 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 4.024      ;
; -3.078 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 4.028      ;
; -3.076 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 4.022      ;
; -3.076 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 4.026      ;
; -3.075 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 4.025      ;
; -3.074 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 4.024      ;
; -3.072 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 4.022      ;
; -3.046 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.996      ;
; -3.045 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.995      ;
; -3.044 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.994      ;
; -3.042 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.992      ;
; -3.041 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.991      ;
; -3.040 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.990      ;
; -3.038 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.988      ;
; -3.024 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.974      ;
; -3.021 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.971      ;
; -3.019 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.965      ;
; -3.015 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.961      ;
; -2.998 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.944      ;
; -2.992 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.938      ;
; -2.987 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.933      ;
; -2.986 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.936      ;
; -2.982 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.932      ;
; -2.981 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.931      ;
; -2.979 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.929      ;
; -2.961 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.911      ;
; -2.960 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.910      ;
; -2.959 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.909      ;
; -2.957 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.907      ;
; -2.957 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.907      ;
; -2.956 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.906      ;
; -2.955 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.901      ;
; -2.954 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.900      ;
; -2.954 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.904      ;
; -2.952 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.898      ;
; -2.951 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.897      ;
; -2.950 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.896      ;
; -2.948 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.894      ;
; -2.948 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.898      ;
; -2.948 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.898      ;
; -2.947 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.897      ;
; -2.945 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.895      ;
; -2.934 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.880      ;
; -2.933 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.879      ;
; -2.931 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.877      ;
; -2.928 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.874      ;
; -2.927 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.873      ;
; -2.926 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.876      ;
; -2.925 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.871      ;
; -2.925 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.875      ;
; -2.923 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.869      ;
; -2.923 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.873      ;
; -2.923 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.873      ;
; -2.922 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.868      ;
; -2.922 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.872      ;
; -2.922 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.872      ;
; -2.921 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.867      ;
; -2.921 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.871      ;
; -2.920 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.866      ;
; -2.920 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.866      ;
; -2.920 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.870      ;
; -2.919 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.869      ;
; -2.918 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.864      ;
; -2.917 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.863      ;
; -2.916 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.862      ;
; -2.914 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.860      ;
; -2.900 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.846      ;
; -2.899 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.845      ;
; -2.897 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.843      ;
; -2.897 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.847      ;
; -2.896 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.846      ;
; -2.894 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.840      ;
; -2.894 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.844      ;
; -2.893 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.839      ;
; -2.891 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.837      ;
; -2.889 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.835      ;
; -2.888 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.834      ;
; -2.888 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.838      ;
; -2.887 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.837      ;
; -2.886 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.041     ; 3.832      ;
; -2.885 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.835      ;
; -2.884 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.834      ;
; -2.883 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.833      ;
; -2.881 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.831      ;
; -2.866 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; -0.037     ; 3.816      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_pclk'                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.411 ; cameraRead:cameraReadBlock|o_yIndex[9]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.366      ;
; -1.404 ; cameraRead:cameraReadBlock|o_yIndex[8]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.359      ;
; -1.396 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.351      ;
; -1.381 ; cameraRead:cameraReadBlock|o_yIndex[9]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.336      ;
; -1.374 ; cameraRead:cameraReadBlock|o_yIndex[8]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.329      ;
; -1.366 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.321      ;
; -1.324 ; cameraRead:cameraReadBlock|o_yIndex[7]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.279      ;
; -1.307 ; cameraRead:cameraReadBlock|o_yIndex[1]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.262      ;
; -1.305 ; cameraRead:cameraReadBlock|o_yIndex[4]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.260      ;
; -1.302 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.257      ;
; -1.297 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.252      ;
; -1.294 ; cameraRead:cameraReadBlock|o_yIndex[7]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.249      ;
; -1.277 ; cameraRead:cameraReadBlock|o_yIndex[1]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.232      ;
; -1.275 ; cameraRead:cameraReadBlock|o_yIndex[4]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.230      ;
; -1.272 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.227      ;
; -1.267 ; cameraRead:cameraReadBlock|o_yIndex[6]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.222      ;
; -1.267 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.222      ;
; -1.264 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.219      ;
; -1.264 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.219      ;
; -1.237 ; cameraRead:cameraReadBlock|o_yIndex[6]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.192      ;
; -1.234 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.189      ;
; -1.234 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.189      ;
; -1.231 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.186      ;
; -1.219 ; cameraRead:cameraReadBlock|o_yIndex[3]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.174      ;
; -1.201 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.156      ;
; -1.189 ; cameraRead:cameraReadBlock|o_yIndex[3]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.144      ;
; -1.184 ; cameraRead:cameraReadBlock|o_xIndex[3]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.139      ;
; -1.164 ; cameraRead:cameraReadBlock|o_yIndex[2]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.119      ;
; -1.154 ; cameraRead:cameraReadBlock|o_xIndex[3]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.109      ;
; -1.134 ; cameraRead:cameraReadBlock|o_yIndex[2]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.089      ;
; -1.127 ; cameraRead:cameraReadBlock|o_xIndex[1]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.082      ;
; -1.097 ; cameraRead:cameraReadBlock|o_xIndex[1]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.052      ;
; -1.089 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 2.043      ;
; -1.088 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 2.042      ;
; -1.088 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 2.042      ;
; -1.088 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 2.042      ;
; -1.087 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 2.041      ;
; -1.076 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 2.030      ;
; -1.076 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.031      ;
; -1.046 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 2.001      ;
; -1.041 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.995      ;
; -1.040 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.994      ;
; -1.040 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.994      ;
; -1.040 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.994      ;
; -1.039 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.993      ;
; -1.028 ; cameraRead:cameraReadBlock|o_xIndex[8]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.982      ;
; -1.017 ; cameraRead:cameraReadBlock|o_xIndex[6]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 1.972      ;
; -0.988 ; cameraRead:cameraReadBlock|o_yIndex[5]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 1.943      ;
; -0.987 ; cameraRead:cameraReadBlock|o_xIndex[6]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 1.942      ;
; -0.968 ; i_reset                                                                         ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                          ; i_reset      ; i_pclk      ; 0.500        ; 1.185      ; 2.620      ;
; -0.960 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.914      ;
; -0.960 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.914      ;
; -0.959 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.913      ;
; -0.959 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.913      ;
; -0.959 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.913      ;
; -0.959 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.913      ;
; -0.959 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.913      ;
; -0.959 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.913      ;
; -0.958 ; cameraRead:cameraReadBlock|o_yIndex[5]                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_pclk       ; i_pclk      ; 1.000        ; -0.032     ; 1.913      ;
; -0.958 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.912      ;
; -0.958 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.912      ;
; -0.954 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.908      ;
; -0.947 ; cameraRead:cameraReadBlock|o_xIndex[2]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.901      ;
; -0.947 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.901      ;
; -0.947 ; cameraRead:cameraReadBlock|o_xIndex[0]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.901      ;
; -0.946 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.900      ;
; -0.946 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.900      ;
; -0.946 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.900      ;
; -0.945 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.899      ;
; -0.942 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.896      ;
; -0.941 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.895      ;
; -0.941 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.895      ;
; -0.941 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.895      ;
; -0.940 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.894      ;
; -0.938 ; i_reset                                                                         ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                             ; i_reset      ; i_pclk      ; 0.500        ; 1.185      ; 2.590      ;
; -0.934 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.888      ;
; -0.934 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.888      ;
; -0.934 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.888      ;
; -0.934 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.888      ;
; -0.934 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.888      ;
; -0.934 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.888      ;
; -0.934 ; cameraRead:cameraReadBlock|o_xIndex[9]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.888      ;
; -0.933 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.887      ;
; -0.933 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.887      ;
; -0.933 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.887      ;
; -0.932 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.886      ;
; -0.929 ; cameraRead:cameraReadBlock|o_xIndex[7]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.883      ;
; -0.925 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.036     ; 1.876      ;
; -0.924 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.036     ; 1.875      ;
; -0.924 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.036     ; 1.875      ;
; -0.924 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.036     ; 1.875      ;
; -0.923 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.036     ; 1.874      ;
; -0.921 ; cameraRead:cameraReadBlock|o_xIndex[5]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.875      ;
; -0.919 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; i_pclk       ; i_pclk      ; 1.000        ; -0.036     ; 1.870      ;
; -0.918 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.036     ; 1.869      ;
; -0.918 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; i_pclk       ; i_pclk      ; 1.000        ; -0.036     ; 1.869      ;
; -0.918 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                   ; i_pclk       ; i_pclk      ; 1.000        ; -0.036     ; 1.869      ;
; -0.917 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; i_pclk       ; i_pclk      ; 1.000        ; -0.036     ; 1.868      ;
; -0.912 ; cameraRead:cameraReadBlock|o_xIndex[4]                                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; i_pclk       ; i_pclk      ; 1.000        ; -0.033     ; 1.866      ;
; -0.912 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; i_pclk       ; i_pclk      ; 1.000        ; -0.036     ; 1.863      ;
+--------+---------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'writeBackControl:writeBackControlBlock|state_q.finish'                                                                                                                                                                                          ;
+--------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                          ; Launch Clock                                         ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.457 ; writeBackControl:writeBackControlBlock|state_q.setSdram0 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 1.000        ; 0.060      ; 1.031      ;
; -0.422 ; writeBackControl:writeBackControlBlock|state_q.setSdram1 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 1.000        ; 0.060      ; 0.996      ;
; -0.414 ; writeBackControl:writeBackControlBlock|state_q.setSdram2 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 1.000        ; 0.060      ; 0.988      ;
+--------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 37.315 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.230     ; 4.108      ;
; 37.315 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.230     ; 4.108      ;
; 37.315 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.230     ; 4.108      ;
; 37.315 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.230     ; 4.108      ;
; 37.315 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.230     ; 4.108      ;
; 37.315 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.230     ; 4.108      ;
; 37.315 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.230     ; 4.108      ;
; 37.315 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.230     ; 4.108      ;
; 37.315 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.230     ; 4.108      ;
; 37.315 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.230     ; 4.108      ;
; 37.315 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.230     ; 4.108      ;
; 37.340 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.232     ; 4.081      ;
; 37.340 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.232     ; 4.081      ;
; 37.340 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.232     ; 4.081      ;
; 37.340 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.232     ; 4.081      ;
; 37.340 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.232     ; 4.081      ;
; 37.340 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.232     ; 4.081      ;
; 37.340 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.232     ; 4.081      ;
; 37.340 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.232     ; 4.081      ;
; 37.366 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.231     ; 4.056      ;
; 37.366 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.231     ; 4.056      ;
; 37.366 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.231     ; 4.056      ;
; 37.366 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.231     ; 4.056      ;
; 37.366 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.231     ; 4.056      ;
; 37.366 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.231     ; 4.056      ;
; 37.366 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.231     ; 4.056      ;
; 37.366 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.231     ; 4.056      ;
; 37.366 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.231     ; 4.056      ;
; 37.366 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.231     ; 4.056      ;
; 37.366 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.231     ; 4.056      ;
; 37.366 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.231     ; 4.056      ;
; 37.376 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.230     ; 4.047      ;
; 37.379 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 4.056      ;
; 37.449 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.986      ;
; 37.544 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.891      ;
; 37.616 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.819      ;
; 37.677 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.758      ;
; 37.681 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.754      ;
; 37.687 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.748      ;
; 37.751 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.684      ;
; 37.802 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.216     ; 3.635      ;
; 37.802 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.216     ; 3.635      ;
; 37.802 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.216     ; 3.635      ;
; 37.802 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.216     ; 3.635      ;
; 37.802 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.216     ; 3.635      ;
; 37.802 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.216     ; 3.635      ;
; 37.802 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.216     ; 3.635      ;
; 37.802 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.216     ; 3.635      ;
; 37.941 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.494      ;
; 37.941 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.494      ;
; 37.941 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.494      ;
; 37.941 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.494      ;
; 37.941 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.494      ;
; 37.941 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.494      ;
; 37.941 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.494      ;
; 37.941 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.494      ;
; 38.183 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.252      ;
; 38.316 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.119      ;
; 38.392 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 3.043      ;
; 38.417 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 3.198      ;
; 38.418 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 3.197      ;
; 38.419 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 3.196      ;
; 38.422 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 3.193      ;
; 38.423 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 3.192      ;
; 38.425 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 3.190      ;
; 38.427 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 3.188      ;
; 38.431 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 3.184      ;
; 38.442 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 3.175      ;
; 38.444 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 3.173      ;
; 38.445 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 3.172      ;
; 38.445 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 3.172      ;
; 38.452 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 3.163      ;
; 38.457 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.038     ; 3.158      ;
; 38.470 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 3.147      ;
; 38.473 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 3.144      ;
; 38.502 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 3.115      ;
; 38.572 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 3.044      ;
; 38.579 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.218     ; 2.856      ;
; 38.612 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 3.005      ;
; 38.693 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.923      ;
; 38.726 ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 2.681      ;
; 38.728 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.036     ; 2.889      ;
; 38.734 ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 2.673      ;
; 38.775 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[5]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.037     ; 2.841      ;
; 38.808 ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 2.599      ;
; 38.812 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 2.595      ;
; 38.812 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.042     ; 2.799      ;
; 38.812 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]                                                                               ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.042     ; 2.799      ;
; 38.816 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.039     ; 2.798      ;
; 38.816 ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 2.591      ;
; 38.817 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.039     ; 2.797      ;
; 38.818 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.039     ; 2.796      ;
; 38.819 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.039     ; 2.795      ;
; 38.821 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.039     ; 2.793      ;
; 38.821 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 2.586      ;
; 38.823 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.246     ; 2.584      ;
; 38.824 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.039     ; 2.790      ;
; 38.826 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.039     ; 2.788      ;
; 38.827 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.039     ; 2.787      ;
; 38.828 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                                                                        ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 41.666       ; -0.231     ; 2.594      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                           ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.156 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.478      ;
; 0.156 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.478      ;
; 0.160 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.482      ;
; 0.160 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.482      ;
; 0.162 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.484      ;
; 0.167 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.489      ;
; 0.179 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.181 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.503      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                            ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_oev:auto_generated|ram_block1a0~porta_address_reg0 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.511      ;
; 0.190 ; cameraStartConfig:controlStartConfigCameraBlock|counter[17]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[17]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.318      ;
; 0.195 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.208 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.328      ;
; 0.212 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.215 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.336      ;
; 0.226 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                          ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.347      ;
; 0.228 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.349      ;
; 0.231 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_START_SIGNAL                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.352      ;
; 0.252 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.257 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.377      ;
; 0.267 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.282 ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.425      ;
; 0.284 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                 ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.290 ; cameraStartConfig:controlStartConfigCameraBlock|counter[14]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[14]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.418      ;
; 0.292 ; cameraStartConfig:controlStartConfigCameraBlock|counter[16]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[16]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.420      ;
; 0.292 ; cameraStartConfig:controlStartConfigCameraBlock|counter[15]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[15]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.420      ;
; 0.294 ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.422      ;
; 0.295 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.423      ;
; 0.295 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                           ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                               ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.424      ;
; 0.296 ; cameraStartConfig:controlStartConfigCameraBlock|counter[11]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[11]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.424      ;
; 0.297 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                  ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; cameraStartConfig:controlStartConfigCameraBlock|counter[12]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[12]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                 ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]                                                                                        ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; cameraStartConfig:controlStartConfigCameraBlock|counter[10]                                ; cameraStartConfig:controlStartConfigCameraBlock|counter[10]                                                                                       ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
+-------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                               ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.164 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo1  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.139      ; 0.592      ;
; 0.177 ; writeBackControl:writeBackControlBlock|addrLocal_q[14]      ; writeBackControl:writeBackControlBlock|addrLocal_q[14]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; writeBackControl:writeBackControlBlock|addrLocal_q[1]       ; writeBackControl:writeBackControlBlock|addrLocal_q[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; writeBackControl:writeBackControlBlock|addrLocal_q[2]       ; writeBackControl:writeBackControlBlock|addrLocal_q[2]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; writeBackControl:writeBackControlBlock|addrLocal_q[3]       ; writeBackControl:writeBackControlBlock|addrLocal_q[3]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; writeBackControl:writeBackControlBlock|addrLocal_q[4]       ; writeBackControl:writeBackControlBlock|addrLocal_q[4]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; writeBackControl:writeBackControlBlock|addrLocal_q[5]       ; writeBackControl:writeBackControlBlock|addrLocal_q[5]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; writeBackControl:writeBackControlBlock|addrLocal_q[6]       ; writeBackControl:writeBackControlBlock|addrLocal_q[6]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; writeBackControl:writeBackControlBlock|addrLocal_q[7]       ; writeBackControl:writeBackControlBlock|addrLocal_q[7]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; writeBackControl:writeBackControlBlock|addrLocal_q[12]      ; writeBackControl:writeBackControlBlock|addrLocal_q[12]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; writeBackControl:writeBackControlBlock|addrLocal_q[13]      ; writeBackControl:writeBackControlBlock|addrLocal_q[13]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; writeBackControl:writeBackControlBlock|addrLocal_q[18]      ; writeBackControl:writeBackControlBlock|addrLocal_q[18]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; writeBackControl:writeBackControlBlock|addrLocal_q[15]      ; writeBackControl:writeBackControlBlock|addrLocal_q[15]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; writeBackControl:writeBackControlBlock|addrLocal_q[16]      ; writeBackControl:writeBackControlBlock|addrLocal_q[16]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; writeBackControl:writeBackControlBlock|addrLocal_q[17]      ; writeBackControl:writeBackControlBlock|addrLocal_q[17]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; writeBackControl:writeBackControlBlock|state_q.waitDone2    ; writeBackControl:writeBackControlBlock|state_q.waitDone2    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; writeBackControl:writeBackControlBlock|state_q.waitDone1    ; writeBackControl:writeBackControlBlock|state_q.waitDone1    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; writeBackControl:writeBackControlBlock|state_q.waitDone0    ; writeBackControl:writeBackControlBlock|state_q.waitDone0    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fetchingControl:fetchingControlBlock|state_q.waitSdram0     ; fetchingControl:fetchingControlBlock|state_q.waitSdram0     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fetchingControl:fetchingControlBlock|addrLocal_q[8]         ; fetchingControl:fetchingControlBlock|addrLocal_q[8]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fetchingControl:fetchingControlBlock|addrLocal_q[7]         ; fetchingControl:fetchingControlBlock|addrLocal_q[7]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fetchingControl:fetchingControlBlock|addrLocal_q[6]         ; fetchingControl:fetchingControlBlock|addrLocal_q[6]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fetchingControl:fetchingControlBlock|addrLocal_q[5]         ; fetchingControl:fetchingControlBlock|addrLocal_q[5]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fetchingControl:fetchingControlBlock|addrLocal_q[4]         ; fetchingControl:fetchingControlBlock|addrLocal_q[4]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fetchingControl:fetchingControlBlock|addrLocal_q[3]         ; fetchingControl:fetchingControlBlock|addrLocal_q[3]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fetchingControl:fetchingControlBlock|addrLocal_q[2]         ; fetchingControl:fetchingControlBlock|addrLocal_q[2]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fetchingControl:fetchingControlBlock|addrLocal_q[1]         ; fetchingControl:fetchingControlBlock|addrLocal_q[1]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; fetchingControl:fetchingControlBlock|addrLocal_q[0]         ; fetchingControl:fetchingControlBlock|addrLocal_q[0]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; masterControl:masterControlBlock|state_q.waitDoneConv0      ; masterControl:masterControlBlock|state_q.waitDoneConv0      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; masterControl:masterControlBlock|state_q.waitDoneConv1      ; masterControl:masterControlBlock|state_q.waitDoneConv1      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; masterControl:masterControlBlock|state_q.waitDoneFet1       ; masterControl:masterControlBlock|state_q.waitDoneFet1       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; masterControl:masterControlBlock|state_q.waitDoneCam        ; masterControl:masterControlBlock|state_q.waitDoneCam        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; storeCamControl:controlStoreToSdramBlock|state_q.idle       ; storeCamControl:controlStoreToSdramBlock|state_q.idle       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; averageControl:averageControlBlock|state_q.idle             ; averageControl:averageControlBlock|state_q.idle             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; fetchingControl:fetchingControlBlock|addrLocal_q[18]        ; fetchingControl:fetchingControlBlock|addrLocal_q[18]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fetchingControl:fetchingControlBlock|addrLocal_q[17]        ; fetchingControl:fetchingControlBlock|addrLocal_q[17]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fetchingControl:fetchingControlBlock|addrLocal_q[16]        ; fetchingControl:fetchingControlBlock|addrLocal_q[16]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fetchingControl:fetchingControlBlock|addrLocal_q[15]        ; fetchingControl:fetchingControlBlock|addrLocal_q[15]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fetchingControl:fetchingControlBlock|addrLocal_q[14]        ; fetchingControl:fetchingControlBlock|addrLocal_q[14]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fetchingControl:fetchingControlBlock|addrLocal_q[13]        ; fetchingControl:fetchingControlBlock|addrLocal_q[13]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fetchingControl:fetchingControlBlock|addrLocal_q[12]        ; fetchingControl:fetchingControlBlock|addrLocal_q[12]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fetchingControl:fetchingControlBlock|addrLocal_q[11]        ; fetchingControl:fetchingControlBlock|addrLocal_q[11]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fetchingControl:fetchingControlBlock|addrLocal_q[10]        ; fetchingControl:fetchingControlBlock|addrLocal_q[10]        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; fetchingControl:fetchingControlBlock|addrLocal_q[9]         ; fetchingControl:fetchingControlBlock|addrLocal_q[9]         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; masterControl:masterControlBlock|state_q.waitDoneCam        ; masterControl:masterControlBlock|state_q.fet1               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; sdram_controller:sdramControlBlock|command[4]               ; sdram_controller:sdramControlBlock|command[4]               ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; storeCamControl:controlStoreToSdramBlock|state_q.wait2      ; storeCamControl:controlStoreToSdramBlock|state_q.wait2      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; storeCamControl:controlStoreToSdramBlock|state_q.wait1      ; storeCamControl:controlStoreToSdramBlock|state_q.wait1      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; storeCamControl:controlStoreToSdramBlock|state_q.wait0      ; storeCamControl:controlStoreToSdramBlock|state_q.wait0      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdramControlBlock|state[0]                 ; sdram_controller:sdramControlBlock|state[0]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdramControlBlock|state[3]                 ; sdram_controller:sdramControlBlock|state[3]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdramControlBlock|state[1]                 ; sdram_controller:sdramControlBlock|state[1]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|addrLocal_q[4]           ; averageControl:averageControlBlock|addrLocal_q[4]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|addrLocal_q[8]           ; averageControl:averageControlBlock|addrLocal_q[8]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|addrLocal_q[11]          ; averageControl:averageControlBlock|addrLocal_q[11]          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|addrLocal_q[10]          ; averageControl:averageControlBlock|addrLocal_q[10]          ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|addrLocal_q[9]           ; averageControl:averageControlBlock|addrLocal_q[9]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|addrLocal_q[7]           ; averageControl:averageControlBlock|addrLocal_q[7]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|addrLocal_q[6]           ; averageControl:averageControlBlock|addrLocal_q[6]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|addrLocal_q[5]           ; averageControl:averageControlBlock|addrLocal_q[5]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|addrLocal_q[0]           ; averageControl:averageControlBlock|addrLocal_q[0]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|addrLocal_q[3]           ; averageControl:averageControlBlock|addrLocal_q[3]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|addrLocal_q[2]           ; averageControl:averageControlBlock|addrLocal_q[2]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|addrLocal_q[1]           ; averageControl:averageControlBlock|addrLocal_q[1]           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; averageControl:averageControlBlock|state_q.waitDone         ; averageControl:averageControlBlock|state_q.waitDone         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; writeBackControl:writeBackControlBlock|addrLocal_q[0]       ; writeBackControl:writeBackControlBlock|addrLocal_q[0]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; writeBackControl:writeBackControlBlock|addrLocal_q[8]       ; writeBackControl:writeBackControlBlock|addrLocal_q[8]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; writeBackControl:writeBackControlBlock|addrLocal_q[9]       ; writeBackControl:writeBackControlBlock|addrLocal_q[9]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; writeBackControl:writeBackControlBlock|addrLocal_q[10]      ; writeBackControl:writeBackControlBlock|addrLocal_q[10]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; writeBackControl:writeBackControlBlock|addrLocal_q[11]      ; writeBackControl:writeBackControlBlock|addrLocal_q[11]      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; writeBackControl:writeBackControlBlock|state_q.idle         ; writeBackControl:writeBackControlBlock|state_q.idle         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack1 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|state_q.waitSdram2     ; fetchingControl:fetchingControlBlock|state_q.waitSdram2     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|state_q.waitSdram1     ; fetchingControl:fetchingControlBlock|state_q.waitSdram1     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fetchingControl:fetchingControlBlock|state_q.idle           ; fetchingControl:fetchingControlBlock|state_q.idle           ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; masterControl:masterControlBlock|state_q.waitDoneFet2       ; masterControl:masterControlBlock|state_q.waitDoneFet2       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; masterControl:masterControlBlock|state_q.waitDoneAve        ; masterControl:masterControlBlock|state_q.waitDoneAve        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; masterControl:masterControlBlock|state_q.waitDoneFet3       ; masterControl:masterControlBlock|state_q.waitDoneFet3       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdramControlBlock|state_cnt[1]             ; sdram_controller:sdramControlBlock|state_cnt[1]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdramControlBlock|state[2]                 ; sdram_controller:sdramControlBlock|state[2]                 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_controller:sdramControlBlock|state_cnt[3]             ; sdram_controller:sdramControlBlock|state_cnt[3]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; storeCamControl:controlStoreToSdramBlock|state_q.wait0      ; storeCamControl:controlStoreToSdramBlock|state_q.setGreen   ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; storeCamControl:controlStoreToSdramBlock|state_q.setBlue    ; storeCamControl:controlStoreToSdramBlock|state_q.wait2      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_controller:sdramControlBlock|state_cnt[0]             ; sdram_controller:sdramControlBlock|state_cnt[0]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; storeCamControl:controlStoreToSdramBlock|state_q.wait2      ; storeCamControl:controlStoreToSdramBlock|state_q.update     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.197 ; fetchingControl:fetchingControlBlock|state_q.waitSdram1     ; fetchingControl:fetchingControlBlock|state_q.setRam1        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; averageControl:averageControlBlock|state_q.waitDone         ; averageControl:averageControlBlock|state_q.writeAdd         ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2 ; masterControl:masterControlBlock|state_q.update2            ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.320      ;
; 0.201 ; ramControl:sourceRam0Block|state_q.load4                    ; ramControl:sourceRam0Block|state_q.load5                    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.322      ;
; 0.203 ; fetchingControl:fetchingControlBlock|state_q.waitSdram2     ; fetchingControl:fetchingControlBlock|state_q.setRam2        ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; fetchingControl:fetchingControlBlock|state_q.setSdram0      ; fetchingControl:fetchingControlBlock|state_q.waitSdram0     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.234      ; 0.521      ;
; 0.204 ; sdram_controller:sdramControlBlock|wr_data_r[0]             ; sdram_controller:sdramControlBlock|rd_data_r[0]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sdram_controller:sdramControlBlock|wr_data_r[7]             ; sdram_controller:sdramControlBlock|rd_data_r[7]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sdram_controller:sdramControlBlock|wr_data_r[1]             ; sdram_controller:sdramControlBlock|rd_data_r[1]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sdram_controller:sdramControlBlock|state_cnt[2]             ; sdram_controller:sdramControlBlock|state_cnt[3]             ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.325      ;
; 0.208 ; masterControl:masterControlBlock|state_q.fet2               ; masterControl:masterControlBlock|state_q.waitDoneFet2       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; fetchingControl:fetchingControlBlock|state_q.setRam0        ; fetchingControl:fetchingControlBlock|state_q.setSdram1      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; writeBackControl:writeBackControlBlock|state_q.finish       ; writeBackControl:writeBackControlBlock|state_q.idle         ; writeBackControl:writeBackControlBlock|state_q.finish      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.135      ; 0.624      ;
; 0.212 ; masterControl:masterControlBlock|opcode_q[5]                ; masterControl:masterControlBlock|opcode_q[5]                ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.340      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.315      ;
; 0.209 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.329      ;
; 0.214 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.334      ;
; 0.251 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.372      ;
; 0.261 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.381      ;
; 0.263 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.384      ;
; 0.267 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.392      ;
; 0.273 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.395      ;
; 0.278 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.400      ;
; 0.283 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.404      ;
; 0.288 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.409      ;
; 0.288 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.409      ;
; 0.295 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.416      ;
; 0.306 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.427      ;
; 0.311 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.434      ;
; 0.318 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.439      ;
; 0.321 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.443      ;
; 0.324 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.444      ;
; 0.333 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.453      ;
; 0.334 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.455      ;
; 0.345 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 2.089      ;
; 0.345 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 2.089      ;
; 0.345 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 2.089      ;
; 0.345 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 2.089      ;
; 0.345 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 2.089      ;
; 0.345 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 2.089      ;
; 0.345 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 2.089      ;
; 0.345 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 2.089      ;
; 0.345 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 2.089      ;
; 0.345 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 2.089      ;
; 0.345 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 2.089      ;
; 0.347 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.468      ;
; 0.348 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.468      ;
; 0.348 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.469      ;
; 0.350 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.471      ;
; 0.361 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.554      ; 2.104      ;
; 0.361 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.554      ; 2.104      ;
; 0.361 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.554      ; 2.104      ;
; 0.361 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.482      ;
; 0.366 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.486      ;
; 0.368 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.554      ; 2.111      ;
; 0.377 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.497      ;
; 0.378 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 2.116      ;
; 0.378 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 2.116      ;
; 0.378 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 2.116      ;
; 0.380 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.052      ; 0.516      ;
; 0.382 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.503      ;
; 0.384 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.505      ;
; 0.385 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.506      ;
; 0.386 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.507      ;
; 0.393 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.041      ; 0.518      ;
; 0.394 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.514      ;
; 0.394 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.514      ;
; 0.411 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.041      ; 0.536      ;
; 0.425 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.041      ; 0.550      ;
; 0.426 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.546      ;
; 0.429 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0                                                                        ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.554      ; 2.172      ;
; 0.435 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.556      ;
; 0.446 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.567      ;
; 0.449 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.041      ; 0.574      ;
; 0.450 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.041      ; 0.575      ;
; 0.452 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.572      ;
; 0.460 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.041      ; 0.585      ;
; 0.463 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.583      ;
; 0.466 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.041      ; 0.591      ;
; 0.466 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.041      ; 0.591      ;
; 0.475 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.596      ;
; 0.478 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.037      ; 0.599      ;
; 0.484 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.604      ;
; 0.484 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.604      ;
; 0.486 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.041      ; 0.611      ;
; 0.491 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.611      ;
; 0.492 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.041      ; 0.617      ;
; 0.493 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.613      ;
; 0.494 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.041      ; 0.619      ;
; 0.501 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.621      ;
; 0.503 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 0.041      ; 0.628      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_pclk'                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                        ; To Node                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                         ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                         ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                            ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                         ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; cameraRead:cameraReadBlock|byte_state                                                                                            ; cameraRead:cameraReadBlock|byte_state                                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.314      ;
; 0.262 ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.383      ;
; 0.265 ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                          ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                            ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4] ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0] ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.388      ;
; 0.272 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[4]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                                 ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.395      ;
; 0.278 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[8]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[9]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.400      ;
; 0.280 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.400      ;
; 0.295 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                         ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.416      ;
; 0.299 ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.422      ;
; 0.304 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.426      ;
; 0.310 ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.436      ;
; 0.318 ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                         ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.438      ;
; 0.322 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.442      ;
; 0.324 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.444      ;
; 0.330 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                         ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.451      ;
; 0.337 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1] ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.457      ;
; 0.345 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[0]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.465      ;
; 0.345 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[3]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.465      ;
; 0.355 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.475      ;
; 0.372 ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.493      ;
; 0.373 ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.494      ;
; 0.373 ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.494      ;
; 0.374 ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.494      ;
; 0.374 ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.494      ;
; 0.374 ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.495      ;
; 0.374 ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                            ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                         ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.494      ;
; 0.377 ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.498      ;
; 0.380 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.500      ;
; 0.384 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.505      ;
; 0.385 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.506      ;
; 0.385 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.505      ;
; 0.387 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.507      ;
; 0.388 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.508      ;
; 0.394 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.514      ;
; 0.395 ; cameraRead:cameraReadBlock|byte_state                                                                                            ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.516      ;
; 0.417 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.537      ;
; 0.421 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.541      ;
; 0.425 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9] ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9] ; i_pclk       ; i_pclk      ; 0.000        ; 0.042      ; 0.551      ;
; 0.428 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.548      ;
; 0.432 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[6]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.031      ; 0.547      ;
; 0.434 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.554      ;
; 0.435 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.555      ;
; 0.436 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[2]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.035      ; 0.555      ;
; 0.443 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[5]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.031      ; 0.558      ;
; 0.443 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.563      ;
; 0.446 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[1]                                                  ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[1]                                          ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.567      ;
; 0.451 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                      ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.571      ;
; 0.451 ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.571      ;
; 0.452 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                     ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.573      ;
; 0.457 ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[1]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.582      ;
; 0.462 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.583      ;
; 0.463 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.583      ;
; 0.465 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                                  ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                      ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                ; i_pclk       ; i_pclk      ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                           ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                           ; i_pclk       ; i_pclk      ; 0.000        ; 0.036      ; 0.586      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_reset'                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.341 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.121      ; 1.542      ;
; 0.344 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.118      ; 1.542      ;
; 0.344 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.118      ; 1.542      ;
; 0.344 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.118      ; 1.542      ;
; 0.345 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.117      ; 1.542      ;
; 0.345 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.117      ; 1.542      ;
; 0.345 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.117      ; 1.542      ;
; 0.345 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.117      ; 1.542      ;
; 0.355 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.107      ; 1.542      ;
; 0.355 ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.107      ; 1.542      ;
; 0.355 ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.107      ; 1.542      ;
; 0.355 ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.107      ; 1.542      ;
; 0.360 ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.102      ; 1.542      ;
; 0.360 ; convolutionControl:convControlBlock|addrLocal_q[4]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.102      ; 1.542      ;
; 0.360 ; convolutionControl:convControlBlock|addrLocal_q[2]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.102      ; 1.542      ;
; 0.360 ; convolutionControl:convControlBlock|addrLocal_q[3]~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.102      ; 1.542      ;
; 0.653 ; ramControl:sourceRam0Block|state_q.buffer                      ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.117      ; 1.850      ;
; 0.790 ; convolutionControl:convControlBlock|state_q.readRam~_emulated  ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.117      ; 1.987      ;
; 0.795 ; convolutionControl:convControlBlock|state_q.finish~_emulated   ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.117      ; 1.992      ;
; 0.839 ; masterControl:masterControlBlock|state_q.convolution1          ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.306      ; 2.225      ;
; 0.868 ; masterControl:masterControlBlock|state_q.convolution0          ; convolutionControl:convControlBlock|state_q.readRam~1  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.306      ; 2.254      ;
; 0.908 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.187      ; 2.175      ;
; 0.911 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.184      ; 2.175      ;
; 0.911 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.184      ; 2.175      ;
; 0.911 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.184      ; 2.175      ;
; 0.912 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.183      ; 2.175      ;
; 0.912 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.183      ; 2.175      ;
; 0.912 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.183      ; 2.175      ;
; 0.912 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.183      ; 2.175      ;
; 0.922 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.173      ; 2.175      ;
; 0.922 ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.173      ; 2.175      ;
; 0.922 ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.173      ; 2.175      ;
; 0.922 ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.173      ; 2.175      ;
; 0.927 ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.168      ; 2.175      ;
; 0.927 ; convolutionControl:convControlBlock|addrLocal_q[4]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.168      ; 2.175      ;
; 0.927 ; convolutionControl:convControlBlock|addrLocal_q[2]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.168      ; 2.175      ;
; 0.927 ; convolutionControl:convControlBlock|addrLocal_q[3]~_emulated   ; convolutionControl:convControlBlock|state_q.finish~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.168      ; 2.175      ;
; 0.940 ; i_reset                                                        ; convolutionControl:convControlBlock|state_q.readRam~1  ; i_reset                                              ; i_reset     ; 0.000        ; 1.204      ; 2.144      ;
; 1.131 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|state_q.update~1   ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.110      ; 2.321      ;
; 1.135 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.162      ; 2.377      ;
; 1.138 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.159      ; 2.377      ;
; 1.138 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.159      ; 2.377      ;
; 1.138 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.159      ; 2.377      ;
; 1.139 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.158      ; 2.377      ;
; 1.139 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.158      ; 2.377      ;
; 1.139 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.158      ; 2.377      ;
; 1.139 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.158      ; 2.377      ;
; 1.148 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.116      ; 2.344      ;
; 1.149 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.148      ; 2.377      ;
; 1.149 ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.148      ; 2.377      ;
; 1.149 ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.148      ; 2.377      ;
; 1.149 ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.148      ; 2.377      ;
; 1.151 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.113      ; 2.344      ;
; 1.151 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.113      ; 2.344      ;
; 1.151 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.113      ; 2.344      ;
; 1.152 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.112      ; 2.344      ;
; 1.152 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.112      ; 2.344      ;
; 1.152 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.112      ; 2.344      ;
; 1.152 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.112      ; 2.344      ;
; 1.154 ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.143      ; 2.377      ;
; 1.154 ; convolutionControl:convControlBlock|addrLocal_q[4]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.143      ; 2.377      ;
; 1.154 ; convolutionControl:convControlBlock|addrLocal_q[2]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.143      ; 2.377      ;
; 1.154 ; convolutionControl:convControlBlock|addrLocal_q[3]~_emulated   ; convolutionControl:convControlBlock|state_q.waitDone~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.143      ; 2.377      ;
; 1.158 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.120      ; 2.358      ;
; 1.159 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.122      ; 2.361      ;
; 1.161 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.117      ; 2.358      ;
; 1.161 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.117      ; 2.358      ;
; 1.161 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.117      ; 2.358      ;
; 1.162 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.102      ; 2.344      ;
; 1.162 ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.102      ; 2.344      ;
; 1.162 ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.102      ; 2.344      ;
; 1.162 ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.102      ; 2.344      ;
; 1.162 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.116      ; 2.358      ;
; 1.162 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.116      ; 2.358      ;
; 1.162 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.116      ; 2.358      ;
; 1.162 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.116      ; 2.358      ;
; 1.162 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.119      ; 2.361      ;
; 1.162 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.119      ; 2.361      ;
; 1.162 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.119      ; 2.361      ;
; 1.163 ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.113      ; 2.356      ;
; 1.163 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.118      ; 2.361      ;
; 1.163 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.118      ; 2.361      ;
; 1.163 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.118      ; 2.361      ;
; 1.163 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.118      ; 2.361      ;
; 1.166 ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.110      ; 2.356      ;
; 1.166 ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.110      ; 2.356      ;
; 1.166 ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.110      ; 2.356      ;
; 1.167 ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.097      ; 2.344      ;
; 1.167 ; convolutionControl:convControlBlock|addrLocal_q[4]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.097      ; 2.344      ;
; 1.167 ; convolutionControl:convControlBlock|addrLocal_q[2]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.097      ; 2.344      ;
; 1.167 ; convolutionControl:convControlBlock|addrLocal_q[3]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[7]~17  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.097      ; 2.344      ;
; 1.167 ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.109      ; 2.356      ;
; 1.167 ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.109      ; 2.356      ;
; 1.167 ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.109      ; 2.356      ;
; 1.167 ; convolutionControl:convControlBlock|state_q.update~_emulated   ; convolutionControl:convControlBlock|state_q.setWrite~1 ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.109      ; 2.356      ;
; 1.172 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.106      ; 2.358      ;
; 1.172 ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.106      ; 2.358      ;
; 1.172 ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.106      ; 2.358      ;
; 1.172 ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; convolutionControl:convControlBlock|addrLocal_q[6]~21  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.106      ; 2.358      ;
; 1.173 ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; convolutionControl:convControlBlock|addrLocal_q[3]~33  ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; i_reset     ; 0.000        ; 1.108      ; 2.361      ;
+-------+----------------------------------------------------------------+--------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'writeBackControl:writeBackControlBlock|state_q.finish'                                                                                                                                                                                          ;
+-------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                          ; Launch Clock                                         ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.460 ; writeBackControl:writeBackControlBlock|state_q.setSdram1 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 0.000        ; 0.310      ; 0.830      ;
; 0.469 ; writeBackControl:writeBackControlBlock|state_q.setSdram2 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 0.000        ; 0.310      ; 0.839      ;
; 0.506 ; writeBackControl:writeBackControlBlock|state_q.setSdram0 ; writeBackControl:writeBackControlBlock|o_wrSdram ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; writeBackControl:writeBackControlBlock|state_q.finish ; 0.000        ; 0.310      ; 0.876      ;
+-------+----------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+--------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                     ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -1.744 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.073      ; 1.746      ;
; -1.734 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.743      ;
; -1.734 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[10] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.743      ;
; -1.734 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[11] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.743      ;
; -1.734 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[13] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.743      ;
; -1.734 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[14] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.743      ;
; -1.734 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[15] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.743      ;
; -1.734 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[16] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.743      ;
; -1.734 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[17] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.743      ;
; -1.734 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[12] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.743      ;
; -1.729 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.088      ; 1.746      ;
; -1.729 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.088      ; 1.746      ;
; -1.729 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.088      ; 1.746      ;
; -1.729 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.088      ; 1.746      ;
; -1.729 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.088      ; 1.746      ;
; -1.729 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.088      ; 1.746      ;
; -1.729 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[7]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.088      ; 1.746      ;
; -1.729 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[8]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.088      ; 1.746      ;
; -1.363 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.073      ; 1.365      ;
; -1.354 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.363      ;
; -1.354 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[10] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.363      ;
; -1.354 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[11] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.363      ;
; -1.354 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[13] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.363      ;
; -1.354 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[14] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.363      ;
; -1.354 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[15] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.363      ;
; -1.354 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[16] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.363      ;
; -1.354 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[17] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.363      ;
; -1.354 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[12] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.080      ; 1.363      ;
; -1.348 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.088      ; 1.365      ;
; -1.348 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.088      ; 1.365      ;
; -1.348 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.088      ; 1.365      ;
; -1.348 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.088      ; 1.365      ;
; -1.348 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.088      ; 1.365      ;
; -1.348 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.088      ; 1.365      ;
; -1.348 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[7]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.088      ; 1.365      ;
; -1.348 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[8]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.088      ; 1.365      ;
+--------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                            ;
+--------+-----------+--------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                      ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -1.430 ; i_reset   ; averageControl:averageControlBlock|state_q.writeAdd          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.098     ; 1.759      ;
; -1.430 ; i_reset   ; averageControl:averageControlBlock|state_q.update            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.098     ; 1.759      ;
; -1.430 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[5]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.098     ; 1.759      ;
; -1.430 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[6]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.098     ; 1.759      ;
; -1.430 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[7]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.098     ; 1.759      ;
; -1.430 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[8]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.098     ; 1.759      ;
; -1.430 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[9]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.098     ; 1.759      ;
; -1.430 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[10]           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.098     ; 1.759      ;
; -1.430 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[11]           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.098     ; 1.759      ;
; -1.430 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[3]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.098     ; 1.759      ;
; -1.430 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[1]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.098     ; 1.759      ;
; -1.430 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[2]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.098     ; 1.759      ;
; -1.430 ; i_reset   ; averageControl:averageControlBlock|state_q.setAddr           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.098     ; 1.759      ;
; -1.430 ; i_reset   ; averageControl:averageControlBlock|state_q.waitDone          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.098     ; 1.759      ;
; -1.430 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[0]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.098     ; 1.759      ;
; -1.430 ; i_reset   ; averageControl:averageControlBlock|addrLocal_q[4]            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.098     ; 1.759      ;
; -1.430 ; i_reset   ; averageControl:averageControlBlock|state_q.finish            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.098     ; 1.759      ;
; -1.429 ; i_reset   ; ramControl:sourceRam0Block|state_q.load4                     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.103     ; 1.753      ;
; -1.429 ; i_reset   ; ramControl:sourceRam0Block|state_q.load5                     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.103     ; 1.753      ;
; -1.429 ; i_reset   ; ramControl:sourceRam0Block|state_q.load6                     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.103     ; 1.753      ;
; -1.428 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.waitSdram2      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.747      ;
; -1.428 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setRam2         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.747      ;
; -1.428 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneFet2        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.109     ; 1.746      ;
; -1.428 ; i_reset   ; masterControl:masterControlBlock|state_q.fet3                ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.109     ; 1.746      ;
; -1.428 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneFet3        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.109     ; 1.746      ;
; -1.428 ; i_reset   ; masterControl:masterControlBlock|state_q.average             ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.109     ; 1.746      ;
; -1.428 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneAve         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.109     ; 1.746      ;
; -1.428 ; i_reset   ; averageControl:averageControlBlock|state_q.reset             ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.104     ; 1.751      ;
; -1.428 ; i_reset   ; averageControl:averageControlBlock|state_q.buffer            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.104     ; 1.751      ;
; -1.428 ; i_reset   ; masterControl:masterControlBlock|state_q.update3             ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.109     ; 1.746      ;
; -1.428 ; i_reset   ; masterControl:masterControlBlock|state_q.idle                ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.109     ; 1.746      ;
; -1.428 ; i_reset   ; masterControl:masterControlBlock|state_q.fet2                ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.109     ; 1.746      ;
; -1.428 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.idle            ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.747      ;
; -1.428 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setSdram0       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.747      ;
; -1.428 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setRam0         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.747      ;
; -1.428 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setSdram1       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.747      ;
; -1.428 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.waitSdram1      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.747      ;
; -1.428 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setRam1         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.747      ;
; -1.428 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.setSdram2       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.747      ;
; -1.428 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.idle          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.747      ;
; -1.428 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.setRam        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.747      ;
; -1.428 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.setSdram0     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.747      ;
; -1.428 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.setSdram1     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.747      ;
; -1.428 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.setSdram2     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.747      ;
; -1.428 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[0]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.109     ; 1.746      ;
; -1.428 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[8]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.109     ; 1.746      ;
; -1.428 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[9]        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.109     ; 1.746      ;
; -1.428 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[10]       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.109     ; 1.746      ;
; -1.428 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[11]       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.109     ; 1.746      ;
; -1.428 ; i_reset   ; writeBackControl:writeBackControlBlock|state_q.finish        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.747      ;
; -1.426 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.wait0       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.745      ;
; -1.426 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.setGreen    ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.745      ;
; -1.426 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.wait1       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.745      ;
; -1.426 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.setBlue     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.745      ;
; -1.426 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.wait2       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.745      ;
; -1.426 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.update      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.745      ;
; -1.420 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneWriteBack2  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.739      ;
; -1.420 ; i_reset   ; masterControl:masterControlBlock|state_q.update2             ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.739      ;
; -1.420 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo1   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.104     ; 1.743      ;
; -1.420 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.suspend     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.104     ; 1.743      ;
; -1.420 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.104     ; 1.743      ;
; -1.420 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.finish      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.104     ; 1.743      ;
; -1.420 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneWriteBack1  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.739      ;
; -1.420 ; i_reset   ; masterControl:masterControlBlock|state_q.update1             ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.108     ; 1.739      ;
; -1.419 ; i_reset   ; masterControl:masterControlBlock|state_q.convolution1        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.102     ; 1.744      ;
; -1.419 ; i_reset   ; ramControl:sourceRam0Block|state_q.load0                     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.102     ; 1.744      ;
; -1.419 ; i_reset   ; storeCamControl:controlStoreToSdramBlock|state_q.start       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.106     ; 1.740      ;
; -1.419 ; i_reset   ; masterControl:masterControlBlock|state_q.convolution0        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; -0.102     ; 1.744      ;
; -1.248 ; i_reset   ; masterControl:masterControlBlock|opcode_q[0]                 ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.072      ; 1.747      ;
; -1.248 ; i_reset   ; masterControl:masterControlBlock|opcode_q[1]                 ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.072      ; 1.747      ;
; -1.248 ; i_reset   ; masterControl:masterControlBlock|opcode_q[2]                 ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.072      ; 1.747      ;
; -1.248 ; i_reset   ; masterControl:masterControlBlock|opcode_q[3]                 ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.072      ; 1.747      ;
; -1.248 ; i_reset   ; masterControl:masterControlBlock|opcode_q[4]                 ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.072      ; 1.747      ;
; -1.248 ; i_reset   ; masterControl:masterControlBlock|opcode_q[5]                 ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.072      ; 1.747      ;
; -1.240 ; i_reset   ; ramControl:sourceRam0Block|state_q.load3                     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.086      ; 1.753      ;
; -1.240 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[0]~_emulated ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.083      ; 1.750      ;
; -1.240 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[1]~_emulated ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.086      ; 1.753      ;
; -1.240 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[6]~_emulated ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.086      ; 1.753      ;
; -1.240 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[7]~_emulated ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.086      ; 1.753      ;
; -1.240 ; i_reset   ; ramControl:sourceRam1Block|o_data[29]                        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.085      ; 1.752      ;
; -1.240 ; i_reset   ; ramControl:sourceRam1Block|o_data[28]                        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.085      ; 1.752      ;
; -1.240 ; i_reset   ; ramControl:sourceRam1Block|o_data[27]                        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.085      ; 1.752      ;
; -1.240 ; i_reset   ; ramControl:sourceRam1Block|o_data[26]                        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.085      ; 1.752      ;
; -1.240 ; i_reset   ; ramControl:sourceRam1Block|o_data[25]                        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.085      ; 1.752      ;
; -1.240 ; i_reset   ; ramControl:sourceRam1Block|o_data[24]                        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.085      ; 1.752      ;
; -1.240 ; i_reset   ; ramControl:sourceRam1Block|o_data[23]                        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.085      ; 1.752      ;
; -1.240 ; i_reset   ; ramControl:sourceRam1Block|o_data[22]                        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.085      ; 1.752      ;
; -1.240 ; i_reset   ; ramControl:sourceRam1Block|o_data[21]                        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.085      ; 1.752      ;
; -1.240 ; i_reset   ; ramControl:sourceRam1Block|o_data[20]                        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.085      ; 1.752      ;
; -1.239 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.update          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 1.747      ;
; -1.239 ; i_reset   ; fetchingControl:fetchingControlBlock|state_q.finish          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.081      ; 1.747      ;
; -1.239 ; i_reset   ; averageControl:averageControlBlock|state_q.idle              ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.085      ; 1.751      ;
; -1.239 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneFet1        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.080      ; 1.746      ;
; -1.239 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[0]          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.084      ; 1.750      ;
; -1.239 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[1]          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.084      ; 1.750      ;
; -1.239 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[2]          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.084      ; 1.750      ;
; -1.239 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[3]          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.084      ; 1.750      ;
; -1.239 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[4]          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.084      ; 1.750      ;
; -1.239 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[5]          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.084      ; 1.750      ;
; -1.239 ; i_reset   ; fetchingControl:fetchingControlBlock|addrLocal_q[6]          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.500        ; 0.084      ; 1.750      ;
+--------+-----------+--------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'i_pclk'                                                                                                                                                                                      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.092 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.180      ; 1.739      ;
; -0.092 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.180      ; 1.739      ;
; -0.092 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.180      ; 1.739      ;
; -0.092 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.180      ; 1.739      ;
; -0.092 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.180      ; 1.739      ;
; -0.092 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.180      ; 1.739      ;
; -0.092 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.180      ; 1.739      ;
; -0.092 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.180      ; 1.739      ;
; -0.092 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.180      ; 1.739      ;
; -0.092 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.180      ; 1.739      ;
; -0.091 ; i_reset   ; cameraRead:cameraReadBlock|byte_state                                                                                             ; i_reset      ; i_pclk      ; 0.500        ; 1.180      ; 1.738      ;
; -0.091 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.181      ; 1.739      ;
; -0.091 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.181      ; 1.739      ;
; -0.091 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.181      ; 1.739      ;
; -0.091 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.181      ; 1.739      ;
; -0.091 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.181      ; 1.739      ;
; -0.091 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.181      ; 1.739      ;
; -0.091 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.181      ; 1.739      ;
; -0.091 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.181      ; 1.739      ;
; -0.091 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.181      ; 1.739      ;
; -0.091 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                            ; i_reset      ; i_pclk      ; 0.500        ; 1.181      ; 1.739      ;
; -0.091 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.185      ; 1.743      ;
; -0.091 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; i_reset      ; i_pclk      ; 0.500        ; 1.185      ; 1.743      ;
; -0.091 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; i_reset      ; i_pclk      ; 0.500        ; 1.185      ; 1.743      ;
; -0.091 ; i_reset   ; cameraRead:cameraReadBlock|o_pixelValid                                                                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[5]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.179      ; 1.737      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[9]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                                  ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[10]                                          ; i_reset      ; i_pclk      ; 0.500        ; 1.183      ; 1.741      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[8]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[7]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.179      ; 1.737      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[4]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[6]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.179      ; 1.737      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[1]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[1]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[3]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[2]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.183      ; 1.741      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]  ; i_reset      ; i_pclk      ; 0.500        ; 1.179      ; 1.737      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]  ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]  ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]  ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]  ; i_reset      ; i_pclk      ; 0.500        ; 1.179      ; 1.737      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]  ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]  ; i_reset      ; i_pclk      ; 0.500        ; 1.183      ; 1.741      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]  ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]  ; i_reset      ; i_pclk      ; 0.500        ; 1.179      ; 1.737      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]  ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]  ; i_reset      ; i_pclk      ; 0.500        ; 1.179      ; 1.737      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]  ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]  ; i_reset      ; i_pclk      ; 0.500        ; 1.179      ; 1.737      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]  ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ; i_reset      ; i_pclk      ; 0.500        ; 1.179      ; 1.737      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]  ; i_reset      ; i_pclk      ; 0.500        ; 1.179      ; 1.737      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]  ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]  ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]  ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]  ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]  ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                                   ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; -0.091 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[0]                                           ; i_reset      ; i_pclk      ; 0.500        ; 1.184      ; 1.742      ;
; 0.789  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.180      ; 1.358      ;
; 0.789  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.180      ; 1.358      ;
; 0.789  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.180      ; 1.358      ;
; 0.789  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.180      ; 1.358      ;
; 0.789  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.180      ; 1.358      ;
; 0.789  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.180      ; 1.358      ;
; 0.789  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.180      ; 1.358      ;
; 0.789  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.180      ; 1.358      ;
; 0.789  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.180      ; 1.358      ;
; 0.789  ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                            ; i_reset      ; i_pclk      ; 1.000        ; 1.180      ; 1.358      ;
; 0.789  ; i_reset   ; cameraRead:cameraReadBlock|o_pixelValid                                                                                           ; i_reset      ; i_pclk      ; 1.000        ; 1.184      ; 1.362      ;
; 0.789  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; i_reset      ; i_pclk      ; 1.000        ; 1.184      ; 1.362      ;
; 0.789  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_reset      ; i_pclk      ; 1.000        ; 1.184      ; 1.362      ;
; 0.789  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; i_reset      ; i_pclk      ; 1.000        ; 1.184      ; 1.362      ;
; 0.789  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[9]                                           ; i_reset      ; i_pclk      ; 1.000        ; 1.184      ; 1.362      ;
; 0.789  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[8]                                           ; i_reset      ; i_pclk      ; 1.000        ; 1.184      ; 1.362      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                                ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                                                           ; Launch Clock ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.476      ; 1.737      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.476      ; 1.737      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.476      ; 1.737      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.476      ; 1.737      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.476      ; 1.737      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.476      ; 1.737      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.476      ; 1.737      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.476      ; 1.737      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.476      ; 1.737      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.482      ; 1.743      ;
; 0.216 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.476      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 0.217 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.500        ; 1.477      ; 1.737      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.476      ; 1.356      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.476      ; 1.356      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.476      ; 1.356      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.476      ; 1.356      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.476      ; 1.356      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.476      ; 1.356      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.476      ; 1.356      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.482      ; 1.362      ;
; 1.097 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 1.000        ; 1.476      ; 1.356      ;
+-------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'storeCamControl:controlStoreToSdramBlock|state_q.readFifo0'                                                                                                                                                                                  ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                           ; Launch Clock ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[7]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[9]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[10]                                                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[8]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[8]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[4]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[5]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[2]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[1]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[2]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[0]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[3]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[5]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[7]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.555      ; 1.286      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[0]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[0]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[5]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.383 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.549      ; 1.280      ;
; -0.382 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.554      ; 1.286      ;
; -0.382 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.554      ; 1.286      ;
; -0.382 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.554      ; 1.286      ;
; -0.382 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.554      ; 1.286      ;
; -0.382 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.554      ; 1.286      ;
; -0.382 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.554      ; 1.286      ;
; -0.382 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.554      ; 1.286      ;
; -0.382 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.554      ; 1.286      ;
; -0.382 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 0.000        ; 1.554      ; 1.286      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[5]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.549      ; 1.666      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[9]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.555      ; 1.672      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[10] ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.555      ; 1.672      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.555      ; 1.672      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[8]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.555      ; 1.672      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.549      ; 1.666      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[7]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.549      ; 1.666      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.555      ; 1.672      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[4]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.555      ; 1.672      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.549      ; 1.666      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[6]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.555      ; 1.672      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.549      ; 1.666      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[1]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.549      ; 1.666      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[3]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.549      ; 1.666      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[3]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.549      ; 1.666      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.555      ; 1.672      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13|dffe15a[2]  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.555      ; 1.672      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[1]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.549      ; 1.666      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.555      ; 1.672      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.555      ; 1.672      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.555      ; 1.672      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.555      ; 1.672      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.555      ; 1.672      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[0]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.549      ; 1.666      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[3]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.549      ; 1.666      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[1]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.549      ; 1.666      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[4]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.549      ; 1.666      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[4]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.549      ; 1.666      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.549      ; 1.666      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|rdptr_g[6]                                                   ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.555      ; 1.672      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[6]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.549      ; 1.666      ;
; 0.503  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|dffpipe_pe9:rs_brp|dffe12a[7]                                ; i_reset      ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -0.500       ; 1.549      ; 1.666      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'i_pclk'                                                                                                                                                                                       ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.074 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[0]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.281      ;
; -0.074 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[2]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.281      ;
; -0.074 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[3]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.281      ;
; -0.074 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[4]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.281      ;
; -0.074 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[5]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.281      ;
; -0.074 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[6]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.281      ;
; -0.074 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[7]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.281      ;
; -0.074 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[8]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.281      ;
; -0.074 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[9]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.281      ;
; -0.074 ; i_reset   ; cameraRead:cameraReadBlock|o_xIndex[1]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.281      ;
; -0.074 ; i_reset   ; cameraRead:cameraReadBlock|o_pixelValid                                                                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.285      ;
; -0.074 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.285      ;
; -0.074 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.285      ;
; -0.074 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.285      ;
; -0.074 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[9]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.285      ;
; -0.074 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[8]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.285      ;
; -0.074 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.285      ;
; -0.074 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.285      ;
; -0.074 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[4]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.285      ;
; -0.074 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[1]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.285      ;
; -0.074 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]  ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.285      ;
; -0.074 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]  ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.285      ;
; -0.074 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]  ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.285      ;
; -0.074 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]  ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.285      ;
; -0.074 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]  ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.285      ;
; -0.074 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]  ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.285      ;
; -0.073 ; i_reset   ; cameraRead:cameraReadBlock|byte_state                                                                                             ; i_reset      ; i_pclk      ; 0.000        ; 1.230      ; 1.281      ;
; -0.073 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[0]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.282      ;
; -0.073 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[1]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.282      ;
; -0.073 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[2]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.282      ;
; -0.073 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[3]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.282      ;
; -0.073 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[4]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.282      ;
; -0.073 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[5]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.282      ;
; -0.073 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[6]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.282      ;
; -0.073 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[7]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.282      ;
; -0.073 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[8]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.282      ;
; -0.073 ; i_reset   ; cameraRead:cameraReadBlock|o_yIndex[9]                                                                                            ; i_reset      ; i_pclk      ; 0.000        ; 1.231      ; 1.282      ;
; -0.073 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.finish                                                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.286      ;
; -0.073 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.idle                                                                             ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.286      ;
; -0.073 ; i_reset   ; controlWriteToFifo:controlWriteFifoBlock|state_q.process                                                                          ; i_reset      ; i_pclk      ; 0.000        ; 1.235      ; 1.286      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                       ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                       ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                       ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                       ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                       ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                       ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                       ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                       ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                      ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                 ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                       ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                       ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[5]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[5]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.229      ; 1.280      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[9]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[10]                                                  ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[10]                                          ; i_reset      ; i_pclk      ; 0.000        ; 1.233      ; 1.284      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[8]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[7]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.229      ; 1.280      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[6]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[6]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.229      ; 1.280      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[1]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[3]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[3]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[2]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[2]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.233      ; 1.284      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]  ; i_reset      ; i_pclk      ; 0.000        ; 1.229      ; 1.280      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]  ; i_reset      ; i_pclk      ; 0.000        ; 1.229      ; 1.280      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]  ; i_reset      ; i_pclk      ; 0.000        ; 1.233      ; 1.284      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]  ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]  ; i_reset      ; i_pclk      ; 0.000        ; 1.229      ; 1.280      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]  ; i_reset      ; i_pclk      ; 0.000        ; 1.229      ; 1.280      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]  ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]  ; i_reset      ; i_pclk      ; 0.000        ; 1.229      ; 1.280      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]  ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10] ; i_reset      ; i_pclk      ; 0.000        ; 1.229      ; 1.280      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10] ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]  ; i_reset      ; i_pclk      ; 0.000        ; 1.229      ; 1.280      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]  ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]  ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]  ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]  ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[0]                                                   ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; -0.073 ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[0]                                           ; i_reset      ; i_pclk      ; 0.000        ; 1.234      ; 1.285      ;
; 0.812  ; i_reset   ; cameraRead:cameraReadBlock|o_pixelValid                                                                                           ; i_reset      ; i_pclk      ; -0.500       ; 1.235      ; 1.671      ;
; 0.812  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                 ; i_reset      ; i_pclk      ; -0.500       ; 1.235      ; 1.671      ;
; 0.812  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                 ; i_reset      ; i_pclk      ; -0.500       ; 1.235      ; 1.671      ;
; 0.812  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                          ; i_reset      ; i_pclk      ; -0.500       ; 1.235      ; 1.671      ;
; 0.812  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[9]                                           ; i_reset      ; i_pclk      ; -0.500       ; 1.235      ; 1.671      ;
; 0.812  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[8]                                           ; i_reset      ; i_pclk      ; -0.500       ; 1.235      ; 1.671      ;
; 0.812  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[7]                                                   ; i_reset      ; i_pclk      ; -0.500       ; 1.235      ; 1.671      ;
; 0.812  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|wrptr_g[4]                                                   ; i_reset      ; i_pclk      ; -0.500       ; 1.235      ; 1.671      ;
; 0.812  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[4]                                           ; i_reset      ; i_pclk      ; -0.500       ; 1.235      ; 1.671      ;
; 0.812  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|delayed_wrptr_g[1]                                           ; i_reset      ; i_pclk      ; -0.500       ; 1.235      ; 1.671      ;
; 0.812  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]  ; i_reset      ; i_pclk      ; -0.500       ; 1.235      ; 1.671      ;
; 0.812  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]  ; i_reset      ; i_pclk      ; -0.500       ; 1.235      ; 1.671      ;
; 0.812  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]  ; i_reset      ; i_pclk      ; -0.500       ; 1.235      ; 1.671      ;
; 0.812  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]  ; i_reset      ; i_pclk      ; -0.500       ; 1.235      ; 1.671      ;
; 0.812  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]  ; i_reset      ; i_pclk      ; -0.500       ; 1.235      ; 1.671      ;
; 0.812  ; i_reset   ; fifoMem:fifoBlock|dcfifo:dcfifo_component|dcfifo_6ul1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]  ; i_reset      ; i_pclk      ; -0.500       ; 1.235      ; 1.671      ;
+--------+-----------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+-------+-----------+----------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                        ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 0.737 ; i_reset   ; ramControl:sourceRam1Block|o_data[68]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 1.285      ;
; 0.737 ; i_reset   ; ramControl:sourceRam1Block|o_data[64]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 1.285      ;
; 0.737 ; i_reset   ; ramControl:sourceRam1Block|o_data[63]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 1.285      ;
; 0.737 ; i_reset   ; ramControl:sourceRam1Block|o_data[62]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 1.285      ;
; 0.737 ; i_reset   ; ramControl:sourceRam1Block|o_data[61]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 1.285      ;
; 0.737 ; i_reset   ; ramControl:sourceRam1Block|o_data[60]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 1.285      ;
; 0.739 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[14]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.351      ; 1.284      ;
; 0.744 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[2]~_emulated   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 1.292      ;
; 0.744 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[3]~_emulated   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 1.292      ;
; 0.744 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[4]~_emulated   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 1.292      ;
; 0.744 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[5]~_emulated   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 1.292      ;
; 0.745 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[13]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.283      ;
; 0.745 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[15]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.283      ;
; 0.745 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[16]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.283      ;
; 0.745 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[17]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.283      ;
; 0.745 ; i_reset   ; writeBackControl:writeBackControlBlock|addrLocal_q[18]         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.283      ;
; 0.747 ; i_reset   ; ramControl:sourceRam2Block|o_data[18]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 1.286      ;
; 0.747 ; i_reset   ; ramControl:sourceRam2Block|o_data[16]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 1.286      ;
; 0.747 ; i_reset   ; ramControl:sourceRam2Block|o_data[13]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 1.286      ;
; 0.747 ; i_reset   ; ramControl:sourceRam2Block|o_data[10]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 1.286      ;
; 0.748 ; i_reset   ; ramControl:sourceRam2Block|o_data[19]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 1.288      ;
; 0.748 ; i_reset   ; ramControl:sourceRam2Block|o_data[17]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 1.288      ;
; 0.748 ; i_reset   ; ramControl:sourceRam2Block|o_data[15]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 1.288      ;
; 0.748 ; i_reset   ; ramControl:sourceRam2Block|o_data[14]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 1.288      ;
; 0.748 ; i_reset   ; ramControl:sourceRam1Block|o_data[69]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 1.287      ;
; 0.748 ; i_reset   ; ramControl:sourceRam1Block|o_data[67]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 1.287      ;
; 0.748 ; i_reset   ; ramControl:sourceRam1Block|o_data[66]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 1.287      ;
; 0.748 ; i_reset   ; ramControl:sourceRam1Block|o_data[65]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 1.287      ;
; 0.748 ; i_reset   ; ramControl:sourceRam2Block|o_data[12]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 1.288      ;
; 0.748 ; i_reset   ; ramControl:sourceRam2Block|o_data[11]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 1.288      ;
; 0.751 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[8]~_emulated   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.293      ;
; 0.751 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[9]~_emulated   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.293      ;
; 0.751 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[10]~_emulated  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.293      ;
; 0.751 ; i_reset   ; convolutionControl:convControlBlock|addrLocal_q[11]~_emulated  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.293      ;
; 0.752 ; i_reset   ; ramControl:sourceRam0Block|state_q.load1                       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.294      ;
; 0.752 ; i_reset   ; ramControl:sourceRam0Block|state_q.load2                       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.294      ;
; 0.752 ; i_reset   ; ramControl:sourceRam0Block|state_q.load7                       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.348      ; 1.294      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[39]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.337      ; 1.285      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[38]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 1.287      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[37]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.337      ; 1.285      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[36]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 1.287      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[39]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.292      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[38]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.292      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[37]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.292      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[36]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.292      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[35]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.292      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[34]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.292      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[33]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.292      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[32]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.292      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[31]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.292      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[30]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.344      ; 1.292      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[9]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[8]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[7]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[6]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[5]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[4]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[3]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[2]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[1]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam2Block|o_data[0]                           ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[29]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 1.288      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[28]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 1.288      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[27]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[26]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 1.288      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[25]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 1.288      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[24]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[23]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 1.288      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[22]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 1.288      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[21]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 1.288      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[20]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[59]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[58]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[57]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[56]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[55]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[54]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[53]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[52]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[51]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[50]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.286      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[35]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.337      ; 1.285      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[34]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.337      ; 1.285      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[33]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 1.287      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[32]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.337      ; 1.285      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[31]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.337      ; 1.285      ;
; 0.754 ; i_reset   ; ramControl:sourceRam0Block|o_data[30]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.339      ; 1.287      ;
; 0.755 ; i_reset   ; ramControl:sourceRam0Block|state_q.idle                        ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.287      ;
; 0.755 ; i_reset   ; ramControl:sourceRam0Block|state_q.load8                       ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.287      ;
; 0.755 ; i_reset   ; ramControl:sourceRam0Block|state_q.buffer                      ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.287      ;
; 0.755 ; i_reset   ; convolutionControl:convControlBlock|state_q.idle~_emulated     ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.287      ;
; 0.755 ; i_reset   ; convolutionControl:convControlBlock|state_q.readRam~_emulated  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.287      ;
; 0.755 ; i_reset   ; convolutionControl:convControlBlock|state_q.waitDone~_emulated ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.287      ;
; 0.755 ; i_reset   ; convolutionControl:convControlBlock|state_q.setWrite~_emulated ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.287      ;
; 0.755 ; i_reset   ; convolutionControl:convControlBlock|state_q.update~_emulated   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.287      ;
; 0.755 ; i_reset   ; convolutionControl:convControlBlock|state_q.finish~_emulated   ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.287      ;
; 0.755 ; i_reset   ; masterControl:masterControlBlock|state_q.waitDoneConv0         ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 1.287      ;
; 0.755 ; i_reset   ; ramControl:sourceRam1Block|o_data[59]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.333      ; 1.282      ;
; 0.755 ; i_reset   ; ramControl:sourceRam1Block|o_data[58]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.333      ; 1.282      ;
; 0.755 ; i_reset   ; ramControl:sourceRam1Block|o_data[57]                          ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.333      ; 1.282      ;
+-------+-----------+----------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'PllBlock|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+-------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                     ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 0.756 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.289      ;
; 0.756 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.289      ;
; 0.756 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.289      ;
; 0.756 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.289      ;
; 0.756 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.289      ;
; 0.756 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.289      ;
; 0.756 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[7]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.289      ;
; 0.756 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[8]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.289      ;
; 0.761 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.286      ;
; 0.761 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[10] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.286      ;
; 0.761 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[11] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.286      ;
; 0.761 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[13] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.286      ;
; 0.761 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[14] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.286      ;
; 0.761 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[15] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.286      ;
; 0.761 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[16] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.286      ;
; 0.761 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[17] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.286      ;
; 0.761 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[12] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.286      ;
; 0.771 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 1.289      ;
; 1.142 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[1]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.675      ;
; 1.142 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[2]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.675      ;
; 1.142 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[3]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.675      ;
; 1.142 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[4]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.675      ;
; 1.142 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[5]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.675      ;
; 1.142 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[6]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.675      ;
; 1.142 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[7]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.675      ;
; 1.142 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[8]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.675      ;
; 1.147 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[9]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.672      ;
; 1.147 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[10] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.672      ;
; 1.147 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[11] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.672      ;
; 1.147 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[13] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.672      ;
; 1.147 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[14] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.672      ;
; 1.147 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[15] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.672      ;
; 1.147 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[16] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.672      ;
; 1.147 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[17] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.672      ;
; 1.147 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[12] ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.331      ; 1.672      ;
; 1.157 ; i_reset   ; cameraStartConfig:controlStartConfigCameraBlock|counter[0]  ; i_reset      ; PllBlock|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.324      ; 1.675      ;
+-------+-----------+-------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+-------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                       ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                            ; -21.877   ; 0.156 ; -2.364   ; -0.540  ; -3.000              ;
;  PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 33.735    ; 0.156 ; -2.364   ; 0.756   ; 20.572              ;
;  PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; -21.877   ; 0.164 ; -2.203   ; 0.737   ; 4.731               ;
;  i_clk50                                                    ; N/A       ; N/A   ; N/A      ; N/A     ; 9.584               ;
;  i_pclk                                                     ; -3.127    ; 0.187 ; -0.092   ; -0.088  ; -3.000              ;
;  i_reset                                                    ; -6.512    ; 0.341 ; N/A      ; N/A     ; -3.000              ;
;  storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -6.067    ; 0.186 ; 0.216    ; -0.540  ; -1.000              ;
;  writeBackControl:writeBackControlBlock|state_q.finish      ; -1.622    ; 0.460 ; N/A      ; N/A     ; 0.417               ;
; Design-wide TNS                                             ; -1065.313 ; 0.0   ; -729.05  ; -44.051 ; -162.604            ;
;  PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 0.000     ; 0.000 ; -42.157  ; 0.000   ; 0.000               ;
;  PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; -723.151  ; 0.000 ; -686.893 ; 0.000   ; 0.000               ;
;  i_clk50                                                    ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  i_pclk                                                     ; -110.293  ; 0.000 ; -7.654   ; -7.364  ; -91.604             ;
;  i_reset                                                    ; -95.597   ; 0.000 ; N/A      ; N/A     ; -3.000              ;
;  storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; -134.650  ; 0.000 ; 0.000    ; -36.687 ; -68.000             ;
;  writeBackControl:writeBackControlBlock|state_q.finish      ; -1.622    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_clkCam       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_camRes       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_camPowerDown ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_camSioc      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_camSiod      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_maskLow  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_maskHigh ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_data[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_data[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_reset                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_clk50                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_pclk                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_vsync                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_href                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_clkCam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_camRes       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_camPowerDown ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; o_camSioc      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; o_camSiod      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_maskLow  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sdram_maskHigh ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; led            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_clkCam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_camRes       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_camPowerDown ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; o_camSioc      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; o_camSiod      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_maskLow  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sdram_maskHigh ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; led            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_clkCam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_camRes       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_camPowerDown ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_camSioc      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_camSiod      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; sdram_dq[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_maskLow  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_maskHigh ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; led            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+------------------------------------------------------------+------------------------------------------------------------+--------------+--------------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths     ; FR Paths     ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+--------------+--------------+----------+----------+
; i_pclk                                                     ; i_pclk                                                     ; 1518         ; 0            ; 0        ; 0        ;
; i_reset                                                    ; i_pclk                                                     ; 2            ; 2            ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; i_pclk                                                     ; 2            ; 0            ; 0        ; 0        ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; i_pclk                                                     ; 11           ; 0            ; 0        ; 0        ;
; i_reset                                                    ; i_reset                                                    ; 684          ; 360          ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; i_reset                                                    ; 432          ; 0            ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 6839         ; 0            ; 0        ; 0        ;
; i_pclk                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 5            ; 0            ; 0        ; 0        ;
; i_reset                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; > 2147483647 ; > 2147483647 ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; > 2147483647 ; 0            ; 0        ; 0        ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 361          ; 1            ; 0        ; 0        ;
; writeBackControl:writeBackControlBlock|state_q.finish      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 139          ; 107          ; 0        ; 0        ;
; i_pclk                                                     ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 11           ; 0            ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 52           ; 0            ; 0        ; 0        ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 840          ; 26           ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; writeBackControl:writeBackControlBlock|state_q.finish      ; 3            ; 0            ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+--------------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+------------------------------------------------------------+------------------------------------------------------------+--------------+--------------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths     ; FR Paths     ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+--------------+--------------+----------+----------+
; i_pclk                                                     ; i_pclk                                                     ; 1518         ; 0            ; 0        ; 0        ;
; i_reset                                                    ; i_pclk                                                     ; 2            ; 2            ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; i_pclk                                                     ; 2            ; 0            ; 0        ; 0        ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; i_pclk                                                     ; 11           ; 0            ; 0        ; 0        ;
; i_reset                                                    ; i_reset                                                    ; 684          ; 360          ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; i_reset                                                    ; 432          ; 0            ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 6839         ; 0            ; 0        ; 0        ;
; i_pclk                                                     ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 5            ; 0            ; 0        ; 0        ;
; i_reset                                                    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; > 2147483647 ; > 2147483647 ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; > 2147483647 ; 0            ; 0        ; 0        ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 361          ; 1            ; 0        ; 0        ;
; writeBackControl:writeBackControlBlock|state_q.finish      ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 139          ; 107          ; 0        ; 0        ;
; i_pclk                                                     ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 11           ; 0            ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 52           ; 0            ; 0        ; 0        ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 840          ; 26           ; 0        ; 0        ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; writeBackControl:writeBackControlBlock|state_q.finish      ; 3            ; 0            ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+--------------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                  ;
+------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------------+----------+----------+----------+----------+
; i_reset    ; i_pclk                                                     ; 84       ; 84       ; 0        ; 0        ;
; i_reset    ; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 18       ; 18       ; 0        ; 0        ;
; i_reset    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 360      ; 360      ; 0        ; 0        ;
; i_reset    ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 68       ; 68       ; 0        ; 0        ;
+------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                   ;
+------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------------+----------+----------+----------+----------+
; i_reset    ; i_pclk                                                     ; 84       ; 84       ; 0        ; 0        ;
; i_reset    ; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; 18       ; 18       ; 0        ; 0        ;
; i_reset    ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; 360      ; 360      ; 0        ; 0        ;
; i_reset    ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; 68       ; 68       ; 0        ; 0        ;
+------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 45    ; 45   ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 175   ; 175  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                              ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+
; Target                                                     ; Clock                                                      ; Type      ; Status      ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+
; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; PllBlock|altpll_component|auto_generated|pll1|clk[0]       ; Generated ; Constrained ;
; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; PllBlock|altpll_component|auto_generated|pll1|clk[1]       ; Generated ; Constrained ;
; i_clk50                                                    ; i_clk50                                                    ; Base      ; Constrained ;
; i_pclk                                                     ; i_pclk                                                     ; Base      ; Constrained ;
; i_reset                                                    ; i_reset                                                    ; Base      ; Constrained ;
; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 ; Base      ; Constrained ;
; writeBackControl:writeBackControlBlock|state_q.finish      ; writeBackControl:writeBackControlBlock|state_q.finish      ; Base      ; Constrained ;
+------------------------------------------------------------+------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_href     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_vsync    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; o_camRes       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_camSioc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_camSiod      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_clkCam       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_maskHigh ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_maskLow  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_href     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_reset    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_vsync    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; o_camRes       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_camSioc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_camSiod      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_clkCam       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_maskHigh ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_maskLow  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat May 03 23:19:37 2025
Info: Command: quartus_sta mobileNet -c mobileNet
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_6ul1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'mobileNet.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name i_clk50 i_clk50
    Info (332110): create_generated_clock -source {PllBlock|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {PllBlock|altpll_component|auto_generated|pll1|clk[0]} {PllBlock|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {PllBlock|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {PllBlock|altpll_component|auto_generated|pll1|clk[1]} {PllBlock|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_reset i_reset
    Info (332105): create_clock -period 1.000 -name storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0
    Info (332105): create_clock -period 1.000 -name i_pclk i_pclk
    Info (332105): create_clock -period 1.000 -name writeBackControl:writeBackControlBlock|state_q.finish writeBackControl:writeBackControlBlock|state_q.finish
Warning (332125): Found combinational loop of 180 nodes File: C:/Users/ntkhi/Desktop/DATN/Implement/src/convolutionControl.v Line: 26
    Warning (332126): Node "convControlBlock|state_d.finish~0|combout"
    Warning (332126): Node "convControlBlock|state_q.finish~2|dataa"
    Warning (332126): Node "convControlBlock|state_q.finish~2|combout"
    Warning (332126): Node "convControlBlock|Selector0~0|datab"
    Warning (332126): Node "convControlBlock|Selector0~0|combout"
    Warning (332126): Node "convControlBlock|state_q.idle~2|dataa"
    Warning (332126): Node "convControlBlock|state_q.idle~2|combout"
    Warning (332126): Node "convControlBlock|Selector0~0|dataa"
    Warning (332126): Node "convControlBlock|Selector1~0|datad"
    Warning (332126): Node "convControlBlock|Selector1~0|combout"
    Warning (332126): Node "convControlBlock|state_q.readRam~2|datab"
    Warning (332126): Node "convControlBlock|state_q.readRam~2|combout"
    Warning (332126): Node "convControlBlock|WideOr3~0|dataa"
    Warning (332126): Node "convControlBlock|WideOr3~0|combout"
    Warning (332126): Node "convControlBlock|Selector87~0|datad"
    Warning (332126): Node "convControlBlock|Selector87~0|combout"
    Warning (332126): Node "convControlBlock|addrLocal_q[11]~2|datab"
    Warning (332126): Node "convControlBlock|addrLocal_q[11]~2|combout"
    Warning (332126): Node "convControlBlock|Selector87~0|dataa"
    Warning (332126): Node "convControlBlock|Add4~22|datab"
    Warning (332126): Node "convControlBlock|Add4~22|combout"
    Warning (332126): Node "convControlBlock|Selector87~0|datab"
    Warning (332126): Node "zeropaddingBlock0|o_data[70]~0|datac"
    Warning (332126): Node "zeropaddingBlock0|o_data[70]~0|combout"
    Warning (332126): Node "convControlBlock|Equal0~0|dataa"
    Warning (332126): Node "convControlBlock|Equal0~0|combout"
    Warning (332126): Node "convControlBlock|state_d.finish~0|datac"
    Warning (332126): Node "convControlBlock|Selector1~0|dataa"
    Warning (332126): Node "convControlBlock|Selector88~0|datab"
    Warning (332126): Node "convControlBlock|Selector88~0|combout"
    Warning (332126): Node "convControlBlock|addrLocal_q[10]~6|datab"
    Warning (332126): Node "convControlBlock|addrLocal_q[10]~6|combout"
    Warning (332126): Node "convControlBlock|Selector88~0|datac"
    Warning (332126): Node "convControlBlock|Add4~20|dataa"
    Warning (332126): Node "convControlBlock|Add4~20|cout"
    Warning (332126): Node "convControlBlock|Add4~22|cin"
    Warning (332126): Node "convControlBlock|Add4~20|combout"
    Warning (332126): Node "convControlBlock|Selector88~0|datad"
    Warning (332126): Node "zeropaddingBlock0|o_data[70]~0|datad"
    Warning (332126): Node "convControlBlock|Selector89~0|datad"
    Warning (332126): Node "convControlBlock|Selector89~0|combout"
    Warning (332126): Node "convControlBlock|addrLocal_q[9]~10|datab"
    Warning (332126): Node "convControlBlock|addrLocal_q[9]~10|combout"
    Warning (332126): Node "zeropaddingBlock0|o_data[70]~0|datab"
    Warning (332126): Node "convControlBlock|Selector89~0|dataa"
    Warning (332126): Node "convControlBlock|Add4~18|dataa"
    Warning (332126): Node "convControlBlock|Add4~18|combout"
    Warning (332126): Node "convControlBlock|Selector89~0|datab"
    Warning (332126): Node "convControlBlock|Add4~18|cout"
    Warning (332126): Node "convControlBlock|Add4~20|cin"
    Warning (332126): Node "convControlBlock|Selector90~0|datad"
    Warning (332126): Node "convControlBlock|Selector90~0|combout"
    Warning (332126): Node "convControlBlock|addrLocal_q[8]~14|datab"
    Warning (332126): Node "convControlBlock|addrLocal_q[8]~14|combout"
    Warning (332126): Node "zeropaddingBlock0|o_data[70]~0|dataa"
    Warning (332126): Node "convControlBlock|Selector90~0|datab"
    Warning (332126): Node "convControlBlock|Add4~16|datab"
    Warning (332126): Node "convControlBlock|Add4~16|combout"
    Warning (332126): Node "convControlBlock|Selector90~0|dataa"
    Warning (332126): Node "convControlBlock|Add4~16|cout"
    Warning (332126): Node "convControlBlock|Add4~18|cin"
    Warning (332126): Node "convControlBlock|Selector91~0|dataa"
    Warning (332126): Node "convControlBlock|Selector91~0|combout"
    Warning (332126): Node "convControlBlock|addrLocal_q[7]~18|dataa"
    Warning (332126): Node "convControlBlock|addrLocal_q[7]~18|combout"
    Warning (332126): Node "convControlBlock|Selector91~0|datab"
    Warning (332126): Node "convControlBlock|Add4~14|datab"
    Warning (332126): Node "convControlBlock|Add4~14|cout"
    Warning (332126): Node "convControlBlock|Add4~16|cin"
    Warning (332126): Node "convControlBlock|Add4~14|combout"
    Warning (332126): Node "convControlBlock|Selector91~0|datac"
    Warning (332126): Node "convControlBlock|Equal0~0|datac"
    Warning (332126): Node "convControlBlock|Selector92~0|datab"
    Warning (332126): Node "convControlBlock|Selector92~0|combout"
    Warning (332126): Node "convControlBlock|addrLocal_q[6]~22|dataa"
    Warning (332126): Node "convControlBlock|addrLocal_q[6]~22|combout"
    Warning (332126): Node "convControlBlock|Equal0~0|datab"
    Warning (332126): Node "convControlBlock|Selector92~0|datac"
    Warning (332126): Node "convControlBlock|Add4~12|dataa"
    Warning (332126): Node "convControlBlock|Add4~12|combout"
    Warning (332126): Node "convControlBlock|Selector92~0|dataa"
    Warning (332126): Node "convControlBlock|Add4~12|cout"
    Warning (332126): Node "convControlBlock|Add4~14|cin"
    Warning (332126): Node "convControlBlock|Selector93~0|dataa"
    Warning (332126): Node "convControlBlock|Selector93~0|combout"
    Warning (332126): Node "convControlBlock|addrLocal_q[5]~26|datab"
    Warning (332126): Node "convControlBlock|addrLocal_q[5]~26|combout"
    Warning (332126): Node "convControlBlock|Selector93~0|datab"
    Warning (332126): Node "convControlBlock|Add4~10|datab"
    Warning (332126): Node "convControlBlock|Add4~10|cout"
    Warning (332126): Node "convControlBlock|Add4~12|cin"
    Warning (332126): Node "convControlBlock|Add4~10|combout"
    Warning (332126): Node "convControlBlock|Selector93~0|datac"
    Warning (332126): Node "paddingControlBlock|WideAnd1~0|datac"
    Warning (332126): Node "paddingControlBlock|WideAnd1~0|combout"
    Warning (332126): Node "paddingControlBlock|WideAnd1~1|datad"
    Warning (332126): Node "paddingControlBlock|WideAnd1~1|combout"
    Warning (332126): Node "convControlBlock|Equal0~0|datad"
    Warning (332126): Node "convControlBlock|Selector94~0|dataa"
    Warning (332126): Node "convControlBlock|Selector94~0|combout"
    Warning (332126): Node "convControlBlock|addrLocal_q[4]~30|datab"
    Warning (332126): Node "convControlBlock|addrLocal_q[4]~30|combout"
    Warning (332126): Node "paddingControlBlock|WideAnd1~0|dataa"
    Warning (332126): Node "convControlBlock|Selector94~0|datab"
    Warning (332126): Node "convControlBlock|Add4~8|datab"
    Warning (332126): Node "convControlBlock|Add4~8|combout"
    Warning (332126): Node "convControlBlock|Selector94~0|datad"
    Warning (332126): Node "convControlBlock|Add4~8|cout"
    Warning (332126): Node "convControlBlock|Add4~10|cin"
    Warning (332126): Node "convControlBlock|Selector96~0|dataa"
    Warning (332126): Node "convControlBlock|Selector96~0|combout"
    Warning (332126): Node "convControlBlock|addrLocal_q[2]~38|datab"
    Warning (332126): Node "convControlBlock|addrLocal_q[2]~38|combout"
    Warning (332126): Node "paddingControlBlock|WideAnd1~0|datab"
    Warning (332126): Node "convControlBlock|Selector96~0|datab"
    Warning (332126): Node "convControlBlock|Add4~4|dataa"
    Warning (332126): Node "convControlBlock|Add4~4|combout"
    Warning (332126): Node "convControlBlock|Selector96~0|datad"
    Warning (332126): Node "convControlBlock|Add4~4|cout"
    Warning (332126): Node "convControlBlock|Add4~6|cin"
    Warning (332126): Node "convControlBlock|Add4~6|cout"
    Warning (332126): Node "convControlBlock|Add4~8|cin"
    Warning (332126): Node "convControlBlock|Add4~6|combout"
    Warning (332126): Node "convControlBlock|Selector95~0|dataa"
    Warning (332126): Node "convControlBlock|Selector95~0|combout"
    Warning (332126): Node "convControlBlock|addrLocal_q[3]~34|datab"
    Warning (332126): Node "convControlBlock|addrLocal_q[3]~34|combout"
    Warning (332126): Node "convControlBlock|Add4~6|datab"
    Warning (332126): Node "convControlBlock|Selector95~0|datab"
    Warning (332126): Node "paddingControlBlock|WideAnd1~0|datad"
    Warning (332126): Node "convControlBlock|Selector97~0|datad"
    Warning (332126): Node "convControlBlock|Selector97~0|combout"
    Warning (332126): Node "convControlBlock|addrLocal_q[1]~42|dataa"
    Warning (332126): Node "convControlBlock|addrLocal_q[1]~42|combout"
    Warning (332126): Node "paddingControlBlock|WideAnd1~1|datab"
    Warning (332126): Node "convControlBlock|Selector97~0|datab"
    Warning (332126): Node "convControlBlock|Add4~2|dataa"
    Warning (332126): Node "convControlBlock|Add4~2|combout"
    Warning (332126): Node "convControlBlock|Selector97~0|datac"
    Warning (332126): Node "convControlBlock|Add4~2|cout"
    Warning (332126): Node "convControlBlock|Add4~4|cin"
    Warning (332126): Node "convControlBlock|Selector98~0|datab"
    Warning (332126): Node "convControlBlock|Selector98~0|combout"
    Warning (332126): Node "convControlBlock|addrLocal_q[0]~46|dataa"
    Warning (332126): Node "convControlBlock|addrLocal_q[0]~46|combout"
    Warning (332126): Node "paddingControlBlock|WideAnd1~1|datac"
    Warning (332126): Node "convControlBlock|Selector98~0|dataa"
    Warning (332126): Node "convControlBlock|Add4~0|dataa"
    Warning (332126): Node "convControlBlock|Add4~0|combout"
    Warning (332126): Node "convControlBlock|Selector98~0|datac"
    Warning (332126): Node "convControlBlock|Add4~0|cout"
    Warning (332126): Node "convControlBlock|Add4~2|cin"
    Warning (332126): Node "convControlBlock|Selector95~0|datac"
    Warning (332126): Node "convControlBlock|Selector2~0|datac"
    Warning (332126): Node "convControlBlock|Selector2~0|combout"
    Warning (332126): Node "convControlBlock|state_q.waitDone~2|dataa"
    Warning (332126): Node "convControlBlock|state_q.waitDone~2|combout"
    Warning (332126): Node "convControlBlock|WideOr3~0|datad"
    Warning (332126): Node "convControlBlock|Selector2~0|datad"
    Warning (332126): Node "convControlBlock|state_d.setWrite~0|datad"
    Warning (332126): Node "convControlBlock|state_d.setWrite~0|combout"
    Warning (332126): Node "convControlBlock|state_q.setWrite~2|datab"
    Warning (332126): Node "convControlBlock|state_q.setWrite~2|combout"
    Warning (332126): Node "convControlBlock|state_q.update~2|datab"
    Warning (332126): Node "convControlBlock|state_q.update~2|combout"
    Warning (332126): Node "convControlBlock|Selector87~0|datac"
    Warning (332126): Node "convControlBlock|Selector88~0|dataa"
    Warning (332126): Node "convControlBlock|Selector89~0|datac"
    Warning (332126): Node "convControlBlock|Selector90~0|datac"
    Warning (332126): Node "convControlBlock|Selector92~0|datad"
    Warning (332126): Node "convControlBlock|Selector91~0|datad"
    Warning (332126): Node "convControlBlock|Selector94~0|datac"
    Warning (332126): Node "convControlBlock|Selector93~0|datad"
    Warning (332126): Node "convControlBlock|Selector96~0|datac"
    Warning (332126): Node "convControlBlock|Selector97~0|dataa"
    Warning (332126): Node "convControlBlock|Selector98~0|datad"
    Warning (332126): Node "convControlBlock|Selector95~0|datad"
    Warning (332126): Node "convControlBlock|Selector1~0|datab"
    Warning (332126): Node "convControlBlock|state_d.finish~0|datad"
    Warning (332126): Node "convControlBlock|WideOr3~0|datab"
Critical Warning (332081): Design contains combinational loop of 180 nodes. Estimating the delays through the loop.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -21.877
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -21.877            -723.151 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -6.512             -95.597 i_reset 
    Info (332119):    -6.067            -134.650 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):    -3.127            -110.293 i_pclk 
    Info (332119):    -1.622              -1.622 writeBackControl:writeBackControlBlock|state_q.finish 
    Info (332119):    33.735               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.312               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.342               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.357               0.000 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):     0.358               0.000 i_pclk 
    Info (332119):     0.792               0.000 i_reset 
    Info (332119):     1.049               0.000 writeBackControl:writeBackControlBlock|state_q.finish 
Info (332146): Worst-case recovery slack is -2.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.364             -42.157 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.203            -686.893 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.019               0.000 i_pclk 
    Info (332119):     0.453               0.000 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
Info (332146): Worst-case removal slack is -0.540
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.540             -36.687 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):    -0.088              -7.364 i_pclk 
    Info (332119):     1.286               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.326               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -87.000 i_pclk 
    Info (332119):    -3.000              -3.000 i_reset 
    Info (332119):    -1.000             -68.000 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):     0.417               0.000 writeBackControl:writeBackControlBlock|state_q.finish 
    Info (332119):     4.731               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.834               0.000 i_clk50 
    Info (332119):    20.572               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -19.509
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -19.509            -639.255 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -5.790             -85.398 i_reset 
    Info (332119):    -5.398            -117.199 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):    -2.750             -93.496 i_pclk 
    Info (332119):    -1.409              -1.409 writeBackControl:writeBackControlBlock|state_q.finish 
    Info (332119):    34.545               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.257
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.257               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.300               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 i_pclk 
    Info (332119):     0.312               0.000 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):     0.823               0.000 i_reset 
    Info (332119):     1.024               0.000 writeBackControl:writeBackControlBlock|state_q.finish 
Info (332146): Worst-case recovery slack is -2.062
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.062             -36.711 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.864            -575.617 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.080               0.000 i_pclk 
    Info (332119):     0.450               0.000 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
Info (332146): Worst-case removal slack is -0.473
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.473             -32.128 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):    -0.087              -7.305 i_pclk 
    Info (332119):     1.089               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.125               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -87.000 i_pclk 
    Info (332119):    -3.000              -3.000 i_reset 
    Info (332119):    -1.000             -68.000 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):     0.427               0.000 writeBackControl:writeBackControlBlock|state_q.finish 
    Info (332119):     4.739               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.817               0.000 i_clk50 
    Info (332119):    20.576               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -12.590
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.590            -422.622 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -3.961             -59.755 i_reset 
    Info (332119):    -3.191             -59.207 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):    -1.411             -37.186 i_pclk 
    Info (332119):    -0.457              -0.457 writeBackControl:writeBackControlBlock|state_q.finish 
    Info (332119):    37.315               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.156               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.164               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186               0.000 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):     0.187               0.000 i_pclk 
    Info (332119):     0.341               0.000 i_reset 
    Info (332119):     0.460               0.000 writeBackControl:writeBackControlBlock|state_q.finish 
Info (332146): Worst-case recovery slack is -1.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.744             -31.182 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.430            -457.241 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.092              -7.654 i_pclk 
    Info (332119):     0.216               0.000 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
Info (332146): Worst-case removal slack is -0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.383             -26.035 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):    -0.074              -6.158 i_pclk 
    Info (332119):     0.737               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.756               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -91.604 i_pclk 
    Info (332119):    -3.000              -3.000 i_reset 
    Info (332119):    -1.000             -68.000 storeCamControl:controlStoreToSdramBlock|state_q.readFifo0 
    Info (332119):     0.454               0.000 writeBackControl:writeBackControlBlock|state_q.finish 
    Info (332119):     4.746               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.584               0.000 i_clk50 
    Info (332119):    20.583               0.000 PllBlock|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 22 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 188 warnings
    Info: Peak virtual memory: 4795 megabytes
    Info: Processing ended: Sat May 03 23:19:48 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


