

================================================================
== Vitis HLS Report for 'kernel'
================================================================
* Date:           Tue Sep 19 13:56:39 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+---------+-----------+----------+
    |    Latency (cycles)   |   Latency (absolute)  |       Interval      | Pipeline |
    |    min    |    max    |    min    |    max    |   min   |    max    |   Type   |
    +-----------+-----------+-----------+-----------+---------+-----------+----------+
    |  115647367|  117253054|  0.463 sec|  0.469 sec|  1761935|  117252461|  dataflow|
    +-----------+-----------+-----------+-----------+---------+-----------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-------------------------------------+-----------+-----------+-----------+-----------+---------+-----------+----------+
        |                                        |                                     |    Latency (cycles)   |   Latency (absolute)  |       Interval      | Pipeline |
        |                Instance                |                Module               |    min    |    max    |    min    |    max    |   min   |    max    |   Type   |
        +----------------------------------------+-------------------------------------+-----------+-----------+-----------+-----------+---------+-----------+----------+
        |kernel_Loop_VITIS_LOOP_87_1_proc38_U0   |kernel_Loop_VITIS_LOOP_87_1_proc38   |       3651|       3651|  14.604 us|  14.604 us|     3651|       3651|        no|
        |kernel_Loop_VITIS_LOOP_92_2_proc39_U0   |kernel_Loop_VITIS_LOOP_92_2_proc39   |      37450|      37450|   0.150 ms|   0.150 ms|    37450|      37450|        no|
        |myproject_U0                            |myproject                            |  115647295|  117252982|  0.463 sec|  0.469 sec|  1761935|  117252461|  dataflow|
        |entry_proc_U0                           |entry_proc                           |          0|          0|       0 ns|       0 ns|        0|          0|        no|
        |kernel_Loop_VITIS_LOOP_109_3_proc40_U0  |kernel_Loop_VITIS_LOOP_109_3_proc40  |       3651|       3651|  14.604 us|  14.604 us|     3651|       3651|        no|
        +----------------------------------------+-------------------------------------+-----------+-----------+-----------+-----------+---------+-----------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       20|    -|
|FIFO                 |        1|     -|       72|      202|    -|
|Instance             |       85|  1029|   256381|   649263|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|        4|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       86|  1029|   256457|   649521|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        6|    34|       29|      149|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        2|    11|        9|       49|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+------+--------+--------+-----+
    |                Instance                |                Module               | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
    +----------------------------------------+-------------------------------------+---------+------+--------+--------+-----+
    |entry_proc_U0                           |entry_proc                           |        0|     0|       3|      29|    0|
    |kernel_Loop_VITIS_LOOP_109_3_proc40_U0  |kernel_Loop_VITIS_LOOP_109_3_proc40  |        0|     0|     163|     615|    0|
    |kernel_Loop_VITIS_LOOP_87_1_proc38_U0   |kernel_Loop_VITIS_LOOP_87_1_proc38   |        0|     0|      99|     581|    0|
    |kernel_Loop_VITIS_LOOP_92_2_proc39_U0   |kernel_Loop_VITIS_LOOP_92_2_proc39   |        0|     0|     103|     586|    0|
    |myproject_U0                            |myproject                            |       85|  1029|  256013|  647452|    0|
    +----------------------------------------+-------------------------------------+---------+------+--------+--------+-----+
    |Total                                   |                                     |       85|  1029|  256381|  649263|    0|
    +----------------------------------------+-------------------------------------+---------+------+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------+---------+----+----+-----+------+-----+---------+
    |    Name    | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------+---------+----+----+-----+------+-----+---------+
    |in2_buf2_U  |        0|  10|   0|    -|    73|    8|      584|
    |in_buf1_U   |        0|  10|   0|    -|    73|    8|      584|
    |out_buf3_U  |        1|  47|   0|    -|  1024|    8|     8192|
    |out_c_U     |        0|   5|   0|    -|     4|   64|      256|
    +------------+---------+----+----+-----+------+-----+---------+
    |Total       |        1|  72|   0|    0|  1174|   88|     9616|
    +------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |                      Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                                 |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                           |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start                                  |       and|   0|  0|   2|           1|           1|
    |kernel_Loop_VITIS_LOOP_87_1_proc38_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |kernel_Loop_VITIS_LOOP_92_2_proc39_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |myproject_U0_ap_start                                   |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_kernel_Loop_VITIS_LOOP_87_1_proc38_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_kernel_Loop_VITIS_LOOP_92_2_proc39_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_myproject_U0_ap_ready                           |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                   |          |   0|  0|  20|          10|          10|
    +--------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |                            Name                            | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                          |   9|          2|    1|          2|
    |ap_sync_reg_kernel_Loop_VITIS_LOOP_87_1_proc38_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_kernel_Loop_VITIS_LOOP_92_2_proc39_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_myproject_U0_ap_ready                           |   9|          2|    1|          2|
    +------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                       |  36|          8|    4|          8|
    +------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------+---+----+-----+-----------+
    |                            Name                            | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready                          |  1|   0|    1|          0|
    |ap_sync_reg_kernel_Loop_VITIS_LOOP_87_1_proc38_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_kernel_Loop_VITIS_LOOP_92_2_proc39_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_myproject_U0_ap_ready                           |  1|   0|    1|          0|
    +------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                       |  4|   0|    4|          0|
    +------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits |  Protocol  | Source Object|    C Type    |
+-----------------------+-----+------+------------+--------------+--------------+
|m_axi_gmem0_AWVALID    |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|    64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|     3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|     2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|     2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|     4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|     3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|     4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|     4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|     8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID        |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|    64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|     3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|     2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|     2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|     4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|     3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|     4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|     4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|     8|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID        |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RFIFONUM   |   in|    11|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|     2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|     2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID        |   in|     1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|     1|       m_axi|         gmem0|       pointer|
|in_r                   |   in|    64|     ap_none|          in_r|        scalar|
|in_r_ap_vld            |   in|     1|     ap_none|          in_r|        scalar|
|m_axi_gmem1_AWVALID    |  out|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|    64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|     3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|     2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|     2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|     4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|     3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|     4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|     4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|     8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID        |  out|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|    64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|     3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|     2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|     2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|     4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|     3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|     4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|     4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|     8|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID        |   in|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RFIFONUM   |   in|    11|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|     2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|     2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID        |   in|     1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|     1|       m_axi|         gmem1|       pointer|
|in2                    |   in|    64|     ap_none|           in2|        scalar|
|in2_ap_vld             |   in|     1|     ap_none|           in2|        scalar|
|m_axi_gmem22_AWVALID   |  out|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_AWREADY   |   in|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_AWADDR    |  out|    64|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_AWID      |  out|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_AWLEN     |  out|    32|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_AWSIZE    |  out|     3|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_AWBURST   |  out|     2|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_AWLOCK    |  out|     2|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_AWCACHE   |  out|     4|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_AWPROT    |  out|     3|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_AWQOS     |  out|     4|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_AWREGION  |  out|     4|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_AWUSER    |  out|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_WVALID    |  out|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_WREADY    |   in|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_WDATA     |  out|     8|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_WSTRB     |  out|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_WLAST     |  out|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_WID       |  out|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_WUSER     |  out|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_ARVALID   |  out|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_ARREADY   |   in|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_ARADDR    |  out|    64|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_ARID      |  out|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_ARLEN     |  out|    32|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_ARSIZE    |  out|     3|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_ARBURST   |  out|     2|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_ARLOCK    |  out|     2|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_ARCACHE   |  out|     4|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_ARPROT    |  out|     3|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_ARQOS     |  out|     4|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_ARREGION  |  out|     4|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_ARUSER    |  out|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_RVALID    |   in|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_RREADY    |  out|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_RDATA     |   in|     8|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_RLAST     |   in|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_RID       |   in|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_RFIFONUM  |   in|    11|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_RUSER     |   in|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_RRESP     |   in|     2|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_BVALID    |   in|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_BREADY    |  out|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_BRESP     |   in|     2|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_BID       |   in|     1|       m_axi|        gmem22|       pointer|
|m_axi_gmem22_BUSER     |   in|     1|       m_axi|        gmem22|       pointer|
|out_r                  |   in|    64|     ap_none|         out_r|        scalar|
|out_r_ap_vld           |   in|     1|     ap_none|         out_r|        scalar|
|fw2_v1_address0        |  out|     6|   ap_memory|        fw2_v1|         array|
|fw2_v1_ce0             |  out|     1|   ap_memory|        fw2_v1|         array|
|fw2_v1_d0              |  out|  4096|   ap_memory|        fw2_v1|         array|
|fw2_v1_q0              |   in|  4096|   ap_memory|        fw2_v1|         array|
|fw2_v1_we0             |  out|   512|   ap_memory|        fw2_v1|         array|
|fw2_v1_address1        |  out|     6|   ap_memory|        fw2_v1|         array|
|fw2_v1_ce1             |  out|     1|   ap_memory|        fw2_v1|         array|
|fw2_v1_d1              |  out|  4096|   ap_memory|        fw2_v1|         array|
|fw2_v1_q1              |   in|  4096|   ap_memory|        fw2_v1|         array|
|fw2_v1_we1             |  out|   512|   ap_memory|        fw2_v1|         array|
|fw2_v2_address0        |  out|     6|   ap_memory|        fw2_v2|         array|
|fw2_v2_ce0             |  out|     1|   ap_memory|        fw2_v2|         array|
|fw2_v2_d0              |  out|  4096|   ap_memory|        fw2_v2|         array|
|fw2_v2_q0              |   in|  4096|   ap_memory|        fw2_v2|         array|
|fw2_v2_we0             |  out|   512|   ap_memory|        fw2_v2|         array|
|fw2_v2_address1        |  out|     6|   ap_memory|        fw2_v2|         array|
|fw2_v2_ce1             |  out|     1|   ap_memory|        fw2_v2|         array|
|fw2_v2_d1              |  out|  4096|   ap_memory|        fw2_v2|         array|
|fw2_v2_q1              |   in|  4096|   ap_memory|        fw2_v2|         array|
|fw2_v2_we1             |  out|   512|   ap_memory|        fw2_v2|         array|
|fw2_v3_address0        |  out|     6|   ap_memory|        fw2_v3|         array|
|fw2_v3_ce0             |  out|     1|   ap_memory|        fw2_v3|         array|
|fw2_v3_d0              |  out|  4096|   ap_memory|        fw2_v3|         array|
|fw2_v3_q0              |   in|  4096|   ap_memory|        fw2_v3|         array|
|fw2_v3_we0             |  out|   512|   ap_memory|        fw2_v3|         array|
|fw2_v3_address1        |  out|     6|   ap_memory|        fw2_v3|         array|
|fw2_v3_ce1             |  out|     1|   ap_memory|        fw2_v3|         array|
|fw2_v3_d1              |  out|  4096|   ap_memory|        fw2_v3|         array|
|fw2_v3_q1              |   in|  4096|   ap_memory|        fw2_v3|         array|
|fw2_v3_we1             |  out|   512|   ap_memory|        fw2_v3|         array|
|fwr2_v1_address0       |  out|     9|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_ce0            |  out|     1|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_d0             |  out|  4096|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_q0             |   in|  4096|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_we0            |  out|   512|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_address1       |  out|     9|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_ce1            |  out|     1|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_d1             |  out|  4096|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_q1             |   in|  4096|   ap_memory|       fwr2_v1|         array|
|fwr2_v1_we1            |  out|   512|   ap_memory|       fwr2_v1|         array|
|fwr2_v2_address0       |  out|     9|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_ce0            |  out|     1|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_d0             |  out|  4096|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_q0             |   in|  4096|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_we0            |  out|   512|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_address1       |  out|     9|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_ce1            |  out|     1|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_d1             |  out|  4096|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_q1             |   in|  4096|   ap_memory|       fwr2_v2|         array|
|fwr2_v2_we1            |  out|   512|   ap_memory|       fwr2_v2|         array|
|fwr2_v3_address0       |  out|     9|   ap_memory|       fwr2_v3|         array|
|fwr2_v3_ce0            |  out|     1|   ap_memory|       fwr2_v3|         array|
|fwr2_v3_d0             |  out|  4096|   ap_memory|       fwr2_v3|         array|
|fwr2_v3_q0             |   in|  4096|   ap_memory|       fwr2_v3|         array|
|fwr2_v3_we0            |  out|   512|   ap_memory|       fwr2_v3|         array|
|fwr2_v3_address1       |  out|     9|   ap_memory|       fwr2_v3|         array|
|fwr2_v3_ce1            |  out|     1|   ap_memory|       fwr2_v3|         array|
|fwr2_v3_d1             |  out|  4096|   ap_memory|       fwr2_v3|         array|
|fwr2_v3_q1             |   in|  4096|   ap_memory|       fwr2_v3|         array|
|fwr2_v3_we1            |  out|   512|   ap_memory|       fwr2_v3|         array|
|bw2_v1_address0        |  out|     6|   ap_memory|        bw2_v1|         array|
|bw2_v1_ce0             |  out|     1|   ap_memory|        bw2_v1|         array|
|bw2_v1_d0              |  out|  4096|   ap_memory|        bw2_v1|         array|
|bw2_v1_q0              |   in|  4096|   ap_memory|        bw2_v1|         array|
|bw2_v1_we0             |  out|   512|   ap_memory|        bw2_v1|         array|
|bw2_v1_address1        |  out|     6|   ap_memory|        bw2_v1|         array|
|bw2_v1_ce1             |  out|     1|   ap_memory|        bw2_v1|         array|
|bw2_v1_d1              |  out|  4096|   ap_memory|        bw2_v1|         array|
|bw2_v1_q1              |   in|  4096|   ap_memory|        bw2_v1|         array|
|bw2_v1_we1             |  out|   512|   ap_memory|        bw2_v1|         array|
|bw2_v2_address0        |  out|     6|   ap_memory|        bw2_v2|         array|
|bw2_v2_ce0             |  out|     1|   ap_memory|        bw2_v2|         array|
|bw2_v2_d0              |  out|  4096|   ap_memory|        bw2_v2|         array|
|bw2_v2_q0              |   in|  4096|   ap_memory|        bw2_v2|         array|
|bw2_v2_we0             |  out|   512|   ap_memory|        bw2_v2|         array|
|bw2_v2_address1        |  out|     6|   ap_memory|        bw2_v2|         array|
|bw2_v2_ce1             |  out|     1|   ap_memory|        bw2_v2|         array|
|bw2_v2_d1              |  out|  4096|   ap_memory|        bw2_v2|         array|
|bw2_v2_q1              |   in|  4096|   ap_memory|        bw2_v2|         array|
|bw2_v2_we1             |  out|   512|   ap_memory|        bw2_v2|         array|
|bw2_v3_address0        |  out|     6|   ap_memory|        bw2_v3|         array|
|bw2_v3_ce0             |  out|     1|   ap_memory|        bw2_v3|         array|
|bw2_v3_d0              |  out|  4096|   ap_memory|        bw2_v3|         array|
|bw2_v3_q0              |   in|  4096|   ap_memory|        bw2_v3|         array|
|bw2_v3_we0             |  out|   512|   ap_memory|        bw2_v3|         array|
|bw2_v3_address1        |  out|     6|   ap_memory|        bw2_v3|         array|
|bw2_v3_ce1             |  out|     1|   ap_memory|        bw2_v3|         array|
|bw2_v3_d1              |  out|  4096|   ap_memory|        bw2_v3|         array|
|bw2_v3_q1              |   in|  4096|   ap_memory|        bw2_v3|         array|
|bw2_v3_we1             |  out|   512|   ap_memory|        bw2_v3|         array|
|bwr2_v1_address0       |  out|     9|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_ce0            |  out|     1|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_d0             |  out|  4096|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_q0             |   in|  4096|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_we0            |  out|   512|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_address1       |  out|     9|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_ce1            |  out|     1|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_d1             |  out|  4096|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_q1             |   in|  4096|   ap_memory|       bwr2_v1|         array|
|bwr2_v1_we1            |  out|   512|   ap_memory|       bwr2_v1|         array|
|bwr2_v2_address0       |  out|     9|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_ce0            |  out|     1|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_d0             |  out|  4096|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_q0             |   in|  4096|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_we0            |  out|   512|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_address1       |  out|     9|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_ce1            |  out|     1|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_d1             |  out|  4096|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_q1             |   in|  4096|   ap_memory|       bwr2_v2|         array|
|bwr2_v2_we1            |  out|   512|   ap_memory|       bwr2_v2|         array|
|bwr2_v3_address0       |  out|     9|   ap_memory|       bwr2_v3|         array|
|bwr2_v3_ce0            |  out|     1|   ap_memory|       bwr2_v3|         array|
|bwr2_v3_d0             |  out|  4096|   ap_memory|       bwr2_v3|         array|
|bwr2_v3_q0             |   in|  4096|   ap_memory|       bwr2_v3|         array|
|bwr2_v3_we0            |  out|   512|   ap_memory|       bwr2_v3|         array|
|bwr2_v3_address1       |  out|     9|   ap_memory|       bwr2_v3|         array|
|bwr2_v3_ce1            |  out|     1|   ap_memory|       bwr2_v3|         array|
|bwr2_v3_d1             |  out|  4096|   ap_memory|       bwr2_v3|         array|
|bwr2_v3_q1             |   in|  4096|   ap_memory|       bwr2_v3|         array|
|bwr2_v3_we1            |  out|   512|   ap_memory|       bwr2_v3|         array|
|w4_address0            |  out|    10|   ap_memory|            w4|         array|
|w4_ce0                 |  out|     1|   ap_memory|            w4|         array|
|w4_d0                  |  out|  4096|   ap_memory|            w4|         array|
|w4_q0                  |   in|  4096|   ap_memory|            w4|         array|
|w4_we0                 |  out|   512|   ap_memory|            w4|         array|
|w4_address1            |  out|    10|   ap_memory|            w4|         array|
|w4_ce1                 |  out|     1|   ap_memory|            w4|         array|
|w4_d1                  |  out|  4096|   ap_memory|            w4|         array|
|w4_q1                  |   in|  4096|   ap_memory|            w4|         array|
|w4_we1                 |  out|   512|   ap_memory|            w4|         array|
|w6_address0            |  out|    10|   ap_memory|            w6|         array|
|w6_ce0                 |  out|     1|   ap_memory|            w6|         array|
|w6_d0                  |  out|  4096|   ap_memory|            w6|         array|
|w6_q0                  |   in|  4096|   ap_memory|            w6|         array|
|w6_we0                 |  out|   512|   ap_memory|            w6|         array|
|w6_address1            |  out|    10|   ap_memory|            w6|         array|
|w6_ce1                 |  out|     1|   ap_memory|            w6|         array|
|w6_d1                  |  out|  4096|   ap_memory|            w6|         array|
|w6_q1                  |   in|  4096|   ap_memory|            w6|         array|
|w6_we1                 |  out|   512|   ap_memory|            w6|         array|
|w12_v3_address0        |  out|     9|   ap_memory|        w12_v3|         array|
|w12_v3_ce0             |  out|     1|   ap_memory|        w12_v3|         array|
|w12_v3_d0              |  out|  4096|   ap_memory|        w12_v3|         array|
|w12_v3_q0              |   in|  4096|   ap_memory|        w12_v3|         array|
|w12_v3_we0             |  out|   512|   ap_memory|        w12_v3|         array|
|w12_v3_address1        |  out|     9|   ap_memory|        w12_v3|         array|
|w12_v3_ce1             |  out|     1|   ap_memory|        w12_v3|         array|
|w12_v3_d1              |  out|  4096|   ap_memory|        w12_v3|         array|
|w12_v3_q1              |   in|  4096|   ap_memory|        w12_v3|         array|
|w12_v3_we1             |  out|   512|   ap_memory|        w12_v3|         array|
|w12_v2_address0        |  out|     9|   ap_memory|        w12_v2|         array|
|w12_v2_ce0             |  out|     1|   ap_memory|        w12_v2|         array|
|w12_v2_d0              |  out|  4096|   ap_memory|        w12_v2|         array|
|w12_v2_q0              |   in|  4096|   ap_memory|        w12_v2|         array|
|w12_v2_we0             |  out|   512|   ap_memory|        w12_v2|         array|
|w12_v2_address1        |  out|     9|   ap_memory|        w12_v2|         array|
|w12_v2_ce1             |  out|     1|   ap_memory|        w12_v2|         array|
|w12_v2_d1              |  out|  4096|   ap_memory|        w12_v2|         array|
|w12_v2_q1              |   in|  4096|   ap_memory|        w12_v2|         array|
|w12_v2_we1             |  out|   512|   ap_memory|        w12_v2|         array|
|w12_v1_address0        |  out|     9|   ap_memory|        w12_v1|         array|
|w12_v1_ce0             |  out|     1|   ap_memory|        w12_v1|         array|
|w12_v1_d0              |  out|  4096|   ap_memory|        w12_v1|         array|
|w12_v1_q0              |   in|  4096|   ap_memory|        w12_v1|         array|
|w12_v1_we0             |  out|   512|   ap_memory|        w12_v1|         array|
|w12_v1_address1        |  out|     9|   ap_memory|        w12_v1|         array|
|w12_v1_ce1             |  out|     1|   ap_memory|        w12_v1|         array|
|w12_v1_d1              |  out|  4096|   ap_memory|        w12_v1|         array|
|w12_v1_q1              |   in|  4096|   ap_memory|        w12_v1|         array|
|w12_v1_we1             |  out|   512|   ap_memory|        w12_v1|         array|
|wr12_v3_address0       |  out|     9|   ap_memory|       wr12_v3|         array|
|wr12_v3_ce0            |  out|     1|   ap_memory|       wr12_v3|         array|
|wr12_v3_d0             |  out|  4096|   ap_memory|       wr12_v3|         array|
|wr12_v3_q0             |   in|  4096|   ap_memory|       wr12_v3|         array|
|wr12_v3_we0            |  out|   512|   ap_memory|       wr12_v3|         array|
|wr12_v3_address1       |  out|     9|   ap_memory|       wr12_v3|         array|
|wr12_v3_ce1            |  out|     1|   ap_memory|       wr12_v3|         array|
|wr12_v3_d1             |  out|  4096|   ap_memory|       wr12_v3|         array|
|wr12_v3_q1             |   in|  4096|   ap_memory|       wr12_v3|         array|
|wr12_v3_we1            |  out|   512|   ap_memory|       wr12_v3|         array|
|wr12_v2_address0       |  out|     9|   ap_memory|       wr12_v2|         array|
|wr12_v2_ce0            |  out|     1|   ap_memory|       wr12_v2|         array|
|wr12_v2_d0             |  out|  4096|   ap_memory|       wr12_v2|         array|
|wr12_v2_q0             |   in|  4096|   ap_memory|       wr12_v2|         array|
|wr12_v2_we0            |  out|   512|   ap_memory|       wr12_v2|         array|
|wr12_v2_address1       |  out|     9|   ap_memory|       wr12_v2|         array|
|wr12_v2_ce1            |  out|     1|   ap_memory|       wr12_v2|         array|
|wr12_v2_d1             |  out|  4096|   ap_memory|       wr12_v2|         array|
|wr12_v2_q1             |   in|  4096|   ap_memory|       wr12_v2|         array|
|wr12_v2_we1            |  out|   512|   ap_memory|       wr12_v2|         array|
|wr12_v1_address0       |  out|     9|   ap_memory|       wr12_v1|         array|
|wr12_v1_ce0            |  out|     1|   ap_memory|       wr12_v1|         array|
|wr12_v1_d0             |  out|  4096|   ap_memory|       wr12_v1|         array|
|wr12_v1_q0             |   in|  4096|   ap_memory|       wr12_v1|         array|
|wr12_v1_we0            |  out|   512|   ap_memory|       wr12_v1|         array|
|wr12_v1_address1       |  out|     9|   ap_memory|       wr12_v1|         array|
|wr12_v1_ce1            |  out|     1|   ap_memory|       wr12_v1|         array|
|wr12_v1_d1             |  out|  4096|   ap_memory|       wr12_v1|         array|
|wr12_v1_q1             |   in|  4096|   ap_memory|       wr12_v1|         array|
|wr12_v1_we1            |  out|   512|   ap_memory|       wr12_v1|         array|
|ap_clk                 |   in|     1|  ap_ctrl_hs|        kernel|  return value|
|ap_rst                 |   in|     1|  ap_ctrl_hs|        kernel|  return value|
|ap_start               |   in|     1|  ap_ctrl_hs|        kernel|  return value|
|ap_done                |  out|     1|  ap_ctrl_hs|        kernel|  return value|
|ap_ready               |  out|     1|  ap_ctrl_hs|        kernel|  return value|
|ap_idle                |  out|     1|  ap_ctrl_hs|        kernel|  return value|
|ap_continue            |   in|     1|  ap_ctrl_hs|        kernel|  return value|
+-----------------------+-----+------+------------+--------------+--------------+

