INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/clock_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_generator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/counterx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/datetime_limit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datetime_limit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/exp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_1
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ssd_reg0' is not allowed [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/exp_1.v:53]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/extract.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extract
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
WARNING: [VRFC 10-3676] redeclaration of ansi port 'btn_m_short' is not allowed [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/fsm.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/onepulse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module onepulse
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/scan_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scan_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/switch_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switch_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/timedisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timedisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/unitset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module unitset
WARNING: [VRFC 10-3676] redeclaration of ansi port 'enabled_counting_digits' is not allowed [D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sources_1/new/unitset.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab6/exp_1_1/exp_1_1.srcs/sim_1/new/exp_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp_1_tb
