// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/13/2022 14:50:42"

// 
// Device: Altera 5CSEBA6U23I7 Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module DATAPATH01 (
	jump,
	CLK,
	K,
	datawriteenable,
	enableinstructionmemory,
	enableregisterwrite,
	pcwrite,
	aluselect,
	bselectforalu,
	branch,
	branchcondition,
	branchorjump,
	regularorspecial,
	selwritedata,
	DATA,
	INST_ADD,
	INSTRUCION);
output 	jump;
input 	CLK;
input 	[7:0] K;
output 	datawriteenable;
output 	enableinstructionmemory;
output 	enableregisterwrite;
output 	pcwrite;
output 	aluselect;
output 	bselectforalu;
output 	branch;
output 	branchcondition;
output 	branchorjump;
output 	regularorspecial;
output 	selwritedata;
output 	[7:0] DATA;
output 	[4:0] INST_ADD;
output 	[19:0] INSTRUCION;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \K[7]~input_o ;
wire \K[6]~input_o ;
wire \K[5]~input_o ;
wire \jump~output_o ;
wire \datawriteenable~output_o ;
wire \enableinstructionmemory~output_o ;
wire \enableregisterwrite~output_o ;
wire \pcwrite~output_o ;
wire \aluselect~output_o ;
wire \bselectforalu~output_o ;
wire \branch~output_o ;
wire \branchcondition~output_o ;
wire \branchorjump~output_o ;
wire \regularorspecial~output_o ;
wire \selwritedata~output_o ;
wire \DATA[7]~output_o ;
wire \DATA[6]~output_o ;
wire \DATA[5]~output_o ;
wire \DATA[4]~output_o ;
wire \DATA[3]~output_o ;
wire \DATA[2]~output_o ;
wire \DATA[1]~output_o ;
wire \DATA[0]~output_o ;
wire \INST_ADD[4]~output_o ;
wire \INST_ADD[3]~output_o ;
wire \INST_ADD[2]~output_o ;
wire \INST_ADD[1]~output_o ;
wire \INST_ADD[0]~output_o ;
wire \INSTRUCION[19]~output_o ;
wire \INSTRUCION[18]~output_o ;
wire \INSTRUCION[17]~output_o ;
wire \INSTRUCION[16]~output_o ;
wire \INSTRUCION[15]~output_o ;
wire \INSTRUCION[14]~output_o ;
wire \INSTRUCION[13]~output_o ;
wire \INSTRUCION[12]~output_o ;
wire \INSTRUCION[11]~output_o ;
wire \INSTRUCION[10]~output_o ;
wire \INSTRUCION[9]~output_o ;
wire \INSTRUCION[8]~output_o ;
wire \INSTRUCION[7]~output_o ;
wire \INSTRUCION[6]~output_o ;
wire \INSTRUCION[5]~output_o ;
wire \INSTRUCION[4]~output_o ;
wire \INSTRUCION[3]~output_o ;
wire \INSTRUCION[2]~output_o ;
wire \INSTRUCION[1]~output_o ;
wire \INSTRUCION[0]~output_o ;
wire \CLK~input_o ;
wire \K[3]~input_o ;
wire \K[4]~input_o ;
wire \K[2]~input_o ;
wire \K[1]~input_o ;
wire \K[0]~input_o ;
wire \inst12|inst2|inst3~combout ;
wire \inst12|inst4|inst2|inst2~combout ;
wire \inst20|inst|inst1|inst3~combout ;
wire \inst20|inst|inst3|inst3~combout ;
wire \inst7|inst|inst|inst2~1_combout ;
wire \inst|inst|inst1|inst~q ;
wire \inst20|inst|inst3|inst2|inst2~combout ;
wire \inst7|inst1|inst3|inst2~0_combout ;
wire \inst|inst|inst|inst3~q ;
wire \inst12|inst2|inst2|inst2~combout ;
wire \inst7|inst1|inst2|inst2~0_combout ;
wire \inst|inst|inst|inst2~q ;
wire \inst8|inst7~0_combout ;
wire \inst19|inst1|inst~combout ;
wire \inst16|inst|inst1|inst4~0_combout ;
wire \inst16|inst2|inst1|inst4~0_combout ;
wire \inst9|inst|inst~0_combout ;
wire \inst9|inst1|inst~combout ;
wire \inst8|inst6~0_combout ;
wire \inst8|inst2~0_combout ;
wire \inst4|inst16|inst23~0_combout ;
wire \inst19|inst|inst~combout ;
wire \inst4|inst7|inst1|inst~q ;
wire \inst4|inst16|inst21~0_combout ;
wire \inst4|inst14|inst1|inst~q ;
wire \inst4|inst16|inst25~0_combout ;
wire \inst4|inst15|inst1|inst~q ;
wire \inst5|inst|inst|inst2~0_combout ;
wire \inst4|inst16|inst11~0_combout ;
wire \inst4|inst4|inst1|inst~q ;
wire \inst4|inst16|inst15~0_combout ;
wire \inst4|inst5|inst1|inst~q ;
wire \inst4|inst16|inst13~0_combout ;
wire \inst4|inst12|inst1|inst~q ;
wire \inst4|inst16|inst17~0_combout ;
wire \inst4|inst13|inst1|inst~q ;
wire \inst5|inst|inst|inst2~1_combout ;
wire \inst5|inst|inst|inst2~2_combout ;
wire \inst1|inst|inst4|inst|inst2~combout ;
wire \inst16|inst|inst2|inst4~0_combout ;
wire \inst4|inst7|inst|inst2~q ;
wire \inst4|inst14|inst|inst2~q ;
wire \inst4|inst15|inst|inst2~q ;
wire \inst5|inst1|inst2|inst2~0_combout ;
wire \inst4|inst4|inst|inst2~q ;
wire \inst4|inst5|inst|inst2~q ;
wire \inst4|inst12|inst|inst2~q ;
wire \inst4|inst13|inst|inst2~q ;
wire \inst5|inst1|inst2|inst2~1_combout ;
wire \inst5|inst1|inst2|inst2~2_combout ;
wire \inst1|inst|inst2|inst|inst2~combout ;
wire \inst4|inst7|inst|inst~q ;
wire \inst4|inst14|inst|inst~q ;
wire \inst4|inst15|inst|inst~q ;
wire \inst5|inst1|inst|inst2~0_combout ;
wire \inst4|inst4|inst|inst~q ;
wire \inst4|inst5|inst|inst~q ;
wire \inst4|inst12|inst|inst~q ;
wire \inst4|inst13|inst|inst~q ;
wire \inst5|inst1|inst|inst2~1_combout ;
wire \inst5|inst1|inst|inst2~2_combout ;
wire \inst16|inst|inst|inst4~1_combout ;
wire \inst4|inst17|inst11|inst1|inst2|inst2~1_combout ;
wire \inst1|inst5|inst|inst|inst4~0_combout ;
wire \inst4|inst7|inst|inst1~q ;
wire \inst4|inst14|inst|inst1~q ;
wire \inst4|inst15|inst|inst1~q ;
wire \inst5|inst1|inst1|inst2~0_combout ;
wire \inst4|inst4|inst|inst1~q ;
wire \inst4|inst5|inst|inst1~q ;
wire \inst4|inst12|inst|inst1~q ;
wire \inst4|inst13|inst|inst1~q ;
wire \inst5|inst1|inst1|inst2~1_combout ;
wire \inst5|inst1|inst1|inst2~2_combout ;
wire \inst1|inst5|inst|inst|inst4~1_combout ;
wire \inst1|inst5|inst|inst1|inst4~0_combout ;
wire \inst8|inst10~0_combout ;
wire \inst1|inst5|inst|inst1|inst4~1_combout ;
wire \inst1|inst5|inst|inst1|inst4~2_combout ;
wire \inst1|inst5|inst|inst|inst4~2_combout ;
wire \inst16|inst|inst3|inst4~1_combout ;
wire \inst4|inst7|inst|inst3~q ;
wire \inst4|inst14|inst|inst3~q ;
wire \inst4|inst15|inst|inst3~q ;
wire \inst5|inst1|inst3|inst2~0_combout ;
wire \inst4|inst4|inst|inst3~q ;
wire \inst4|inst5|inst|inst3~q ;
wire \inst4|inst12|inst|inst3~q ;
wire \inst4|inst13|inst|inst3~q ;
wire \inst5|inst1|inst3|inst2~1_combout ;
wire \inst5|inst1|inst3|inst2~2_combout ;
wire \inst4|inst17|inst11|inst1|inst3|inst2~1_combout ;
wire \inst4|inst17|inst11|inst1|inst3|inst2~2_combout ;
wire \inst1|inst|inst3|inst|inst2~combout ;
wire \inst1|inst8|inst5~combout ;
wire \inst4|inst17|inst11|inst|inst|inst2~1_combout ;
wire \inst1|inst5|inst|inst3|inst4~0_combout ;
wire \inst1|inst5|inst|inst3|inst4~1_combout ;
wire \inst16|inst2|inst|inst4~0_combout ;
wire \inst4|inst4|inst1|inst1~q ;
wire \inst4|inst5|inst1|inst1~q ;
wire \inst4|inst12|inst1|inst1~q ;
wire \inst4|inst13|inst1|inst1~q ;
wire \inst4|inst17|inst11|inst|inst1|inst2~1_combout ;
wire \inst4|inst17|inst11|inst|inst1|inst2~2_combout ;
wire \inst16|inst2|inst2|inst4~0_combout ;
wire \inst4|inst7|inst1|inst1~q ;
wire \inst4|inst14|inst1|inst1~q ;
wire \inst4|inst15|inst1|inst1~q ;
wire \inst5|inst|inst1|inst2~0_combout ;
wire \inst5|inst|inst1|inst2~1_combout ;
wire \inst5|inst|inst1|inst2~2_combout ;
wire \inst1|inst8|inst2~combout ;
wire \inst1|inst8|inst4~combout ;
wire \inst1|inst|inst4|inst2|inst~combout ;
wire \inst1|inst|inst4|inst|inst~combout ;
wire \inst16|inst2|inst|inst4~1_combout ;
wire \inst16|inst2|inst|inst4~2_combout ;
wire \inst4|inst16|inst19~0_combout ;
wire \inst4|inst6|inst1|inst1~q ;
wire \inst4|inst17|inst11|inst|inst1|inst2~0_combout ;
wire \inst1|inst5|inst2|inst1|inst4~0_combout ;
wire \inst1|inst5|inst2|inst1|inst4~1_combout ;
wire \inst16|inst|inst3|inst4~2_combout ;
wire \inst4|inst6|inst|inst3~q ;
wire \inst4|inst17|inst11|inst1|inst3|inst2~0_combout ;
wire \inst1|inst5|inst|inst2|inst4~0_combout ;
wire \inst1|inst5|inst|inst2|inst4~1_combout ;
wire \inst16|inst|inst|inst4~2_combout ;
wire \inst4|inst6|inst|inst1~q ;
wire \inst4|inst17|inst11|inst1|inst1|inst2~0_combout ;
wire \inst4|inst17|inst11|inst1|inst1|inst2~1_combout ;
wire \inst4|inst17|inst11|inst1|inst1|inst2~2_combout ;
wire \inst1|inst|inst1|inst3~combout ;
wire \inst16|inst|inst2|inst4~1_combout ;
wire \inst4|inst6|inst|inst2~q ;
wire \inst4|inst17|inst11|inst1|inst2|inst2~0_combout ;
wire \inst4|inst17|inst11|inst1|inst2|inst2~2_combout ;
wire \inst1|inst|inst3|inst3~combout ;
wire \inst16|inst2|inst1|inst4~1_combout ;
wire \inst4|inst6|inst1|inst~q ;
wire \inst4|inst17|inst11|inst|inst|inst2~0_combout ;
wire \inst4|inst17|inst11|inst|inst|inst2~2_combout ;
wire \inst16|inst2|inst2|inst4~1_combout ;
wire \inst4|inst7|inst1|inst2~q ;
wire \inst4|inst14|inst1|inst2~q ;
wire \inst4|inst15|inst1|inst2~q ;
wire \inst4|inst18|inst11|inst|inst2|inst2~0_combout ;
wire \inst4|inst4|inst1|inst2~q ;
wire \inst4|inst5|inst1|inst2~q ;
wire \inst4|inst12|inst1|inst2~q ;
wire \inst4|inst13|inst1|inst2~q ;
wire \inst4|inst18|inst11|inst|inst2|inst2~1_combout ;
wire \inst1|inst8|inst1~combout ;
wire \inst1|inst|inst6|inst|inst2~combout ;
wire \inst1|inst|inst5|inst3~combout ;
wire \inst16|inst2|inst2|inst4~2_combout ;
wire \inst16|inst2|inst2|inst4~4_combout ;
wire \inst4|inst6|inst1|inst2~q ;
wire \inst4|inst17|inst11|inst|inst2|inst2~0_combout ;
wire \inst4|inst17|inst11|inst|inst2|inst2~1_combout ;
wire \inst4|inst17|inst11|inst|inst2|inst2~2_combout ;
wire \inst5|inst|inst2|inst2~combout ;
wire \inst16|inst2|inst3|inst4~0_combout ;
wire \inst16|inst2|inst3|inst4~1_combout ;
wire \inst16|inst2|inst3|inst4~2_combout ;
wire \inst4|inst7|inst1|inst3~q ;
wire \inst4|inst14|inst1|inst3~q ;
wire \inst4|inst15|inst1|inst3~q ;
wire \inst4|inst18|inst11|inst|inst3|inst2~0_combout ;
wire \inst4|inst4|inst1|inst3~q ;
wire \inst4|inst5|inst1|inst3~q ;
wire \inst4|inst12|inst1|inst3~q ;
wire \inst4|inst13|inst1|inst3~q ;
wire \inst4|inst18|inst11|inst|inst3|inst2~1_combout ;
wire \inst5|inst|inst3|inst2~combout ;
wire \inst16|inst2|inst3|inst4~3_combout ;
wire \inst16|inst2|inst3|inst4~4_combout ;
wire \inst16|inst2|inst3|inst4~6_combout ;
wire \inst4|inst6|inst1|inst3~q ;
wire \inst4|inst17|inst11|inst|inst3|inst2~0_combout ;
wire \inst4|inst17|inst11|inst|inst3|inst2~1_combout ;
wire \inst4|inst17|inst11|inst|inst3|inst2~2_combout ;
wire \inst1|inst2|inst|inst8~combout ;
wire \inst1|inst2|inst1|inst8~combout ;
wire \inst1|inst2|inst4~1_combout ;
wire \inst1|inst2|inst6~0_combout ;
wire \inst1|inst2|inst4~2_combout ;
wire \inst16|inst|inst1|inst4~1_combout ;
wire \inst4|inst6|inst|inst~q ;
wire \inst4|inst17|inst11|inst1|inst|inst2~0_combout ;
wire \inst4|inst17|inst11|inst1|inst|inst2~1_combout ;
wire \inst4|inst17|inst11|inst1|inst|inst2~2_combout ;
wire \inst1|inst2|inst|inst3|inst30~0_combout ;
wire \inst1|inst2|inst1|inst11~0_combout ;
wire \inst1|inst2|inst4~0_combout ;
wire \inst8|inst32~1_combout ;
wire \inst14~combout ;
wire \inst12|inst1|inst2|inst2~combout ;
wire \inst7|inst1|inst1|inst2~0_combout ;
wire \inst|inst|inst|inst1~q ;
wire \inst7|inst1|inst|inst2~0_combout ;
wire \inst|inst|inst|inst~q ;
wire \inst8|inst32~0_combout ;
wire \inst8|inst13~0_combout ;
wire \inst7|inst|inst|inst2~0_combout ;
wire \inst16|inst2|inst3|inst4~5_combout ;
wire \inst16|inst2|inst2|inst4~3_combout ;
wire \inst16|inst2|inst|inst4~3_combout ;
wire \inst16|inst2|inst1|inst4~2_combout ;
wire \inst16|inst|inst3|inst4~0_combout ;
wire \inst16|inst|inst2|inst4~2_combout ;
wire \inst16|inst|inst|inst4~0_combout ;
wire \inst16|inst|inst1|inst4~2_combout ;
wire [19:0] \inst2|srom|rom_block|auto_generated|q_a ;
wire [7:0] \inst3|srom|rom_block|auto_generated|q_a ;

wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \inst2|srom|rom_block|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \inst3|srom|rom_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \inst3|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \inst3|srom|rom_block|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \inst3|srom|rom_block|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \inst3|srom|rom_block|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \inst3|srom|rom_block|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \inst3|srom|rom_block|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \inst3|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst2|srom|rom_block|auto_generated|q_a [1] = \inst2|srom|rom_block|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [3] = \inst2|srom|rom_block|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [0] = \inst2|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [2] = \inst2|srom|rom_block|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [12] = \inst2|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [11] = \inst2|srom|rom_block|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [10] = \inst2|srom|rom_block|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [13] = \inst2|srom|rom_block|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [4] = \inst2|srom|rom_block|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [17] = \inst2|srom|rom_block|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [16] = \inst2|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [15] = \inst2|srom|rom_block|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [14] = \inst2|srom|rom_block|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [18] = \inst2|srom|rom_block|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [19] = \inst2|srom|rom_block|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [6] = \inst2|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [5] = \inst2|srom|rom_block|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [7] = \inst2|srom|rom_block|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [8] = \inst2|srom|rom_block|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \inst2|srom|rom_block|auto_generated|q_a [9] = \inst2|srom|rom_block|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \inst3|srom|rom_block|auto_generated|q_a [7] = \inst3|srom|rom_block|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \inst3|srom|rom_block|auto_generated|q_a [6] = \inst3|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \inst3|srom|rom_block|auto_generated|q_a [5] = \inst3|srom|rom_block|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \inst3|srom|rom_block|auto_generated|q_a [4] = \inst3|srom|rom_block|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \inst3|srom|rom_block|auto_generated|q_a [3] = \inst3|srom|rom_block|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \inst3|srom|rom_block|auto_generated|q_a [2] = \inst3|srom|rom_block|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \inst3|srom|rom_block|auto_generated|q_a [1] = \inst3|srom|rom_block|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \inst3|srom|rom_block|auto_generated|q_a [0] = \inst3|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cyclonev_io_obuf \jump~output (
	.i(\inst8|inst32~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\jump~output_o ),
	.obar());
// synopsys translate_off
defparam \jump~output .bus_hold = "false";
defparam \jump~output .open_drain_output = "false";
defparam \jump~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \datawriteenable~output (
	.i(\inst8|inst13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\datawriteenable~output_o ),
	.obar());
// synopsys translate_off
defparam \datawriteenable~output .bus_hold = "false";
defparam \datawriteenable~output .open_drain_output = "false";
defparam \datawriteenable~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \enableinstructionmemory~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enableinstructionmemory~output_o ),
	.obar());
// synopsys translate_off
defparam \enableinstructionmemory~output .bus_hold = "false";
defparam \enableinstructionmemory~output .open_drain_output = "false";
defparam \enableinstructionmemory~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \enableregisterwrite~output (
	.i(\inst8|inst2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enableregisterwrite~output_o ),
	.obar());
// synopsys translate_off
defparam \enableregisterwrite~output .bus_hold = "false";
defparam \enableregisterwrite~output .open_drain_output = "false";
defparam \enableregisterwrite~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \pcwrite~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pcwrite~output_o ),
	.obar());
// synopsys translate_off
defparam \pcwrite~output .bus_hold = "false";
defparam \pcwrite~output .open_drain_output = "false";
defparam \pcwrite~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \aluselect~output (
	.i(\inst8|inst10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\aluselect~output_o ),
	.obar());
// synopsys translate_off
defparam \aluselect~output .bus_hold = "false";
defparam \aluselect~output .open_drain_output = "false";
defparam \aluselect~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \bselectforalu~output (
	.i(\inst8|inst6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\bselectforalu~output_o ),
	.obar());
// synopsys translate_off
defparam \bselectforalu~output .bus_hold = "false";
defparam \bselectforalu~output .open_drain_output = "false";
defparam \bselectforalu~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \branch~output (
	.i(\inst8|inst32~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branch~output_o ),
	.obar());
// synopsys translate_off
defparam \branch~output .bus_hold = "false";
defparam \branch~output .open_drain_output = "false";
defparam \branch~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \branchcondition~output (
	.i(\inst14~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchcondition~output_o ),
	.obar());
// synopsys translate_off
defparam \branchcondition~output .bus_hold = "false";
defparam \branchcondition~output .open_drain_output = "false";
defparam \branchcondition~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \branchorjump~output (
	.i(\inst8|inst32~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\branchorjump~output_o ),
	.obar());
// synopsys translate_off
defparam \branchorjump~output .bus_hold = "false";
defparam \branchorjump~output .open_drain_output = "false";
defparam \branchorjump~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \regularorspecial~output (
	.i(!\inst7|inst|inst|inst2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\regularorspecial~output_o ),
	.obar());
// synopsys translate_off
defparam \regularorspecial~output .bus_hold = "false";
defparam \regularorspecial~output .open_drain_output = "false";
defparam \regularorspecial~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \selwritedata~output (
	.i(\inst8|inst7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selwritedata~output_o ),
	.obar());
// synopsys translate_off
defparam \selwritedata~output .bus_hold = "false";
defparam \selwritedata~output .open_drain_output = "false";
defparam \selwritedata~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DATA[7]~output (
	.i(\inst16|inst2|inst3|inst4~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA[7]~output .bus_hold = "false";
defparam \DATA[7]~output .open_drain_output = "false";
defparam \DATA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DATA[6]~output (
	.i(\inst16|inst2|inst2|inst4~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA[6]~output .bus_hold = "false";
defparam \DATA[6]~output .open_drain_output = "false";
defparam \DATA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DATA[5]~output (
	.i(\inst16|inst2|inst|inst4~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA[5]~output .bus_hold = "false";
defparam \DATA[5]~output .open_drain_output = "false";
defparam \DATA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DATA[4]~output (
	.i(\inst16|inst2|inst1|inst4~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA[4]~output .bus_hold = "false";
defparam \DATA[4]~output .open_drain_output = "false";
defparam \DATA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DATA[3]~output (
	.i(\inst16|inst|inst3|inst4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA[3]~output .bus_hold = "false";
defparam \DATA[3]~output .open_drain_output = "false";
defparam \DATA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DATA[2]~output (
	.i(\inst16|inst|inst2|inst4~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA[2]~output .bus_hold = "false";
defparam \DATA[2]~output .open_drain_output = "false";
defparam \DATA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DATA[1]~output (
	.i(\inst16|inst|inst|inst4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA[1]~output .bus_hold = "false";
defparam \DATA[1]~output .open_drain_output = "false";
defparam \DATA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \DATA[0]~output (
	.i(\inst16|inst|inst1|inst4~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \DATA[0]~output .bus_hold = "false";
defparam \DATA[0]~output .open_drain_output = "false";
defparam \DATA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INST_ADD[4]~output (
	.i(\inst|inst|inst1|inst~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INST_ADD[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \INST_ADD[4]~output .bus_hold = "false";
defparam \INST_ADD[4]~output .open_drain_output = "false";
defparam \INST_ADD[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INST_ADD[3]~output (
	.i(\inst|inst|inst|inst3~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INST_ADD[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \INST_ADD[3]~output .bus_hold = "false";
defparam \INST_ADD[3]~output .open_drain_output = "false";
defparam \INST_ADD[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INST_ADD[2]~output (
	.i(\inst|inst|inst|inst2~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INST_ADD[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \INST_ADD[2]~output .bus_hold = "false";
defparam \INST_ADD[2]~output .open_drain_output = "false";
defparam \INST_ADD[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INST_ADD[1]~output (
	.i(\inst|inst|inst|inst1~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INST_ADD[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \INST_ADD[1]~output .bus_hold = "false";
defparam \INST_ADD[1]~output .open_drain_output = "false";
defparam \INST_ADD[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INST_ADD[0]~output (
	.i(\inst|inst|inst|inst~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INST_ADD[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \INST_ADD[0]~output .bus_hold = "false";
defparam \INST_ADD[0]~output .open_drain_output = "false";
defparam \INST_ADD[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[19]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[19]~output .bus_hold = "false";
defparam \INSTRUCION[19]~output .open_drain_output = "false";
defparam \INSTRUCION[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[18]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[18]~output .bus_hold = "false";
defparam \INSTRUCION[18]~output .open_drain_output = "false";
defparam \INSTRUCION[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[17]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[17]~output .bus_hold = "false";
defparam \INSTRUCION[17]~output .open_drain_output = "false";
defparam \INSTRUCION[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[16]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[16]~output .bus_hold = "false";
defparam \INSTRUCION[16]~output .open_drain_output = "false";
defparam \INSTRUCION[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[15]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[15]~output .bus_hold = "false";
defparam \INSTRUCION[15]~output .open_drain_output = "false";
defparam \INSTRUCION[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[14]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[14]~output .bus_hold = "false";
defparam \INSTRUCION[14]~output .open_drain_output = "false";
defparam \INSTRUCION[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[13]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[13]~output .bus_hold = "false";
defparam \INSTRUCION[13]~output .open_drain_output = "false";
defparam \INSTRUCION[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[12]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[12]~output .bus_hold = "false";
defparam \INSTRUCION[12]~output .open_drain_output = "false";
defparam \INSTRUCION[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[11]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[11]~output .bus_hold = "false";
defparam \INSTRUCION[11]~output .open_drain_output = "false";
defparam \INSTRUCION[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[10]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[10]~output .bus_hold = "false";
defparam \INSTRUCION[10]~output .open_drain_output = "false";
defparam \INSTRUCION[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[9]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[9]~output .bus_hold = "false";
defparam \INSTRUCION[9]~output .open_drain_output = "false";
defparam \INSTRUCION[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[8]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[8]~output .bus_hold = "false";
defparam \INSTRUCION[8]~output .open_drain_output = "false";
defparam \INSTRUCION[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[7]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[7]~output .bus_hold = "false";
defparam \INSTRUCION[7]~output .open_drain_output = "false";
defparam \INSTRUCION[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[6]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[6]~output .bus_hold = "false";
defparam \INSTRUCION[6]~output .open_drain_output = "false";
defparam \INSTRUCION[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[5]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[5]~output .bus_hold = "false";
defparam \INSTRUCION[5]~output .open_drain_output = "false";
defparam \INSTRUCION[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[4]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[4]~output .bus_hold = "false";
defparam \INSTRUCION[4]~output .open_drain_output = "false";
defparam \INSTRUCION[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[3]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[3]~output .bus_hold = "false";
defparam \INSTRUCION[3]~output .open_drain_output = "false";
defparam \INSTRUCION[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[2]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[2]~output .bus_hold = "false";
defparam \INSTRUCION[2]~output .open_drain_output = "false";
defparam \INSTRUCION[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[1]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[1]~output .bus_hold = "false";
defparam \INSTRUCION[1]~output .open_drain_output = "false";
defparam \INSTRUCION[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \INSTRUCION[0]~output (
	.i(\inst2|srom|rom_block|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\INSTRUCION[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \INSTRUCION[0]~output .bus_hold = "false";
defparam \INSTRUCION[0]~output .open_drain_output = "false";
defparam \INSTRUCION[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \K[3]~input (
	.i(K[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\K[3]~input_o ));
// synopsys translate_off
defparam \K[3]~input .bus_hold = "false";
defparam \K[3]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a18 .mem_init0 = "00000000";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a8 .mem_init0 = "000EB664";
// synopsys translate_on

cyclonev_io_ibuf \K[4]~input (
	.i(K[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\K[4]~input_o ));
// synopsys translate_off
defparam \K[4]~input .bus_hold = "false";
defparam \K[4]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \K[2]~input (
	.i(K[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\K[2]~input_o ));
// synopsys translate_off
defparam \K[2]~input .bus_hold = "false";
defparam \K[2]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \K[1]~input (
	.i(K[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\K[1]~input_o ));
// synopsys translate_off
defparam \K[1]~input .bus_hold = "false";
defparam \K[1]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \K[0]~input (
	.i(K[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\K[0]~input_o ));
// synopsys translate_off
defparam \K[0]~input .bus_hold = "false";
defparam \K[0]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst12|inst2|inst3 (
// Equation(s):
// \inst12|inst2|inst3~combout  = ( \K[1]~input_o  & ( \K[0]~input_o  & ( (\K[2]~input_o ) # (\inst|inst|inst|inst2~q ) ) ) ) # ( !\K[1]~input_o  & ( \K[0]~input_o  & ( (!\inst|inst|inst|inst2~q  & (\inst|inst|inst|inst1~q  & \K[2]~input_o )) # 
// (\inst|inst|inst|inst2~q  & ((\K[2]~input_o ) # (\inst|inst|inst|inst1~q ))) ) ) ) # ( \K[1]~input_o  & ( !\K[0]~input_o  & ( (!\inst|inst|inst|inst2~q  & (\K[2]~input_o  & ((\inst|inst|inst|inst~q ) # (\inst|inst|inst|inst1~q )))) # 
// (\inst|inst|inst|inst2~q  & (((\K[2]~input_o ) # (\inst|inst|inst|inst~q )) # (\inst|inst|inst|inst1~q ))) ) ) ) # ( !\K[1]~input_o  & ( !\K[0]~input_o  & ( (!\inst|inst|inst|inst2~q  & (\inst|inst|inst|inst1~q  & (\inst|inst|inst|inst~q  & \K[2]~input_o 
// ))) # (\inst|inst|inst|inst2~q  & (((\inst|inst|inst|inst1~q  & \inst|inst|inst|inst~q )) # (\K[2]~input_o ))) ) ) )

	.dataa(!\inst|inst|inst|inst2~q ),
	.datab(!\inst|inst|inst|inst1~q ),
	.datac(!\inst|inst|inst|inst~q ),
	.datad(!\K[2]~input_o ),
	.datae(!\K[1]~input_o ),
	.dataf(!\K[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst2|inst3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst2|inst3 .extended_lut = "off";
defparam \inst12|inst2|inst3 .lut_mask = 64'h0157157F117755FF;
defparam \inst12|inst2|inst3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|inst4|inst2|inst2 (
// Equation(s):
// \inst12|inst4|inst2|inst2~combout  = ( \inst12|inst2|inst3~combout  & ( !\inst|inst|inst1|inst~q  $ (!\K[4]~input_o  $ (((\K[3]~input_o ) # (\inst|inst|inst|inst3~q )))) ) ) # ( !\inst12|inst2|inst3~combout  & ( !\inst|inst|inst1|inst~q  $ (!\K[4]~input_o 
//  $ (((\inst|inst|inst|inst3~q  & \K[3]~input_o )))) ) )

	.dataa(!\inst|inst|inst1|inst~q ),
	.datab(!\inst|inst|inst|inst3~q ),
	.datac(!\K[4]~input_o ),
	.datad(!\K[3]~input_o ),
	.datae(!\inst12|inst2|inst3~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst4|inst2|inst2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst4|inst2|inst2 .extended_lut = "off";
defparam \inst12|inst4|inst2|inst2 .lut_mask = 64'h5A6969A55A6969A5;
defparam \inst12|inst4|inst2|inst2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a5 .mem_init0 = "0004BF9C";
// synopsys translate_on

cyclonev_lcell_comb \inst20|inst|inst1|inst3 (
// Equation(s):
// \inst20|inst|inst1|inst3~combout  = (!\inst2|srom|rom_block|auto_generated|q_a [5] & (\inst2|srom|rom_block|auto_generated|q_a [4] & (\inst|inst|inst|inst1~q  & \inst|inst|inst|inst~q ))) # (\inst2|srom|rom_block|auto_generated|q_a [5] & 
// (((\inst2|srom|rom_block|auto_generated|q_a [4] & \inst|inst|inst|inst~q )) # (\inst|inst|inst|inst1~q )))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [4]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [5]),
	.datac(!\inst|inst|inst|inst1~q ),
	.datad(!\inst|inst|inst|inst~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|inst|inst1|inst3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|inst|inst1|inst3 .extended_lut = "off";
defparam \inst20|inst|inst1|inst3 .lut_mask = 64'h0317031703170317;
defparam \inst20|inst|inst1|inst3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst20|inst|inst3|inst3 (
// Equation(s):
// \inst20|inst|inst3|inst3~combout  = ( \inst20|inst|inst1|inst3~combout  & ( (!\inst2|srom|rom_block|auto_generated|q_a [7] & (\inst|inst|inst|inst3~q  & ((\inst|inst|inst|inst2~q ) # (\inst2|srom|rom_block|auto_generated|q_a [6])))) # 
// (\inst2|srom|rom_block|auto_generated|q_a [7] & (((\inst|inst|inst|inst2~q ) # (\inst|inst|inst|inst3~q )) # (\inst2|srom|rom_block|auto_generated|q_a [6]))) ) ) # ( !\inst20|inst|inst1|inst3~combout  & ( (!\inst2|srom|rom_block|auto_generated|q_a [7] & 
// (\inst2|srom|rom_block|auto_generated|q_a [6] & (\inst|inst|inst|inst3~q  & \inst|inst|inst|inst2~q ))) # (\inst2|srom|rom_block|auto_generated|q_a [7] & (((\inst2|srom|rom_block|auto_generated|q_a [6] & \inst|inst|inst|inst2~q )) # 
// (\inst|inst|inst|inst3~q ))) ) )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [6]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [7]),
	.datac(!\inst|inst|inst|inst3~q ),
	.datad(!\inst|inst|inst|inst2~q ),
	.datae(!\inst20|inst|inst1|inst3~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|inst|inst3|inst3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|inst|inst3|inst3 .extended_lut = "off";
defparam \inst20|inst|inst3|inst3 .lut_mask = 64'h0317173F0317173F;
defparam \inst20|inst|inst3|inst3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|inst|inst|inst2~1 (
// Equation(s):
// \inst7|inst|inst|inst2~1_combout  = ( !\inst8|inst32~0_combout  & ( (!\inst14~combout  & ((((\inst12|inst4|inst2|inst2~combout ))))) # (\inst14~combout  & (!\inst|inst|inst1|inst~q  $ (!\inst2|srom|rom_block|auto_generated|q_a [18] $ 
// (((\inst20|inst|inst3|inst3~combout )))))) ) ) # ( \inst8|inst32~0_combout  & ( (((\inst2|srom|rom_block|auto_generated|q_a [8]))) ) )

	.dataa(!\inst|inst|inst1|inst~q ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [18]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [8]),
	.datad(!\inst12|inst4|inst2|inst2~combout ),
	.datae(!\inst8|inst32~0_combout ),
	.dataf(!\inst20|inst|inst3|inst3~combout ),
	.datag(!\inst14~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst|inst|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst|inst|inst2~1 .extended_lut = "on";
defparam \inst7|inst|inst|inst2~1 .lut_mask = 64'h06F60F0F09F90F0F;
defparam \inst7|inst|inst|inst2~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|inst|inst1|inst (
	.clk(\CLK~input_o ),
	.d(\inst7|inst|inst|inst2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst1|inst .is_wysiwyg = "true";
defparam \inst|inst|inst1|inst .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a7 .mem_init0 = "00040008";
// synopsys translate_on

cyclonev_lcell_comb \inst20|inst|inst3|inst2|inst2 (
// Equation(s):
// \inst20|inst|inst3|inst2|inst2~combout  = ( \inst20|inst|inst1|inst3~combout  & ( !\inst2|srom|rom_block|auto_generated|q_a [7] $ (!\inst|inst|inst|inst3~q  $ (((\inst|inst|inst|inst2~q ) # (\inst2|srom|rom_block|auto_generated|q_a [6])))) ) ) # ( 
// !\inst20|inst|inst1|inst3~combout  & ( !\inst2|srom|rom_block|auto_generated|q_a [7] $ (!\inst|inst|inst|inst3~q  $ (((\inst2|srom|rom_block|auto_generated|q_a [6] & \inst|inst|inst|inst2~q )))) ) )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [6]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [7]),
	.datac(!\inst|inst|inst|inst3~q ),
	.datad(!\inst|inst|inst|inst2~q ),
	.datae(!\inst20|inst|inst1|inst3~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst20|inst|inst3|inst2|inst2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst20|inst|inst3|inst2|inst2 .extended_lut = "off";
defparam \inst20|inst|inst3|inst2|inst2 .lut_mask = 64'h3C6969C33C6969C3;
defparam \inst20|inst|inst3|inst2|inst2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|inst1|inst3|inst2~0 (
// Equation(s):
// \inst7|inst1|inst3|inst2~0_combout  = ( !\inst8|inst32~0_combout  & ( (!\inst14~combout  & (!\K[3]~input_o  $ (!\inst|inst|inst|inst3~q  $ (((\inst12|inst2|inst3~combout )))))) # (\inst14~combout  & ((((\inst20|inst|inst3|inst2|inst2~combout ))))) ) ) # ( 
// \inst8|inst32~0_combout  & ( (((\inst2|srom|rom_block|auto_generated|q_a [7]))) ) )

	.dataa(!\K[3]~input_o ),
	.datab(!\inst|inst|inst|inst3~q ),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [7]),
	.datad(!\inst20|inst|inst3|inst2|inst2~combout ),
	.datae(!\inst8|inst32~0_combout ),
	.dataf(!\inst12|inst2|inst3~combout ),
	.datag(!\inst14~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst1|inst3|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst1|inst3|inst2~0 .extended_lut = "on";
defparam \inst7|inst1|inst3|inst2~0 .lut_mask = 64'h606F0F0F909F0F0F;
defparam \inst7|inst1|inst3|inst2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|inst|inst|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst7|inst1|inst3|inst2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst|inst3 .is_wysiwyg = "true";
defparam \inst|inst|inst|inst3 .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a6 .mem_init0 = "000B41E8";
// synopsys translate_on

cyclonev_lcell_comb \inst12|inst2|inst2|inst2 (
// Equation(s):
// \inst12|inst2|inst2|inst2~combout  = ( \K[1]~input_o  & ( \K[0]~input_o  & ( !\inst|inst|inst|inst2~q  $ (\K[2]~input_o ) ) ) ) # ( !\K[1]~input_o  & ( \K[0]~input_o  & ( !\inst|inst|inst|inst2~q  $ (!\inst|inst|inst|inst1~q  $ (\K[2]~input_o )) ) ) ) # ( 
// \K[1]~input_o  & ( !\K[0]~input_o  & ( !\inst|inst|inst|inst2~q  $ (!\K[2]~input_o  $ (((\inst|inst|inst|inst~q ) # (\inst|inst|inst|inst1~q )))) ) ) ) # ( !\K[1]~input_o  & ( !\K[0]~input_o  & ( !\inst|inst|inst|inst2~q  $ (!\K[2]~input_o  $ 
// (((\inst|inst|inst|inst1~q  & \inst|inst|inst|inst~q )))) ) ) )

	.dataa(!\inst|inst|inst|inst2~q ),
	.datab(!\inst|inst|inst|inst1~q ),
	.datac(!\inst|inst|inst|inst~q ),
	.datad(!\K[2]~input_o ),
	.datae(!\K[1]~input_o ),
	.dataf(!\K[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst2|inst2|inst2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst2|inst2|inst2 .extended_lut = "off";
defparam \inst12|inst2|inst2|inst2 .lut_mask = 64'h56A96A956699AA55;
defparam \inst12|inst2|inst2|inst2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|inst1|inst2|inst2~0 (
// Equation(s):
// \inst7|inst1|inst2|inst2~0_combout  = ( \inst20|inst|inst1|inst3~combout  & ( \inst12|inst2|inst2|inst2~combout  & ( (!\inst8|inst32~0_combout  & ((!\inst14~combout ) # (!\inst2|srom|rom_block|auto_generated|q_a [6] $ (\inst|inst|inst|inst2~q )))) # 
// (\inst8|inst32~0_combout  & (\inst2|srom|rom_block|auto_generated|q_a [6])) ) ) ) # ( !\inst20|inst|inst1|inst3~combout  & ( \inst12|inst2|inst2|inst2~combout  & ( (!\inst8|inst32~0_combout  & ((!\inst14~combout ) # 
// (!\inst2|srom|rom_block|auto_generated|q_a [6] $ (!\inst|inst|inst|inst2~q )))) # (\inst8|inst32~0_combout  & (\inst2|srom|rom_block|auto_generated|q_a [6])) ) ) ) # ( \inst20|inst|inst1|inst3~combout  & ( !\inst12|inst2|inst2|inst2~combout  & ( 
// (!\inst8|inst32~0_combout  & (\inst14~combout  & (!\inst2|srom|rom_block|auto_generated|q_a [6] $ (\inst|inst|inst|inst2~q )))) # (\inst8|inst32~0_combout  & (\inst2|srom|rom_block|auto_generated|q_a [6])) ) ) ) # ( !\inst20|inst|inst1|inst3~combout  & ( 
// !\inst12|inst2|inst2|inst2~combout  & ( (!\inst8|inst32~0_combout  & (\inst14~combout  & (!\inst2|srom|rom_block|auto_generated|q_a [6] $ (!\inst|inst|inst|inst2~q )))) # (\inst8|inst32~0_combout  & (\inst2|srom|rom_block|auto_generated|q_a [6])) ) ) )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [6]),
	.datab(!\inst14~combout ),
	.datac(!\inst8|inst32~0_combout ),
	.datad(!\inst|inst|inst|inst2~q ),
	.datae(!\inst20|inst|inst1|inst3~combout ),
	.dataf(!\inst12|inst2|inst2|inst2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst1|inst2|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst1|inst2|inst2~0 .extended_lut = "off";
defparam \inst7|inst1|inst2|inst2~0 .lut_mask = 64'h15252515D5E5E5D5;
defparam \inst7|inst1|inst2|inst2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|inst|inst|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst7|inst1|inst2|inst2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst|inst2 .is_wysiwyg = "true";
defparam \inst|inst|inst|inst2 .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a10 .mem_init0 = "00100470";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a3 .mem_init0 = "000EB40E";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = "00156EFE";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a2 .mem_init0 = "00004870";
// synopsys translate_on

cyclonev_lcell_comb \inst8|inst7~0 (
// Equation(s):
// \inst8|inst7~0_combout  = (!\inst2|srom|rom_block|auto_generated|q_a [3]) # ((!\inst2|srom|rom_block|auto_generated|q_a [1] & (!\inst2|srom|rom_block|auto_generated|q_a [0] & !\inst2|srom|rom_block|auto_generated|q_a [2])))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [1]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [3]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [0]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst7~0 .extended_lut = "off";
defparam \inst8|inst7~0 .lut_mask = 64'hECCCECCCECCCECCC;
defparam \inst8|inst7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst1|inst (
// Equation(s):
// \inst19|inst1|inst~combout  = (\inst2|srom|rom_block|auto_generated|q_a [8] & \inst8|inst7~0_combout )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [8]),
	.datab(!\inst8|inst7~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|inst1|inst~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|inst1|inst .extended_lut = "off";
defparam \inst19|inst1|inst .lut_mask = 64'h1111111111111111;
defparam \inst19|inst1|inst .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst|inst1|inst4~0 (
// Equation(s):
// \inst16|inst|inst1|inst4~0_combout  = (\inst2|srom|rom_block|auto_generated|q_a [10] & !\inst19|inst1|inst~combout )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [10]),
	.datab(!\inst19|inst1|inst~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst|inst1|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst|inst1|inst4~0 .extended_lut = "off";
defparam \inst16|inst|inst1|inst4~0 .lut_mask = 64'h4444444444444444;
defparam \inst16|inst|inst1|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a13 .mem_init0 = "00100050";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a14 .mem_init0 = "001569E0";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst1|inst4~0 (
// Equation(s):
// \inst16|inst2|inst1|inst4~0_combout  = (\inst2|srom|rom_block|auto_generated|q_a [14] & !\inst19|inst1|inst~combout )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [14]),
	.datab(!\inst19|inst1|inst~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst1|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst1|inst4~0 .extended_lut = "off";
defparam \inst16|inst2|inst1|inst4~0 .lut_mask = 64'h4444444444444444;
defparam \inst16|inst2|inst1|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a9 .mem_init0 = "00042504";
// synopsys translate_on

cyclonev_lcell_comb \inst9|inst|inst~0 (
// Equation(s):
// \inst9|inst|inst~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [9] & ( (!\inst2|srom|rom_block|auto_generated|q_a [1] & (((!\inst2|srom|rom_block|auto_generated|q_a [2])))) # (\inst2|srom|rom_block|auto_generated|q_a [1] & 
// (!\inst2|srom|rom_block|auto_generated|q_a [3] $ (((!\inst2|srom|rom_block|auto_generated|q_a [0] & !\inst2|srom|rom_block|auto_generated|q_a [2]))))) ) )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [1]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [3]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [0]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [2]),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst|inst~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst|inst~0 .extended_lut = "off";
defparam \inst9|inst|inst~0 .lut_mask = 64'h0000BE440000BE44;
defparam \inst9|inst|inst~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst9|inst1|inst (
// Equation(s):
// \inst9|inst1|inst~combout  = ( \inst2|srom|rom_block|auto_generated|q_a [8] & ( (!\inst2|srom|rom_block|auto_generated|q_a [1] & (((!\inst2|srom|rom_block|auto_generated|q_a [2])))) # (\inst2|srom|rom_block|auto_generated|q_a [1] & 
// (!\inst2|srom|rom_block|auto_generated|q_a [3] $ (((!\inst2|srom|rom_block|auto_generated|q_a [0] & !\inst2|srom|rom_block|auto_generated|q_a [2]))))) ) )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [1]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [3]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [0]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [2]),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst9|inst1|inst~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst9|inst1|inst .extended_lut = "off";
defparam \inst9|inst1|inst .lut_mask = 64'h0000BE440000BE44;
defparam \inst9|inst1|inst .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst8|inst6~0 (
// Equation(s):
// \inst8|inst6~0_combout  = (!\inst2|srom|rom_block|auto_generated|q_a [1] & ((!\inst2|srom|rom_block|auto_generated|q_a [2] & (!\inst2|srom|rom_block|auto_generated|q_a [3])) # (\inst2|srom|rom_block|auto_generated|q_a [2] & 
// ((\inst2|srom|rom_block|auto_generated|q_a [0]))))) # (\inst2|srom|rom_block|auto_generated|q_a [1] & (!\inst2|srom|rom_block|auto_generated|q_a [3]))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [1]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [3]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [0]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst6~0 .extended_lut = "off";
defparam \inst8|inst6~0 .lut_mask = 64'hCC4ECC4ECC4ECC4E;
defparam \inst8|inst6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a17 .mem_init0 = "00010000";
// synopsys translate_on

cyclonev_lcell_comb \inst8|inst2~0 (
// Equation(s):
// \inst8|inst2~0_combout  = (!\inst2|srom|rom_block|auto_generated|q_a [3]) # ((!\inst2|srom|rom_block|auto_generated|q_a [2] & (!\inst2|srom|rom_block|auto_generated|q_a [0] $ (\inst2|srom|rom_block|auto_generated|q_a [1]))))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [2]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [0]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [3]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst2~0 .extended_lut = "off";
defparam \inst8|inst2~0 .lut_mask = 64'hF8F2F8F2F8F2F8F2;
defparam \inst8|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst16|inst23~0 (
// Equation(s):
// \inst4|inst16|inst23~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [7] & ( (!\inst8|inst2~0_combout ) # ((!\inst2|srom|rom_block|auto_generated|q_a [4]) # ((!\inst2|srom|rom_block|auto_generated|q_a [6]) # 
// (\inst2|srom|rom_block|auto_generated|q_a [5]))) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [7] )

	.dataa(!\inst8|inst2~0_combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [4]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [6]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [5]),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst16|inst23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst16|inst23~0 .extended_lut = "off";
defparam \inst4|inst16|inst23~0 .lut_mask = 64'hFFFFFEFFFFFFFEFF;
defparam \inst4|inst16|inst23~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst19|inst|inst (
// Equation(s):
// \inst19|inst|inst~combout  = (!\inst2|srom|rom_block|auto_generated|q_a [9]) # (!\inst8|inst7~0_combout )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [9]),
	.datab(!\inst8|inst7~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst19|inst|inst~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst19|inst|inst .extended_lut = "off";
defparam \inst19|inst|inst .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \inst19|inst|inst .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst7|inst1|inst (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst1|inst4~0_combout ),
	.asdata(\inst16|inst2|inst1|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst23~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst7|inst1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst7|inst1|inst .is_wysiwyg = "true";
defparam \inst4|inst7|inst1|inst .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst16|inst21~0 (
// Equation(s):
// \inst4|inst16|inst21~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [7] & ( (!\inst8|inst2~0_combout ) # ((!\inst2|srom|rom_block|auto_generated|q_a [4]) # ((!\inst2|srom|rom_block|auto_generated|q_a [5]) # 
// (\inst2|srom|rom_block|auto_generated|q_a [6]))) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [7] )

	.dataa(!\inst8|inst2~0_combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [4]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [6]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [5]),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst16|inst21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst16|inst21~0 .extended_lut = "off";
defparam \inst4|inst16|inst21~0 .lut_mask = 64'hFFFFFFEFFFFFFFEF;
defparam \inst4|inst16|inst21~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst14|inst1|inst (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst1|inst4~0_combout ),
	.asdata(\inst16|inst2|inst1|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst21~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst14|inst1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst14|inst1|inst .is_wysiwyg = "true";
defparam \inst4|inst14|inst1|inst .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst16|inst25~0 (
// Equation(s):
// \inst4|inst16|inst25~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [7] & ( (!\inst8|inst2~0_combout ) # ((!\inst2|srom|rom_block|auto_generated|q_a [4]) # ((!\inst2|srom|rom_block|auto_generated|q_a [6]) # 
// (!\inst2|srom|rom_block|auto_generated|q_a [5]))) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [7] )

	.dataa(!\inst8|inst2~0_combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [4]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [6]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [5]),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst16|inst25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst16|inst25~0 .extended_lut = "off";
defparam \inst4|inst16|inst25~0 .lut_mask = 64'hFFFFFFFEFFFFFFFE;
defparam \inst4|inst16|inst25~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst15|inst1|inst (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst1|inst4~0_combout ),
	.asdata(\inst16|inst2|inst1|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst25~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst15|inst1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst15|inst1|inst .is_wysiwyg = "true";
defparam \inst4|inst15|inst1|inst .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a16 .mem_init0 = "00112000";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a15 .mem_init0 = "00052482";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst|inst|inst2~0 (
// Equation(s):
// \inst5|inst|inst|inst2~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst15|inst1|inst~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [16] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst14|inst1|inst~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst7|inst1|inst~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst6|inst1|inst~q  ) ) )

	.dataa(!\inst4|inst6|inst1|inst~q ),
	.datab(!\inst4|inst7|inst1|inst~q ),
	.datac(!\inst4|inst14|inst1|inst~q ),
	.datad(!\inst4|inst15|inst1|inst~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [16]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst|inst|inst2~0 .extended_lut = "off";
defparam \inst5|inst|inst|inst2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst5|inst|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst16|inst11~0 (
// Equation(s):
// \inst4|inst16|inst11~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [7] ) # ( !\inst2|srom|rom_block|auto_generated|q_a [7] & ( (!\inst8|inst2~0_combout ) # ((!\inst2|srom|rom_block|auto_generated|q_a [4]) # 
// ((\inst2|srom|rom_block|auto_generated|q_a [5]) # (\inst2|srom|rom_block|auto_generated|q_a [6]))) ) )

	.dataa(!\inst8|inst2~0_combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [4]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [6]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [5]),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst16|inst11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst16|inst11~0 .extended_lut = "off";
defparam \inst4|inst16|inst11~0 .lut_mask = 64'hEFFFFFFFEFFFFFFF;
defparam \inst4|inst16|inst11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst4|inst1|inst (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst1|inst4~0_combout ),
	.asdata(\inst16|inst2|inst1|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst11~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst4|inst1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst4|inst1|inst .is_wysiwyg = "true";
defparam \inst4|inst4|inst1|inst .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst16|inst15~0 (
// Equation(s):
// \inst4|inst16|inst15~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [7] ) # ( !\inst2|srom|rom_block|auto_generated|q_a [7] & ( (!\inst8|inst2~0_combout ) # ((!\inst2|srom|rom_block|auto_generated|q_a [4]) # 
// ((!\inst2|srom|rom_block|auto_generated|q_a [6]) # (\inst2|srom|rom_block|auto_generated|q_a [5]))) ) )

	.dataa(!\inst8|inst2~0_combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [4]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [6]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [5]),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst16|inst15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst16|inst15~0 .extended_lut = "off";
defparam \inst4|inst16|inst15~0 .lut_mask = 64'hFEFFFFFFFEFFFFFF;
defparam \inst4|inst16|inst15~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst5|inst1|inst (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst1|inst4~0_combout ),
	.asdata(\inst16|inst2|inst1|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst15~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst5|inst1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst5|inst1|inst .is_wysiwyg = "true";
defparam \inst4|inst5|inst1|inst .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst16|inst13~0 (
// Equation(s):
// \inst4|inst16|inst13~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [7] ) # ( !\inst2|srom|rom_block|auto_generated|q_a [7] & ( (!\inst8|inst2~0_combout ) # ((!\inst2|srom|rom_block|auto_generated|q_a [4]) # 
// ((!\inst2|srom|rom_block|auto_generated|q_a [5]) # (\inst2|srom|rom_block|auto_generated|q_a [6]))) ) )

	.dataa(!\inst8|inst2~0_combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [4]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [6]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [5]),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst16|inst13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst16|inst13~0 .extended_lut = "off";
defparam \inst4|inst16|inst13~0 .lut_mask = 64'hFFEFFFFFFFEFFFFF;
defparam \inst4|inst16|inst13~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst12|inst1|inst (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst1|inst4~0_combout ),
	.asdata(\inst16|inst2|inst1|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst13~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst12|inst1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst12|inst1|inst .is_wysiwyg = "true";
defparam \inst4|inst12|inst1|inst .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst16|inst17~0 (
// Equation(s):
// \inst4|inst16|inst17~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [7] ) # ( !\inst2|srom|rom_block|auto_generated|q_a [7] & ( (!\inst8|inst2~0_combout ) # ((!\inst2|srom|rom_block|auto_generated|q_a [4]) # 
// ((!\inst2|srom|rom_block|auto_generated|q_a [6]) # (!\inst2|srom|rom_block|auto_generated|q_a [5]))) ) )

	.dataa(!\inst8|inst2~0_combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [4]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [6]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [5]),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst16|inst17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst16|inst17~0 .extended_lut = "off";
defparam \inst4|inst16|inst17~0 .lut_mask = 64'hFFFEFFFFFFFEFFFF;
defparam \inst4|inst16|inst17~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst13|inst1|inst (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst1|inst4~0_combout ),
	.asdata(\inst16|inst2|inst1|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst17~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst13|inst1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst13|inst1|inst .is_wysiwyg = "true";
defparam \inst4|inst13|inst1|inst .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst|inst|inst2~1 (
// Equation(s):
// \inst5|inst|inst|inst2~1_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst13|inst1|inst~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [16] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst12|inst1|inst~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst5|inst1|inst~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst4|inst1|inst~q  ) ) )

	.dataa(!\inst4|inst4|inst1|inst~q ),
	.datab(!\inst4|inst5|inst1|inst~q ),
	.datac(!\inst4|inst12|inst1|inst~q ),
	.datad(!\inst4|inst13|inst1|inst~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [16]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst|inst|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst|inst|inst2~1 .extended_lut = "off";
defparam \inst5|inst|inst|inst2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst5|inst|inst|inst2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst|inst|inst2~2 (
// Equation(s):
// \inst5|inst|inst|inst2~2_combout  = ( \inst5|inst|inst|inst2~0_combout  & ( \inst5|inst|inst|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & (\inst2|srom|rom_block|auto_generated|q_a [14])) # (\inst8|inst6~0_combout  & 
// ((\inst2|srom|rom_block|auto_generated|q_a [18]))) ) ) ) # ( !\inst5|inst|inst|inst2~0_combout  & ( \inst5|inst|inst|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & (!\inst2|srom|rom_block|auto_generated|q_a [17] & 
// (\inst2|srom|rom_block|auto_generated|q_a [14]))) # (\inst8|inst6~0_combout  & (((\inst2|srom|rom_block|auto_generated|q_a [18])))) ) ) ) # ( \inst5|inst|inst|inst2~0_combout  & ( !\inst5|inst|inst|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & 
// (\inst2|srom|rom_block|auto_generated|q_a [17] & (\inst2|srom|rom_block|auto_generated|q_a [14]))) # (\inst8|inst6~0_combout  & (((\inst2|srom|rom_block|auto_generated|q_a [18])))) ) ) ) # ( !\inst5|inst|inst|inst2~0_combout  & ( 
// !\inst5|inst|inst|inst2~1_combout  & ( (\inst8|inst6~0_combout  & \inst2|srom|rom_block|auto_generated|q_a [18]) ) ) )

	.dataa(!\inst8|inst6~0_combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [17]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [14]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [18]),
	.datae(!\inst5|inst|inst|inst2~0_combout ),
	.dataf(!\inst5|inst|inst|inst2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst|inst|inst2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst|inst|inst2~2 .extended_lut = "off";
defparam \inst5|inst|inst|inst2~2 .lut_mask = 64'h00550257085D0A5F;
defparam \inst5|inst|inst|inst2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst|inst4|inst|inst2 (
// Equation(s):
// \inst1|inst|inst4|inst|inst2~combout  = !\inst9|inst1|inst~combout  $ (!\inst4|inst17|inst11|inst|inst|inst2~2_combout  $ (\inst5|inst|inst|inst2~2_combout ))

	.dataa(!\inst9|inst1|inst~combout ),
	.datab(!\inst4|inst17|inst11|inst|inst|inst2~2_combout ),
	.datac(!\inst5|inst|inst|inst2~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst|inst4|inst|inst2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst|inst4|inst|inst2 .extended_lut = "off";
defparam \inst1|inst|inst4|inst|inst2 .lut_mask = 64'h6969696969696969;
defparam \inst1|inst|inst4|inst|inst2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a12 .mem_init0 = "00154FD4";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst|inst2|inst4~0 (
// Equation(s):
// \inst16|inst|inst2|inst4~0_combout  = (\inst2|srom|rom_block|auto_generated|q_a [12] & !\inst19|inst1|inst~combout )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [12]),
	.datab(!\inst19|inst1|inst~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst|inst2|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst|inst2|inst4~0 .extended_lut = "off";
defparam \inst16|inst|inst2|inst4~0 .lut_mask = 64'h4444444444444444;
defparam \inst16|inst|inst2|inst4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst7|inst|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst2|inst4~0_combout ),
	.asdata(\inst16|inst|inst2|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst23~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst7|inst|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst7|inst|inst2 .is_wysiwyg = "true";
defparam \inst4|inst7|inst|inst2 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst14|inst|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst2|inst4~0_combout ),
	.asdata(\inst16|inst|inst2|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst21~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst14|inst|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst14|inst|inst2 .is_wysiwyg = "true";
defparam \inst4|inst14|inst|inst2 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst15|inst|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst2|inst4~0_combout ),
	.asdata(\inst16|inst|inst2|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst25~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst15|inst|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst15|inst|inst2 .is_wysiwyg = "true";
defparam \inst4|inst15|inst|inst2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst1|inst2|inst2~0 (
// Equation(s):
// \inst5|inst1|inst2|inst2~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst15|inst|inst2~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [16] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst14|inst|inst2~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst7|inst|inst2~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst6|inst|inst2~q  ) ) )

	.dataa(!\inst4|inst6|inst|inst2~q ),
	.datab(!\inst4|inst7|inst|inst2~q ),
	.datac(!\inst4|inst14|inst|inst2~q ),
	.datad(!\inst4|inst15|inst|inst2~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [16]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst1|inst2|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst1|inst2|inst2~0 .extended_lut = "off";
defparam \inst5|inst1|inst2|inst2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst5|inst1|inst2|inst2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst4|inst|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst2|inst4~0_combout ),
	.asdata(\inst16|inst|inst2|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst11~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst4|inst|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst4|inst|inst2 .is_wysiwyg = "true";
defparam \inst4|inst4|inst|inst2 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst5|inst|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst2|inst4~0_combout ),
	.asdata(\inst16|inst|inst2|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst15~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst5|inst|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst5|inst|inst2 .is_wysiwyg = "true";
defparam \inst4|inst5|inst|inst2 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst12|inst|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst2|inst4~0_combout ),
	.asdata(\inst16|inst|inst2|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst13~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst12|inst|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst12|inst|inst2 .is_wysiwyg = "true";
defparam \inst4|inst12|inst|inst2 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst13|inst|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst2|inst4~0_combout ),
	.asdata(\inst16|inst|inst2|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst17~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst13|inst|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst13|inst|inst2 .is_wysiwyg = "true";
defparam \inst4|inst13|inst|inst2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst1|inst2|inst2~1 (
// Equation(s):
// \inst5|inst1|inst2|inst2~1_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst13|inst|inst2~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [16] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst12|inst|inst2~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst5|inst|inst2~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst4|inst|inst2~q  ) ) )

	.dataa(!\inst4|inst4|inst|inst2~q ),
	.datab(!\inst4|inst5|inst|inst2~q ),
	.datac(!\inst4|inst12|inst|inst2~q ),
	.datad(!\inst4|inst13|inst|inst2~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [16]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst1|inst2|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst1|inst2|inst2~1 .extended_lut = "off";
defparam \inst5|inst1|inst2|inst2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst5|inst1|inst2|inst2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst1|inst2|inst2~2 (
// Equation(s):
// \inst5|inst1|inst2|inst2~2_combout  = ( \inst5|inst1|inst2|inst2~0_combout  & ( \inst5|inst1|inst2|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & (\inst2|srom|rom_block|auto_generated|q_a [14])) # (\inst8|inst6~0_combout  & 
// ((\inst2|srom|rom_block|auto_generated|q_a [6]))) ) ) ) # ( !\inst5|inst1|inst2|inst2~0_combout  & ( \inst5|inst1|inst2|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & (!\inst2|srom|rom_block|auto_generated|q_a [17] & 
// (\inst2|srom|rom_block|auto_generated|q_a [14]))) # (\inst8|inst6~0_combout  & (((\inst2|srom|rom_block|auto_generated|q_a [6])))) ) ) ) # ( \inst5|inst1|inst2|inst2~0_combout  & ( !\inst5|inst1|inst2|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & 
// (\inst2|srom|rom_block|auto_generated|q_a [17] & (\inst2|srom|rom_block|auto_generated|q_a [14]))) # (\inst8|inst6~0_combout  & (((\inst2|srom|rom_block|auto_generated|q_a [6])))) ) ) ) # ( !\inst5|inst1|inst2|inst2~0_combout  & ( 
// !\inst5|inst1|inst2|inst2~1_combout  & ( (\inst8|inst6~0_combout  & \inst2|srom|rom_block|auto_generated|q_a [6]) ) ) )

	.dataa(!\inst8|inst6~0_combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [17]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [14]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [6]),
	.datae(!\inst5|inst1|inst2|inst2~0_combout ),
	.dataf(!\inst5|inst1|inst2|inst2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst1|inst2|inst2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst1|inst2|inst2~2 .extended_lut = "off";
defparam \inst5|inst1|inst2|inst2~2 .lut_mask = 64'h00550257085D0A5F;
defparam \inst5|inst1|inst2|inst2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst|inst2|inst|inst2 (
// Equation(s):
// \inst1|inst|inst2|inst|inst2~combout  = !\inst9|inst1|inst~combout  $ (!\inst4|inst17|inst11|inst1|inst2|inst2~2_combout  $ (\inst5|inst1|inst2|inst2~2_combout ))

	.dataa(!\inst9|inst1|inst~combout ),
	.datab(!\inst4|inst17|inst11|inst1|inst2|inst2~2_combout ),
	.datac(!\inst5|inst1|inst2|inst2~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst|inst2|inst|inst2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst|inst2|inst|inst2 .extended_lut = "off";
defparam \inst1|inst|inst2|inst|inst2 .lut_mask = 64'h6969696969696969;
defparam \inst1|inst|inst2|inst|inst2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst7|inst|inst (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst1|inst4~0_combout ),
	.asdata(\inst16|inst|inst1|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst23~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst7|inst|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst7|inst|inst .is_wysiwyg = "true";
defparam \inst4|inst7|inst|inst .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst14|inst|inst (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst1|inst4~0_combout ),
	.asdata(\inst16|inst|inst1|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst21~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst14|inst|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst14|inst|inst .is_wysiwyg = "true";
defparam \inst4|inst14|inst|inst .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst15|inst|inst (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst1|inst4~0_combout ),
	.asdata(\inst16|inst|inst1|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst25~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst15|inst|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst15|inst|inst .is_wysiwyg = "true";
defparam \inst4|inst15|inst|inst .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst1|inst|inst2~0 (
// Equation(s):
// \inst5|inst1|inst|inst2~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst15|inst|inst~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [16] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst14|inst|inst~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst7|inst|inst~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst6|inst|inst~q  ) ) )

	.dataa(!\inst4|inst6|inst|inst~q ),
	.datab(!\inst4|inst7|inst|inst~q ),
	.datac(!\inst4|inst14|inst|inst~q ),
	.datad(!\inst4|inst15|inst|inst~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [16]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst1|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst1|inst|inst2~0 .extended_lut = "off";
defparam \inst5|inst1|inst|inst2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst5|inst1|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst4|inst|inst (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst1|inst4~0_combout ),
	.asdata(\inst16|inst|inst1|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst11~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst4|inst|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst4|inst|inst .is_wysiwyg = "true";
defparam \inst4|inst4|inst|inst .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst5|inst|inst (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst1|inst4~0_combout ),
	.asdata(\inst16|inst|inst1|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst15~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst5|inst|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst5|inst|inst .is_wysiwyg = "true";
defparam \inst4|inst5|inst|inst .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst12|inst|inst (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst1|inst4~0_combout ),
	.asdata(\inst16|inst|inst1|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst13~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst12|inst|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst12|inst|inst .is_wysiwyg = "true";
defparam \inst4|inst12|inst|inst .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst13|inst|inst (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst1|inst4~0_combout ),
	.asdata(\inst16|inst|inst1|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst17~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst13|inst|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst13|inst|inst .is_wysiwyg = "true";
defparam \inst4|inst13|inst|inst .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst1|inst|inst2~1 (
// Equation(s):
// \inst5|inst1|inst|inst2~1_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst13|inst|inst~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [16] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst12|inst|inst~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst5|inst|inst~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst4|inst|inst~q  ) ) )

	.dataa(!\inst4|inst4|inst|inst~q ),
	.datab(!\inst4|inst5|inst|inst~q ),
	.datac(!\inst4|inst12|inst|inst~q ),
	.datad(!\inst4|inst13|inst|inst~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [16]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst1|inst|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst1|inst|inst2~1 .extended_lut = "off";
defparam \inst5|inst1|inst|inst2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst5|inst1|inst|inst2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst1|inst|inst2~2 (
// Equation(s):
// \inst5|inst1|inst|inst2~2_combout  = ( \inst5|inst1|inst|inst2~1_combout  & ( \inst2|srom|rom_block|auto_generated|q_a [14] & ( (!\inst8|inst6~0_combout  & (((!\inst2|srom|rom_block|auto_generated|q_a [17]) # (\inst5|inst1|inst|inst2~0_combout )))) # 
// (\inst8|inst6~0_combout  & (\inst2|srom|rom_block|auto_generated|q_a [4])) ) ) ) # ( !\inst5|inst1|inst|inst2~1_combout  & ( \inst2|srom|rom_block|auto_generated|q_a [14] & ( (!\inst8|inst6~0_combout  & (((\inst2|srom|rom_block|auto_generated|q_a [17] & 
// \inst5|inst1|inst|inst2~0_combout )))) # (\inst8|inst6~0_combout  & (\inst2|srom|rom_block|auto_generated|q_a [4])) ) ) ) # ( \inst5|inst1|inst|inst2~1_combout  & ( !\inst2|srom|rom_block|auto_generated|q_a [14] & ( 
// (\inst2|srom|rom_block|auto_generated|q_a [4] & \inst8|inst6~0_combout ) ) ) ) # ( !\inst5|inst1|inst|inst2~1_combout  & ( !\inst2|srom|rom_block|auto_generated|q_a [14] & ( (\inst2|srom|rom_block|auto_generated|q_a [4] & \inst8|inst6~0_combout ) ) ) )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [4]),
	.datab(!\inst8|inst6~0_combout ),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [17]),
	.datad(!\inst5|inst1|inst|inst2~0_combout ),
	.datae(!\inst5|inst1|inst|inst2~1_combout ),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst1|inst|inst2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst1|inst|inst2~2 .extended_lut = "off";
defparam \inst5|inst1|inst|inst2~2 .lut_mask = 64'h11111111111DD1DD;
defparam \inst5|inst1|inst|inst2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a11 .mem_init0 = "00116F50";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst|inst|inst4~1 (
// Equation(s):
// \inst16|inst|inst|inst4~1_combout  = (\inst2|srom|rom_block|auto_generated|q_a [11] & ((!\inst2|srom|rom_block|auto_generated|q_a [8]) # (!\inst8|inst7~0_combout )))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [8]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datac(!\inst8|inst7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst|inst|inst4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst|inst|inst4~1 .extended_lut = "off";
defparam \inst16|inst|inst|inst4~1 .lut_mask = 64'h3232323232323232;
defparam \inst16|inst|inst|inst4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst1|inst2|inst2~1 (
// Equation(s):
// \inst4|inst17|inst11|inst1|inst2|inst2~1_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst13|inst|inst2~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [12] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst12|inst|inst2~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst5|inst|inst2~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst4|inst|inst2~q  ) ) )

	.dataa(!\inst4|inst4|inst|inst2~q ),
	.datab(!\inst4|inst5|inst|inst2~q ),
	.datac(!\inst4|inst12|inst|inst2~q ),
	.datad(!\inst4|inst13|inst|inst2~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [12]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst1|inst2|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst1|inst2|inst2~1 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst1|inst2|inst2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst17|inst11|inst1|inst2|inst2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst5|inst|inst|inst4~0 (
// Equation(s):
// \inst1|inst5|inst|inst|inst4~0_combout  = ( \inst4|inst17|inst11|inst1|inst2|inst2~1_combout  & ( \inst9|inst|inst~0_combout  & ( (!\inst9|inst1|inst~combout  & (\inst2|srom|rom_block|auto_generated|q_a [10] & ((!\inst2|srom|rom_block|auto_generated|q_a 
// [13]) # (\inst4|inst17|inst11|inst1|inst2|inst2~0_combout )))) ) ) ) # ( !\inst4|inst17|inst11|inst1|inst2|inst2~1_combout  & ( \inst9|inst|inst~0_combout  & ( (!\inst9|inst1|inst~combout  & (\inst2|srom|rom_block|auto_generated|q_a [10] & 
// (\inst2|srom|rom_block|auto_generated|q_a [13] & \inst4|inst17|inst11|inst1|inst2|inst2~0_combout ))) ) ) )

	.dataa(!\inst9|inst1|inst~combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [10]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [13]),
	.datad(!\inst4|inst17|inst11|inst1|inst2|inst2~0_combout ),
	.datae(!\inst4|inst17|inst11|inst1|inst2|inst2~1_combout ),
	.dataf(!\inst9|inst|inst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|inst|inst|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|inst|inst|inst4~0 .extended_lut = "off";
defparam \inst1|inst5|inst|inst|inst4~0 .lut_mask = 64'h0000000000022022;
defparam \inst1|inst5|inst|inst|inst4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst7|inst|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst|inst4~1_combout ),
	.asdata(\inst16|inst|inst|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst23~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst7|inst|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst7|inst|inst1 .is_wysiwyg = "true";
defparam \inst4|inst7|inst|inst1 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst14|inst|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst|inst4~1_combout ),
	.asdata(\inst16|inst|inst|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst21~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst14|inst|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst14|inst|inst1 .is_wysiwyg = "true";
defparam \inst4|inst14|inst|inst1 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst15|inst|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst|inst4~1_combout ),
	.asdata(\inst16|inst|inst|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst25~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst15|inst|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst15|inst|inst1 .is_wysiwyg = "true";
defparam \inst4|inst15|inst|inst1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst1|inst1|inst2~0 (
// Equation(s):
// \inst5|inst1|inst1|inst2~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst15|inst|inst1~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [16] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst14|inst|inst1~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst7|inst|inst1~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst6|inst|inst1~q  ) ) )

	.dataa(!\inst4|inst6|inst|inst1~q ),
	.datab(!\inst4|inst7|inst|inst1~q ),
	.datac(!\inst4|inst14|inst|inst1~q ),
	.datad(!\inst4|inst15|inst|inst1~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [16]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst1|inst1|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst1|inst1|inst2~0 .extended_lut = "off";
defparam \inst5|inst1|inst1|inst2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst5|inst1|inst1|inst2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst4|inst|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst|inst4~1_combout ),
	.asdata(\inst16|inst|inst|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst11~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst4|inst|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst4|inst|inst1 .is_wysiwyg = "true";
defparam \inst4|inst4|inst|inst1 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst5|inst|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst|inst4~1_combout ),
	.asdata(\inst16|inst|inst|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst15~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst5|inst|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst5|inst|inst1 .is_wysiwyg = "true";
defparam \inst4|inst5|inst|inst1 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst12|inst|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst|inst4~1_combout ),
	.asdata(\inst16|inst|inst|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst13~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst12|inst|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst12|inst|inst1 .is_wysiwyg = "true";
defparam \inst4|inst12|inst|inst1 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst13|inst|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst|inst4~1_combout ),
	.asdata(\inst16|inst|inst|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst17~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst13|inst|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst13|inst|inst1 .is_wysiwyg = "true";
defparam \inst4|inst13|inst|inst1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst1|inst1|inst2~1 (
// Equation(s):
// \inst5|inst1|inst1|inst2~1_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst13|inst|inst1~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [16] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst12|inst|inst1~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst5|inst|inst1~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst4|inst|inst1~q  ) ) )

	.dataa(!\inst4|inst4|inst|inst1~q ),
	.datab(!\inst4|inst5|inst|inst1~q ),
	.datac(!\inst4|inst12|inst|inst1~q ),
	.datad(!\inst4|inst13|inst|inst1~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [16]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst1|inst1|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst1|inst1|inst2~1 .extended_lut = "off";
defparam \inst5|inst1|inst1|inst2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst5|inst1|inst1|inst2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst1|inst1|inst2~2 (
// Equation(s):
// \inst5|inst1|inst1|inst2~2_combout  = ( \inst5|inst1|inst1|inst2~0_combout  & ( \inst5|inst1|inst1|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & (\inst2|srom|rom_block|auto_generated|q_a [14])) # (\inst8|inst6~0_combout  & 
// ((\inst2|srom|rom_block|auto_generated|q_a [5]))) ) ) ) # ( !\inst5|inst1|inst1|inst2~0_combout  & ( \inst5|inst1|inst1|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & (!\inst2|srom|rom_block|auto_generated|q_a [17] & 
// (\inst2|srom|rom_block|auto_generated|q_a [14]))) # (\inst8|inst6~0_combout  & (((\inst2|srom|rom_block|auto_generated|q_a [5])))) ) ) ) # ( \inst5|inst1|inst1|inst2~0_combout  & ( !\inst5|inst1|inst1|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & 
// (\inst2|srom|rom_block|auto_generated|q_a [17] & (\inst2|srom|rom_block|auto_generated|q_a [14]))) # (\inst8|inst6~0_combout  & (((\inst2|srom|rom_block|auto_generated|q_a [5])))) ) ) ) # ( !\inst5|inst1|inst1|inst2~0_combout  & ( 
// !\inst5|inst1|inst1|inst2~1_combout  & ( (\inst8|inst6~0_combout  & \inst2|srom|rom_block|auto_generated|q_a [5]) ) ) )

	.dataa(!\inst8|inst6~0_combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [17]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [14]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [5]),
	.datae(!\inst5|inst1|inst1|inst2~0_combout ),
	.dataf(!\inst5|inst1|inst1|inst2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst1|inst1|inst2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst1|inst1|inst2~2 .extended_lut = "off";
defparam \inst5|inst1|inst1|inst2~2 .lut_mask = 64'h00550257085D0A5F;
defparam \inst5|inst1|inst1|inst2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst5|inst|inst|inst4~1 (
// Equation(s):
// \inst1|inst5|inst|inst|inst4~1_combout  = ( \inst5|inst1|inst1|inst2~2_combout  & ( !\inst9|inst|inst~0_combout  & ( !\inst4|inst17|inst11|inst1|inst1|inst2~2_combout  $ (((\inst5|inst1|inst|inst2~2_combout  & (!\inst9|inst1|inst~combout  $ 
// (!\inst4|inst17|inst11|inst1|inst|inst2~2_combout ))))) ) ) ) # ( !\inst5|inst1|inst1|inst2~2_combout  & ( !\inst9|inst|inst~0_combout  & ( !\inst4|inst17|inst11|inst1|inst1|inst2~2_combout  $ (((!\inst5|inst1|inst|inst2~2_combout ) # 
// (!\inst9|inst1|inst~combout  $ (\inst4|inst17|inst11|inst1|inst|inst2~2_combout )))) ) ) )

	.dataa(!\inst9|inst1|inst~combout ),
	.datab(!\inst4|inst17|inst11|inst1|inst|inst2~2_combout ),
	.datac(!\inst5|inst1|inst|inst2~2_combout ),
	.datad(!\inst4|inst17|inst11|inst1|inst1|inst2~2_combout ),
	.datae(!\inst5|inst1|inst1|inst2~2_combout ),
	.dataf(!\inst9|inst|inst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|inst|inst|inst4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|inst|inst|inst4~1 .extended_lut = "off";
defparam \inst1|inst5|inst|inst|inst4~1 .lut_mask = 64'h06F9F90600000000;
defparam \inst1|inst5|inst|inst|inst4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst5|inst|inst1|inst4~0 (
// Equation(s):
// \inst1|inst5|inst|inst1|inst4~0_combout  = (\inst2|srom|rom_block|auto_generated|q_a [8] & \inst9|inst|inst~0_combout )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [8]),
	.datab(!\inst9|inst|inst~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|inst|inst1|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|inst|inst1|inst4~0 .extended_lut = "off";
defparam \inst1|inst5|inst|inst1|inst4~0 .lut_mask = 64'h1111111111111111;
defparam \inst1|inst5|inst|inst1|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst8|inst10~0 (
// Equation(s):
// \inst8|inst10~0_combout  = (!\inst2|srom|rom_block|auto_generated|q_a [1] & (((!\inst2|srom|rom_block|auto_generated|q_a [2])))) # (\inst2|srom|rom_block|auto_generated|q_a [1] & (!\inst2|srom|rom_block|auto_generated|q_a [3] $ 
// (((!\inst2|srom|rom_block|auto_generated|q_a [0] & !\inst2|srom|rom_block|auto_generated|q_a [2])))))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [1]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [3]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [0]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst10~0 .extended_lut = "off";
defparam \inst8|inst10~0 .lut_mask = 64'hBE44BE44BE44BE44;
defparam \inst8|inst10~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst5|inst|inst1|inst4~1 (
// Equation(s):
// \inst1|inst5|inst|inst1|inst4~1_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [9] & ( \inst4|inst17|inst11|inst1|inst1|inst2~2_combout  & ( (!\inst8|inst10~0_combout  & ((!\inst4|inst17|inst11|inst1|inst|inst2~2_combout  $ 
// (!\inst5|inst1|inst|inst2~2_combout )))) # (\inst8|inst10~0_combout  & (!\inst2|srom|rom_block|auto_generated|q_a [8])) ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [9] & ( \inst4|inst17|inst11|inst1|inst1|inst2~2_combout  & ( 
// !\inst4|inst17|inst11|inst1|inst|inst2~2_combout  $ (!\inst5|inst1|inst|inst2~2_combout ) ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [9] & ( !\inst4|inst17|inst11|inst1|inst1|inst2~2_combout  & ( (!\inst8|inst10~0_combout  & 
// (!\inst4|inst17|inst11|inst1|inst|inst2~2_combout  $ (!\inst5|inst1|inst|inst2~2_combout ))) ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [9] & ( !\inst4|inst17|inst11|inst1|inst1|inst2~2_combout  & ( 
// !\inst4|inst17|inst11|inst1|inst|inst2~2_combout  $ (!\inst5|inst1|inst|inst2~2_combout ) ) ) )

	.dataa(!\inst8|inst10~0_combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [8]),
	.datac(!\inst4|inst17|inst11|inst1|inst|inst2~2_combout ),
	.datad(!\inst5|inst1|inst|inst2~2_combout ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [9]),
	.dataf(!\inst4|inst17|inst11|inst1|inst1|inst2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|inst|inst1|inst4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|inst|inst1|inst4~1 .extended_lut = "off";
defparam \inst1|inst5|inst|inst1|inst4~1 .lut_mask = 64'h0FF00AA00FF04EE4;
defparam \inst1|inst5|inst|inst1|inst4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst5|inst|inst1|inst4~2 (
// Equation(s):
// \inst1|inst5|inst|inst1|inst4~2_combout  = ((\inst1|inst5|inst|inst1|inst4~0_combout  & ((!\inst1|inst2|inst4~2_combout ) # (\inst1|inst2|inst4~0_combout )))) # (\inst1|inst5|inst|inst1|inst4~1_combout )

	.dataa(!\inst1|inst2|inst4~0_combout ),
	.datab(!\inst1|inst2|inst4~2_combout ),
	.datac(!\inst1|inst5|inst|inst1|inst4~0_combout ),
	.datad(!\inst1|inst5|inst|inst1|inst4~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|inst|inst1|inst4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|inst|inst1|inst4~2 .extended_lut = "off";
defparam \inst1|inst5|inst|inst1|inst4~2 .lut_mask = 64'h0DFF0DFF0DFF0DFF;
defparam \inst1|inst5|inst|inst1|inst4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst5|inst|inst|inst4~2 (
// Equation(s):
// \inst1|inst5|inst|inst|inst4~2_combout  = (\inst1|inst5|inst|inst|inst4~1_combout ) # (\inst1|inst5|inst|inst|inst4~0_combout )

	.dataa(!\inst1|inst5|inst|inst|inst4~0_combout ),
	.datab(!\inst1|inst5|inst|inst|inst4~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|inst|inst|inst4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|inst|inst|inst4~2 .extended_lut = "off";
defparam \inst1|inst5|inst|inst|inst4~2 .lut_mask = 64'h7777777777777777;
defparam \inst1|inst5|inst|inst|inst4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst|inst3|inst4~1 (
// Equation(s):
// \inst16|inst|inst3|inst4~1_combout  = (\inst2|srom|rom_block|auto_generated|q_a [13] & ((!\inst2|srom|rom_block|auto_generated|q_a [8]) # (!\inst8|inst7~0_combout )))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [8]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [13]),
	.datac(!\inst8|inst7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst|inst3|inst4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst|inst3|inst4~1 .extended_lut = "off";
defparam \inst16|inst|inst3|inst4~1 .lut_mask = 64'h3232323232323232;
defparam \inst16|inst|inst3|inst4~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst7|inst|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst3|inst4~1_combout ),
	.asdata(\inst16|inst|inst3|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst23~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst7|inst|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst7|inst|inst3 .is_wysiwyg = "true";
defparam \inst4|inst7|inst|inst3 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst14|inst|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst3|inst4~1_combout ),
	.asdata(\inst16|inst|inst3|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst21~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst14|inst|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst14|inst|inst3 .is_wysiwyg = "true";
defparam \inst4|inst14|inst|inst3 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst15|inst|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst3|inst4~1_combout ),
	.asdata(\inst16|inst|inst3|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst25~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst15|inst|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst15|inst|inst3 .is_wysiwyg = "true";
defparam \inst4|inst15|inst|inst3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst1|inst3|inst2~0 (
// Equation(s):
// \inst5|inst1|inst3|inst2~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst15|inst|inst3~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [16] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst14|inst|inst3~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst7|inst|inst3~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst6|inst|inst3~q  ) ) )

	.dataa(!\inst4|inst6|inst|inst3~q ),
	.datab(!\inst4|inst7|inst|inst3~q ),
	.datac(!\inst4|inst14|inst|inst3~q ),
	.datad(!\inst4|inst15|inst|inst3~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [16]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst1|inst3|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst1|inst3|inst2~0 .extended_lut = "off";
defparam \inst5|inst1|inst3|inst2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst5|inst1|inst3|inst2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst4|inst|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst3|inst4~1_combout ),
	.asdata(\inst16|inst|inst3|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst11~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst4|inst|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst4|inst|inst3 .is_wysiwyg = "true";
defparam \inst4|inst4|inst|inst3 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst5|inst|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst3|inst4~1_combout ),
	.asdata(\inst16|inst|inst3|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst15~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst5|inst|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst5|inst|inst3 .is_wysiwyg = "true";
defparam \inst4|inst5|inst|inst3 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst12|inst|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst3|inst4~1_combout ),
	.asdata(\inst16|inst|inst3|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst13~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst12|inst|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst12|inst|inst3 .is_wysiwyg = "true";
defparam \inst4|inst12|inst|inst3 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst13|inst|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst3|inst4~1_combout ),
	.asdata(\inst16|inst|inst3|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst17~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst13|inst|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst13|inst|inst3 .is_wysiwyg = "true";
defparam \inst4|inst13|inst|inst3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst1|inst3|inst2~1 (
// Equation(s):
// \inst5|inst1|inst3|inst2~1_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst13|inst|inst3~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [16] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst12|inst|inst3~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst5|inst|inst3~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst4|inst|inst3~q  ) ) )

	.dataa(!\inst4|inst4|inst|inst3~q ),
	.datab(!\inst4|inst5|inst|inst3~q ),
	.datac(!\inst4|inst12|inst|inst3~q ),
	.datad(!\inst4|inst13|inst|inst3~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [16]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst1|inst3|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst1|inst3|inst2~1 .extended_lut = "off";
defparam \inst5|inst1|inst3|inst2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst5|inst1|inst3|inst2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst1|inst3|inst2~2 (
// Equation(s):
// \inst5|inst1|inst3|inst2~2_combout  = ( \inst5|inst1|inst3|inst2~0_combout  & ( \inst5|inst1|inst3|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & (\inst2|srom|rom_block|auto_generated|q_a [14])) # (\inst8|inst6~0_combout  & 
// ((\inst2|srom|rom_block|auto_generated|q_a [7]))) ) ) ) # ( !\inst5|inst1|inst3|inst2~0_combout  & ( \inst5|inst1|inst3|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & (!\inst2|srom|rom_block|auto_generated|q_a [17] & 
// (\inst2|srom|rom_block|auto_generated|q_a [14]))) # (\inst8|inst6~0_combout  & (((\inst2|srom|rom_block|auto_generated|q_a [7])))) ) ) ) # ( \inst5|inst1|inst3|inst2~0_combout  & ( !\inst5|inst1|inst3|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & 
// (\inst2|srom|rom_block|auto_generated|q_a [17] & (\inst2|srom|rom_block|auto_generated|q_a [14]))) # (\inst8|inst6~0_combout  & (((\inst2|srom|rom_block|auto_generated|q_a [7])))) ) ) ) # ( !\inst5|inst1|inst3|inst2~0_combout  & ( 
// !\inst5|inst1|inst3|inst2~1_combout  & ( (\inst8|inst6~0_combout  & \inst2|srom|rom_block|auto_generated|q_a [7]) ) ) )

	.dataa(!\inst8|inst6~0_combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [17]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [14]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [7]),
	.datae(!\inst5|inst1|inst3|inst2~0_combout ),
	.dataf(!\inst5|inst1|inst3|inst2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst1|inst3|inst2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst1|inst3|inst2~2 .extended_lut = "off";
defparam \inst5|inst1|inst3|inst2~2 .lut_mask = 64'h00550257085D0A5F;
defparam \inst5|inst1|inst3|inst2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst1|inst3|inst2~1 (
// Equation(s):
// \inst4|inst17|inst11|inst1|inst3|inst2~1_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst13|inst|inst3~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [12] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst12|inst|inst3~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst5|inst|inst3~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst4|inst|inst3~q  ) ) )

	.dataa(!\inst4|inst4|inst|inst3~q ),
	.datab(!\inst4|inst5|inst|inst3~q ),
	.datac(!\inst4|inst12|inst|inst3~q ),
	.datad(!\inst4|inst13|inst|inst3~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [12]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst1|inst3|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst1|inst3|inst2~1 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst1|inst3|inst2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst17|inst11|inst1|inst3|inst2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst1|inst3|inst2~2 (
// Equation(s):
// \inst4|inst17|inst11|inst1|inst3|inst2~2_combout  = (\inst2|srom|rom_block|auto_generated|q_a [10] & ((!\inst2|srom|rom_block|auto_generated|q_a [13] & ((\inst4|inst17|inst11|inst1|inst3|inst2~1_combout ))) # (\inst2|srom|rom_block|auto_generated|q_a [13] 
// & (\inst4|inst17|inst11|inst1|inst3|inst2~0_combout ))))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [10]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [13]),
	.datac(!\inst4|inst17|inst11|inst1|inst3|inst2~0_combout ),
	.datad(!\inst4|inst17|inst11|inst1|inst3|inst2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst1|inst3|inst2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst1|inst3|inst2~2 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst1|inst3|inst2~2 .lut_mask = 64'h0145014501450145;
defparam \inst4|inst17|inst11|inst1|inst3|inst2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst|inst3|inst|inst2 (
// Equation(s):
// \inst1|inst|inst3|inst|inst2~combout  = !\inst9|inst1|inst~combout  $ (!\inst5|inst1|inst3|inst2~2_combout  $ (\inst4|inst17|inst11|inst1|inst3|inst2~2_combout ))

	.dataa(!\inst9|inst1|inst~combout ),
	.datab(!\inst5|inst1|inst3|inst2~2_combout ),
	.datac(!\inst4|inst17|inst11|inst1|inst3|inst2~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst|inst3|inst|inst2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst|inst3|inst|inst2 .extended_lut = "off";
defparam \inst1|inst|inst3|inst|inst2 .lut_mask = 64'h6969696969696969;
defparam \inst1|inst|inst3|inst|inst2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst8|inst5 (
// Equation(s):
// \inst1|inst8|inst5~combout  = !\inst9|inst1|inst~combout  $ (!\inst5|inst1|inst2|inst2~2_combout )

	.dataa(!\inst9|inst1|inst~combout ),
	.datab(!\inst5|inst1|inst2|inst2~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst8|inst5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst8|inst5 .extended_lut = "off";
defparam \inst1|inst8|inst5 .lut_mask = 64'h6666666666666666;
defparam \inst1|inst8|inst5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst|inst|inst2~1 (
// Equation(s):
// \inst4|inst17|inst11|inst|inst|inst2~1_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst13|inst1|inst~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [12] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst12|inst1|inst~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst5|inst1|inst~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst4|inst1|inst~q  ) ) )

	.dataa(!\inst4|inst4|inst1|inst~q ),
	.datab(!\inst4|inst5|inst1|inst~q ),
	.datac(!\inst4|inst12|inst1|inst~q ),
	.datad(!\inst4|inst13|inst1|inst~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [12]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst|inst|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst|inst|inst2~1 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst|inst|inst2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst17|inst11|inst|inst|inst2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst5|inst|inst3|inst4~0 (
// Equation(s):
// \inst1|inst5|inst|inst3|inst4~0_combout  = ( \inst4|inst17|inst11|inst|inst|inst2~1_combout  & ( \inst9|inst|inst~0_combout  & ( (!\inst9|inst1|inst~combout  & (\inst2|srom|rom_block|auto_generated|q_a [10] & ((!\inst2|srom|rom_block|auto_generated|q_a 
// [13]) # (\inst4|inst17|inst11|inst|inst|inst2~0_combout )))) ) ) ) # ( !\inst4|inst17|inst11|inst|inst|inst2~1_combout  & ( \inst9|inst|inst~0_combout  & ( (!\inst9|inst1|inst~combout  & (\inst2|srom|rom_block|auto_generated|q_a [10] & 
// (\inst2|srom|rom_block|auto_generated|q_a [13] & \inst4|inst17|inst11|inst|inst|inst2~0_combout ))) ) ) )

	.dataa(!\inst9|inst1|inst~combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [10]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [13]),
	.datad(!\inst4|inst17|inst11|inst|inst|inst2~0_combout ),
	.datae(!\inst4|inst17|inst11|inst|inst|inst2~1_combout ),
	.dataf(!\inst9|inst|inst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|inst|inst3|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|inst|inst3|inst4~0 .extended_lut = "off";
defparam \inst1|inst5|inst|inst3|inst4~0 .lut_mask = 64'h0000000000022022;
defparam \inst1|inst5|inst|inst3|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst5|inst|inst3|inst4~1 (
// Equation(s):
// \inst1|inst5|inst|inst3|inst4~1_combout  = ( \inst1|inst|inst1|inst3~combout  & ( \inst1|inst5|inst|inst3|inst4~0_combout  ) ) # ( !\inst1|inst|inst1|inst3~combout  & ( \inst1|inst5|inst|inst3|inst4~0_combout  ) ) # ( \inst1|inst|inst1|inst3~combout  & ( 
// !\inst1|inst5|inst|inst3|inst4~0_combout  & ( (!\inst9|inst|inst~0_combout  & (!\inst1|inst|inst3|inst|inst2~combout  $ (((!\inst4|inst17|inst11|inst1|inst2|inst2~2_combout  & !\inst1|inst8|inst5~combout ))))) ) ) ) # ( !\inst1|inst|inst1|inst3~combout  & 
// ( !\inst1|inst5|inst|inst3|inst4~0_combout  & ( (!\inst9|inst|inst~0_combout  & (!\inst1|inst|inst3|inst|inst2~combout  $ (((!\inst4|inst17|inst11|inst1|inst2|inst2~2_combout ) # (!\inst1|inst8|inst5~combout ))))) ) ) )

	.dataa(!\inst4|inst17|inst11|inst1|inst2|inst2~2_combout ),
	.datab(!\inst9|inst|inst~0_combout ),
	.datac(!\inst1|inst|inst3|inst|inst2~combout ),
	.datad(!\inst1|inst8|inst5~combout ),
	.datae(!\inst1|inst|inst1|inst3~combout ),
	.dataf(!\inst1|inst5|inst|inst3|inst4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|inst|inst3|inst4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|inst|inst3|inst4~1 .extended_lut = "off";
defparam \inst1|inst5|inst|inst3|inst4~1 .lut_mask = 64'h0C4848C0FFFFFFFF;
defparam \inst1|inst5|inst|inst3|inst4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst|inst4~0 (
// Equation(s):
// \inst16|inst2|inst|inst4~0_combout  = (\inst2|srom|rom_block|auto_generated|q_a [15] & !\inst19|inst1|inst~combout )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [15]),
	.datab(!\inst19|inst1|inst~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst|inst4~0 .extended_lut = "off";
defparam \inst16|inst2|inst|inst4~0 .lut_mask = 64'h4444444444444444;
defparam \inst16|inst2|inst|inst4~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst4|inst1|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst|inst4~0_combout ),
	.asdata(\inst16|inst2|inst|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst11~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst4|inst1|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst4|inst1|inst1 .is_wysiwyg = "true";
defparam \inst4|inst4|inst1|inst1 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst5|inst1|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst|inst4~0_combout ),
	.asdata(\inst16|inst2|inst|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst15~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst5|inst1|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst5|inst1|inst1 .is_wysiwyg = "true";
defparam \inst4|inst5|inst1|inst1 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst12|inst1|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst|inst4~0_combout ),
	.asdata(\inst16|inst2|inst|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst13~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst12|inst1|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst12|inst1|inst1 .is_wysiwyg = "true";
defparam \inst4|inst12|inst1|inst1 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst13|inst1|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst|inst4~0_combout ),
	.asdata(\inst16|inst2|inst|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst17~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst13|inst1|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst13|inst1|inst1 .is_wysiwyg = "true";
defparam \inst4|inst13|inst1|inst1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst|inst1|inst2~1 (
// Equation(s):
// \inst4|inst17|inst11|inst|inst1|inst2~1_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst13|inst1|inst1~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [12] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst12|inst1|inst1~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst5|inst1|inst1~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst4|inst1|inst1~q  ) ) )

	.dataa(!\inst4|inst4|inst1|inst1~q ),
	.datab(!\inst4|inst5|inst1|inst1~q ),
	.datac(!\inst4|inst12|inst1|inst1~q ),
	.datad(!\inst4|inst13|inst1|inst1~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [12]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst|inst1|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst|inst1|inst2~1 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst|inst1|inst2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst17|inst11|inst|inst1|inst2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst|inst1|inst2~2 (
// Equation(s):
// \inst4|inst17|inst11|inst|inst1|inst2~2_combout  = (\inst2|srom|rom_block|auto_generated|q_a [10] & ((!\inst2|srom|rom_block|auto_generated|q_a [13] & ((\inst4|inst17|inst11|inst|inst1|inst2~1_combout ))) # (\inst2|srom|rom_block|auto_generated|q_a [13] & 
// (\inst4|inst17|inst11|inst|inst1|inst2~0_combout ))))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [10]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [13]),
	.datac(!\inst4|inst17|inst11|inst|inst1|inst2~0_combout ),
	.datad(!\inst4|inst17|inst11|inst|inst1|inst2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst|inst1|inst2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst|inst1|inst2~2 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst|inst1|inst2~2 .lut_mask = 64'h0145014501450145;
defparam \inst4|inst17|inst11|inst|inst1|inst2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst2|inst4~0 (
// Equation(s):
// \inst16|inst2|inst2|inst4~0_combout  = (\inst2|srom|rom_block|auto_generated|q_a [8] & (!\inst9|inst|inst~0_combout  & \inst8|inst7~0_combout ))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [8]),
	.datab(!\inst9|inst|inst~0_combout ),
	.datac(!\inst8|inst7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst2|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst2|inst4~0 .extended_lut = "off";
defparam \inst16|inst2|inst2|inst4~0 .lut_mask = 64'h0404040404040404;
defparam \inst16|inst2|inst2|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a19 .mem_init0 = "00000000";
// synopsys translate_on

dffeas \inst4|inst7|inst1|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst|inst4~0_combout ),
	.asdata(\inst16|inst2|inst|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst23~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst7|inst1|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst7|inst1|inst1 .is_wysiwyg = "true";
defparam \inst4|inst7|inst1|inst1 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst14|inst1|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst|inst4~0_combout ),
	.asdata(\inst16|inst2|inst|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst21~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst14|inst1|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst14|inst1|inst1 .is_wysiwyg = "true";
defparam \inst4|inst14|inst1|inst1 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst15|inst1|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst|inst4~0_combout ),
	.asdata(\inst16|inst2|inst|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst25~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst15|inst1|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst15|inst1|inst1 .is_wysiwyg = "true";
defparam \inst4|inst15|inst1|inst1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst|inst1|inst2~0 (
// Equation(s):
// \inst5|inst|inst1|inst2~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst15|inst1|inst1~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [16] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst14|inst1|inst1~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst7|inst1|inst1~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst6|inst1|inst1~q  ) ) )

	.dataa(!\inst4|inst6|inst1|inst1~q ),
	.datab(!\inst4|inst7|inst1|inst1~q ),
	.datac(!\inst4|inst14|inst1|inst1~q ),
	.datad(!\inst4|inst15|inst1|inst1~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [16]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst|inst1|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst|inst1|inst2~0 .extended_lut = "off";
defparam \inst5|inst|inst1|inst2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst5|inst|inst1|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst|inst1|inst2~1 (
// Equation(s):
// \inst5|inst|inst1|inst2~1_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst13|inst1|inst1~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [16] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst12|inst1|inst1~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst5|inst1|inst1~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst4|inst1|inst1~q  ) ) )

	.dataa(!\inst4|inst4|inst1|inst1~q ),
	.datab(!\inst4|inst5|inst1|inst1~q ),
	.datac(!\inst4|inst12|inst1|inst1~q ),
	.datad(!\inst4|inst13|inst1|inst1~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [16]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst|inst1|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst|inst1|inst2~1 .extended_lut = "off";
defparam \inst5|inst|inst1|inst2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst5|inst|inst1|inst2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst|inst1|inst2~2 (
// Equation(s):
// \inst5|inst|inst1|inst2~2_combout  = ( \inst5|inst|inst1|inst2~0_combout  & ( \inst5|inst|inst1|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & (\inst2|srom|rom_block|auto_generated|q_a [14])) # (\inst8|inst6~0_combout  & 
// ((\inst2|srom|rom_block|auto_generated|q_a [19]))) ) ) ) # ( !\inst5|inst|inst1|inst2~0_combout  & ( \inst5|inst|inst1|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & (!\inst2|srom|rom_block|auto_generated|q_a [17] & 
// (\inst2|srom|rom_block|auto_generated|q_a [14]))) # (\inst8|inst6~0_combout  & (((\inst2|srom|rom_block|auto_generated|q_a [19])))) ) ) ) # ( \inst5|inst|inst1|inst2~0_combout  & ( !\inst5|inst|inst1|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & 
// (\inst2|srom|rom_block|auto_generated|q_a [17] & (\inst2|srom|rom_block|auto_generated|q_a [14]))) # (\inst8|inst6~0_combout  & (((\inst2|srom|rom_block|auto_generated|q_a [19])))) ) ) ) # ( !\inst5|inst|inst1|inst2~0_combout  & ( 
// !\inst5|inst|inst1|inst2~1_combout  & ( (\inst8|inst6~0_combout  & \inst2|srom|rom_block|auto_generated|q_a [19]) ) ) )

	.dataa(!\inst8|inst6~0_combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [17]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [14]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [19]),
	.datae(!\inst5|inst|inst1|inst2~0_combout ),
	.dataf(!\inst5|inst|inst1|inst2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst|inst1|inst2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst|inst1|inst2~2 .extended_lut = "off";
defparam \inst5|inst|inst1|inst2~2 .lut_mask = 64'h00550257085D0A5F;
defparam \inst5|inst|inst1|inst2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst8|inst2 (
// Equation(s):
// \inst1|inst8|inst2~combout  = !\inst9|inst1|inst~combout  $ (!\inst5|inst|inst1|inst2~2_combout )

	.dataa(!\inst9|inst1|inst~combout ),
	.datab(!\inst5|inst|inst1|inst2~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst8|inst2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst8|inst2 .extended_lut = "off";
defparam \inst1|inst8|inst2 .lut_mask = 64'h6666666666666666;
defparam \inst1|inst8|inst2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst8|inst4 (
// Equation(s):
// \inst1|inst8|inst4~combout  = !\inst9|inst1|inst~combout  $ (!\inst5|inst1|inst3|inst2~2_combout )

	.dataa(!\inst9|inst1|inst~combout ),
	.datab(!\inst5|inst1|inst3|inst2~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst8|inst4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst8|inst4 .extended_lut = "off";
defparam \inst1|inst8|inst4 .lut_mask = 64'h6666666666666666;
defparam \inst1|inst8|inst4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst|inst4|inst2|inst (
// Equation(s):
// \inst1|inst|inst4|inst2|inst~combout  = ( \inst1|inst8|inst5~combout  & ( \inst1|inst|inst1|inst3~combout  & ( (\inst1|inst|inst4|inst|inst2~combout  & ((\inst1|inst8|inst4~combout ) # (\inst4|inst17|inst11|inst1|inst3|inst2~2_combout ))) ) ) ) # ( 
// !\inst1|inst8|inst5~combout  & ( \inst1|inst|inst1|inst3~combout  & ( (\inst1|inst|inst4|inst|inst2~combout  & ((!\inst4|inst17|inst11|inst1|inst2|inst2~2_combout  & (\inst4|inst17|inst11|inst1|inst3|inst2~2_combout  & \inst1|inst8|inst4~combout )) # 
// (\inst4|inst17|inst11|inst1|inst2|inst2~2_combout  & ((\inst1|inst8|inst4~combout ) # (\inst4|inst17|inst11|inst1|inst3|inst2~2_combout ))))) ) ) ) # ( \inst1|inst8|inst5~combout  & ( !\inst1|inst|inst1|inst3~combout  & ( 
// (\inst1|inst|inst4|inst|inst2~combout  & ((!\inst4|inst17|inst11|inst1|inst2|inst2~2_combout  & (\inst4|inst17|inst11|inst1|inst3|inst2~2_combout  & \inst1|inst8|inst4~combout )) # (\inst4|inst17|inst11|inst1|inst2|inst2~2_combout  & 
// ((\inst1|inst8|inst4~combout ) # (\inst4|inst17|inst11|inst1|inst3|inst2~2_combout ))))) ) ) ) # ( !\inst1|inst8|inst5~combout  & ( !\inst1|inst|inst1|inst3~combout  & ( (\inst4|inst17|inst11|inst1|inst3|inst2~2_combout  & 
// (\inst1|inst|inst4|inst|inst2~combout  & \inst1|inst8|inst4~combout )) ) ) )

	.dataa(!\inst4|inst17|inst11|inst1|inst2|inst2~2_combout ),
	.datab(!\inst4|inst17|inst11|inst1|inst3|inst2~2_combout ),
	.datac(!\inst1|inst|inst4|inst|inst2~combout ),
	.datad(!\inst1|inst8|inst4~combout ),
	.datae(!\inst1|inst8|inst5~combout ),
	.dataf(!\inst1|inst|inst1|inst3~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst|inst4|inst2|inst~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst|inst4|inst2|inst .extended_lut = "off";
defparam \inst1|inst|inst4|inst2|inst .lut_mask = 64'h000301070107030F;
defparam \inst1|inst|inst4|inst2|inst .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst|inst4|inst|inst (
// Equation(s):
// \inst1|inst|inst4|inst|inst~combout  = (\inst4|inst17|inst11|inst|inst|inst2~2_combout  & (!\inst9|inst1|inst~combout  $ (!\inst5|inst|inst|inst2~2_combout )))

	.dataa(!\inst9|inst1|inst~combout ),
	.datab(!\inst4|inst17|inst11|inst|inst|inst2~2_combout ),
	.datac(!\inst5|inst|inst|inst2~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst|inst4|inst|inst~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst|inst4|inst|inst .extended_lut = "off";
defparam \inst1|inst|inst4|inst|inst .lut_mask = 64'h1212121212121212;
defparam \inst1|inst|inst4|inst|inst .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst3|srom|rom_block|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst1|inst5|inst2|inst1|inst4~1_combout ,\inst1|inst5|inst|inst3|inst4~1_combout ,\inst1|inst5|inst|inst2|inst4~1_combout ,\inst1|inst5|inst|inst|inst4~2_combout ,\inst1|inst5|inst|inst1|inst4~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|srom|rom_block|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .init_file = "C:/Users/sneha/Downloads/DataMem.mif";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .logical_ram_name = "lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_3r81:auto_generated|ALTSYNCRAM";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .port_a_address_width = 5;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .port_a_last_address = 31;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 32;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .port_b_address_width = 5;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a5 .mem_init0 = "F0C1E380";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst|inst4~1 (
// Equation(s):
// \inst16|inst2|inst|inst4~1_combout  = (\inst3|srom|rom_block|auto_generated|q_a [5] & ((!\inst2|srom|rom_block|auto_generated|q_a [8]) # (!\inst8|inst7~0_combout )))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [8]),
	.datab(!\inst8|inst7~0_combout ),
	.datac(!\inst3|srom|rom_block|auto_generated|q_a [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst|inst4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst|inst4~1 .extended_lut = "off";
defparam \inst16|inst2|inst|inst4~1 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \inst16|inst2|inst|inst4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst|inst4~2 (
// Equation(s):
// \inst16|inst2|inst|inst4~2_combout  = ( \inst1|inst|inst4|inst|inst~combout  & ( \inst16|inst2|inst|inst4~1_combout  ) ) # ( !\inst1|inst|inst4|inst|inst~combout  & ( \inst16|inst2|inst|inst4~1_combout  ) ) # ( \inst1|inst|inst4|inst|inst~combout  & ( 
// !\inst16|inst2|inst|inst4~1_combout  & ( (\inst16|inst2|inst2|inst4~0_combout  & (!\inst4|inst17|inst11|inst|inst1|inst2~2_combout  $ (\inst1|inst8|inst2~combout ))) ) ) ) # ( !\inst1|inst|inst4|inst|inst~combout  & ( !\inst16|inst2|inst|inst4~1_combout  
// & ( (\inst16|inst2|inst2|inst4~0_combout  & (!\inst4|inst17|inst11|inst|inst1|inst2~2_combout  $ (!\inst1|inst8|inst2~combout  $ (\inst1|inst|inst4|inst2|inst~combout )))) ) ) )

	.dataa(!\inst4|inst17|inst11|inst|inst1|inst2~2_combout ),
	.datab(!\inst16|inst2|inst2|inst4~0_combout ),
	.datac(!\inst1|inst8|inst2~combout ),
	.datad(!\inst1|inst|inst4|inst2|inst~combout ),
	.datae(!\inst1|inst|inst4|inst|inst~combout ),
	.dataf(!\inst16|inst2|inst|inst4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst|inst4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst|inst4~2 .extended_lut = "off";
defparam \inst16|inst2|inst|inst4~2 .lut_mask = 64'h12212121FFFFFFFF;
defparam \inst16|inst2|inst|inst4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst16|inst19~0 (
// Equation(s):
// \inst4|inst16|inst19~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [7] & ( (!\inst8|inst2~0_combout ) # ((!\inst2|srom|rom_block|auto_generated|q_a [4]) # ((\inst2|srom|rom_block|auto_generated|q_a [5]) # 
// (\inst2|srom|rom_block|auto_generated|q_a [6]))) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [7] )

	.dataa(!\inst8|inst2~0_combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [4]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [6]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [5]),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst16|inst19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst16|inst19~0 .extended_lut = "off";
defparam \inst4|inst16|inst19~0 .lut_mask = 64'hFFFFEFFFFFFFEFFF;
defparam \inst4|inst16|inst19~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst6|inst1|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst|inst4~0_combout ),
	.asdata(\inst16|inst2|inst|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst19~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst6|inst1|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst6|inst1|inst1 .is_wysiwyg = "true";
defparam \inst4|inst6|inst1|inst1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst|inst1|inst2~0 (
// Equation(s):
// \inst4|inst17|inst11|inst|inst1|inst2~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst15|inst1|inst1~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [12] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst14|inst1|inst1~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst7|inst1|inst1~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst6|inst1|inst1~q  ) ) )

	.dataa(!\inst4|inst6|inst1|inst1~q ),
	.datab(!\inst4|inst7|inst1|inst1~q ),
	.datac(!\inst4|inst14|inst1|inst1~q ),
	.datad(!\inst4|inst15|inst1|inst1~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [12]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst|inst1|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst|inst1|inst2~0 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst|inst1|inst2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst17|inst11|inst|inst1|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst5|inst2|inst1|inst4~0 (
// Equation(s):
// \inst1|inst5|inst2|inst1|inst4~0_combout  = ( \inst4|inst17|inst11|inst|inst1|inst2~1_combout  & ( \inst9|inst|inst~0_combout  & ( (!\inst9|inst1|inst~combout  & (\inst2|srom|rom_block|auto_generated|q_a [10] & ((!\inst2|srom|rom_block|auto_generated|q_a 
// [13]) # (\inst4|inst17|inst11|inst|inst1|inst2~0_combout )))) ) ) ) # ( !\inst4|inst17|inst11|inst|inst1|inst2~1_combout  & ( \inst9|inst|inst~0_combout  & ( (!\inst9|inst1|inst~combout  & (\inst2|srom|rom_block|auto_generated|q_a [10] & 
// (\inst2|srom|rom_block|auto_generated|q_a [13] & \inst4|inst17|inst11|inst|inst1|inst2~0_combout ))) ) ) )

	.dataa(!\inst9|inst1|inst~combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [10]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [13]),
	.datad(!\inst4|inst17|inst11|inst|inst1|inst2~0_combout ),
	.datae(!\inst4|inst17|inst11|inst|inst1|inst2~1_combout ),
	.dataf(!\inst9|inst|inst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|inst2|inst1|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|inst2|inst1|inst4~0 .extended_lut = "off";
defparam \inst1|inst5|inst2|inst1|inst4~0 .lut_mask = 64'h0000000000022022;
defparam \inst1|inst5|inst2|inst1|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst5|inst2|inst1|inst4~1 (
// Equation(s):
// \inst1|inst5|inst2|inst1|inst4~1_combout  = ((!\inst9|inst|inst~0_combout  & (!\inst1|inst|inst4|inst|inst2~combout  $ (!\inst1|inst|inst3|inst3~combout )))) # (\inst1|inst5|inst2|inst1|inst4~0_combout )

	.dataa(!\inst9|inst|inst~0_combout ),
	.datab(!\inst1|inst|inst4|inst|inst2~combout ),
	.datac(!\inst1|inst|inst3|inst3~combout ),
	.datad(!\inst1|inst5|inst2|inst1|inst4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|inst2|inst1|inst4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|inst2|inst1|inst4~1 .extended_lut = "off";
defparam \inst1|inst5|inst2|inst1|inst4~1 .lut_mask = 64'h28FF28FF28FF28FF;
defparam \inst1|inst5|inst2|inst1|inst4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst3|srom|rom_block|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst1|inst5|inst2|inst1|inst4~1_combout ,\inst1|inst5|inst|inst3|inst4~1_combout ,\inst1|inst5|inst|inst2|inst4~1_combout ,\inst1|inst5|inst|inst|inst4~2_combout ,\inst1|inst5|inst|inst1|inst4~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|srom|rom_block|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .init_file = "C:/Users/sneha/Downloads/DataMem.mif";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .logical_ram_name = "lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_3r81:auto_generated|ALTSYNCRAM";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .port_a_address_width = 5;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .port_a_last_address = 31;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 32;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .port_b_address_width = 5;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a3 .mem_init0 = "CCEF3230";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst|inst3|inst4~2 (
// Equation(s):
// \inst16|inst|inst3|inst4~2_combout  = (!\inst19|inst1|inst~combout  & ((\inst3|srom|rom_block|auto_generated|q_a [3]))) # (\inst19|inst1|inst~combout  & (\inst1|inst5|inst|inst3|inst4~1_combout ))

	.dataa(!\inst19|inst1|inst~combout ),
	.datab(!\inst1|inst5|inst|inst3|inst4~1_combout ),
	.datac(!\inst3|srom|rom_block|auto_generated|q_a [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst|inst3|inst4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst|inst3|inst4~2 .extended_lut = "off";
defparam \inst16|inst|inst3|inst4~2 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \inst16|inst|inst3|inst4~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst6|inst|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst3|inst4~1_combout ),
	.asdata(\inst16|inst|inst3|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst19~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst6|inst|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst6|inst|inst3 .is_wysiwyg = "true";
defparam \inst4|inst6|inst|inst3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst1|inst3|inst2~0 (
// Equation(s):
// \inst4|inst17|inst11|inst1|inst3|inst2~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst15|inst|inst3~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [12] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst14|inst|inst3~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst7|inst|inst3~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst6|inst|inst3~q  ) ) )

	.dataa(!\inst4|inst6|inst|inst3~q ),
	.datab(!\inst4|inst7|inst|inst3~q ),
	.datac(!\inst4|inst14|inst|inst3~q ),
	.datad(!\inst4|inst15|inst|inst3~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [12]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst1|inst3|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst1|inst3|inst2~0 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst1|inst3|inst2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst17|inst11|inst1|inst3|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst5|inst|inst2|inst4~0 (
// Equation(s):
// \inst1|inst5|inst|inst2|inst4~0_combout  = ( \inst4|inst17|inst11|inst1|inst3|inst2~1_combout  & ( \inst9|inst|inst~0_combout  & ( (!\inst9|inst1|inst~combout  & (\inst2|srom|rom_block|auto_generated|q_a [10] & ((!\inst2|srom|rom_block|auto_generated|q_a 
// [13]) # (\inst4|inst17|inst11|inst1|inst3|inst2~0_combout )))) ) ) ) # ( !\inst4|inst17|inst11|inst1|inst3|inst2~1_combout  & ( \inst9|inst|inst~0_combout  & ( (!\inst9|inst1|inst~combout  & (\inst2|srom|rom_block|auto_generated|q_a [10] & 
// (\inst2|srom|rom_block|auto_generated|q_a [13] & \inst4|inst17|inst11|inst1|inst3|inst2~0_combout ))) ) ) )

	.dataa(!\inst9|inst1|inst~combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [10]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [13]),
	.datad(!\inst4|inst17|inst11|inst1|inst3|inst2~0_combout ),
	.datae(!\inst4|inst17|inst11|inst1|inst3|inst2~1_combout ),
	.dataf(!\inst9|inst|inst~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|inst|inst2|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|inst|inst2|inst4~0 .extended_lut = "off";
defparam \inst1|inst5|inst|inst2|inst4~0 .lut_mask = 64'h0000000000022022;
defparam \inst1|inst5|inst|inst2|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst5|inst|inst2|inst4~1 (
// Equation(s):
// \inst1|inst5|inst|inst2|inst4~1_combout  = ((!\inst9|inst|inst~0_combout  & (!\inst1|inst|inst2|inst|inst2~combout  $ (!\inst1|inst|inst1|inst3~combout )))) # (\inst1|inst5|inst|inst2|inst4~0_combout )

	.dataa(!\inst9|inst|inst~0_combout ),
	.datab(!\inst1|inst|inst2|inst|inst2~combout ),
	.datac(!\inst1|inst|inst1|inst3~combout ),
	.datad(!\inst1|inst5|inst|inst2|inst4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst5|inst|inst2|inst4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst5|inst|inst2|inst4~1 .extended_lut = "off";
defparam \inst1|inst5|inst|inst2|inst4~1 .lut_mask = 64'h28FF28FF28FF28FF;
defparam \inst1|inst5|inst|inst2|inst4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst3|srom|rom_block|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst1|inst5|inst2|inst1|inst4~1_combout ,\inst1|inst5|inst|inst3|inst4~1_combout ,\inst1|inst5|inst|inst2|inst4~1_combout ,\inst1|inst5|inst|inst|inst4~2_combout ,\inst1|inst5|inst|inst1|inst4~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|srom|rom_block|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .init_file = "C:/Users/sneha/Downloads/DataMem.mif";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .logical_ram_name = "lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_3r81:auto_generated|ALTSYNCRAM";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a1 .mem_init0 = "00BCA432";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst|inst|inst4~2 (
// Equation(s):
// \inst16|inst|inst|inst4~2_combout  = (!\inst19|inst1|inst~combout  & (((\inst3|srom|rom_block|auto_generated|q_a [1])))) # (\inst19|inst1|inst~combout  & (((\inst1|inst5|inst|inst|inst4~1_combout )) # (\inst1|inst5|inst|inst|inst4~0_combout )))

	.dataa(!\inst19|inst1|inst~combout ),
	.datab(!\inst1|inst5|inst|inst|inst4~0_combout ),
	.datac(!\inst1|inst5|inst|inst|inst4~1_combout ),
	.datad(!\inst3|srom|rom_block|auto_generated|q_a [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst|inst|inst4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst|inst|inst4~2 .extended_lut = "off";
defparam \inst16|inst|inst|inst4~2 .lut_mask = 64'h15BF15BF15BF15BF;
defparam \inst16|inst|inst|inst4~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst6|inst|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst|inst4~1_combout ),
	.asdata(\inst16|inst|inst|inst4~2_combout ),
	.clrn(!\inst4|inst16|inst19~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst6|inst|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst6|inst|inst1 .is_wysiwyg = "true";
defparam \inst4|inst6|inst|inst1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst1|inst1|inst2~0 (
// Equation(s):
// \inst4|inst17|inst11|inst1|inst1|inst2~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst15|inst|inst1~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [12] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst14|inst|inst1~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst7|inst|inst1~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst6|inst|inst1~q  ) ) )

	.dataa(!\inst4|inst6|inst|inst1~q ),
	.datab(!\inst4|inst7|inst|inst1~q ),
	.datac(!\inst4|inst14|inst|inst1~q ),
	.datad(!\inst4|inst15|inst|inst1~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [12]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst1|inst1|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst1|inst1|inst2~0 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst1|inst1|inst2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst17|inst11|inst1|inst1|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst1|inst1|inst2~1 (
// Equation(s):
// \inst4|inst17|inst11|inst1|inst1|inst2~1_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst13|inst|inst1~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [12] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst12|inst|inst1~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst5|inst|inst1~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst4|inst|inst1~q  ) ) )

	.dataa(!\inst4|inst4|inst|inst1~q ),
	.datab(!\inst4|inst5|inst|inst1~q ),
	.datac(!\inst4|inst12|inst|inst1~q ),
	.datad(!\inst4|inst13|inst|inst1~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [12]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst1|inst1|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst1|inst1|inst2~1 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst1|inst1|inst2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst17|inst11|inst1|inst1|inst2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst1|inst1|inst2~2 (
// Equation(s):
// \inst4|inst17|inst11|inst1|inst1|inst2~2_combout  = (\inst2|srom|rom_block|auto_generated|q_a [10] & ((!\inst2|srom|rom_block|auto_generated|q_a [13] & ((\inst4|inst17|inst11|inst1|inst1|inst2~1_combout ))) # (\inst2|srom|rom_block|auto_generated|q_a [13] 
// & (\inst4|inst17|inst11|inst1|inst1|inst2~0_combout ))))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [10]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [13]),
	.datac(!\inst4|inst17|inst11|inst1|inst1|inst2~0_combout ),
	.datad(!\inst4|inst17|inst11|inst1|inst1|inst2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst1|inst1|inst2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst1|inst1|inst2~2 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst1|inst1|inst2~2 .lut_mask = 64'h0145014501450145;
defparam \inst4|inst17|inst11|inst1|inst1|inst2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst|inst1|inst3 (
// Equation(s):
// \inst1|inst|inst1|inst3~combout  = ( \inst5|inst1|inst1|inst2~2_combout  & ( (!\inst9|inst1|inst~combout  & (((\inst4|inst17|inst11|inst1|inst|inst2~2_combout  & \inst5|inst1|inst|inst2~2_combout )) # (\inst4|inst17|inst11|inst1|inst1|inst2~2_combout ))) 
// # (\inst9|inst1|inst~combout  & (\inst4|inst17|inst11|inst1|inst1|inst2~2_combout  & ((!\inst5|inst1|inst|inst2~2_combout ) # (\inst4|inst17|inst11|inst1|inst|inst2~2_combout )))) ) ) # ( !\inst5|inst1|inst1|inst2~2_combout  & ( 
// (!\inst9|inst1|inst~combout  & (\inst4|inst17|inst11|inst1|inst|inst2~2_combout  & (\inst5|inst1|inst|inst2~2_combout  & \inst4|inst17|inst11|inst1|inst1|inst2~2_combout ))) # (\inst9|inst1|inst~combout  & (((!\inst5|inst1|inst|inst2~2_combout ) # 
// (\inst4|inst17|inst11|inst1|inst1|inst2~2_combout )) # (\inst4|inst17|inst11|inst1|inst|inst2~2_combout ))) ) )

	.dataa(!\inst9|inst1|inst~combout ),
	.datab(!\inst4|inst17|inst11|inst1|inst|inst2~2_combout ),
	.datac(!\inst5|inst1|inst|inst2~2_combout ),
	.datad(!\inst4|inst17|inst11|inst1|inst1|inst2~2_combout ),
	.datae(!\inst5|inst1|inst1|inst2~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst|inst1|inst3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst|inst1|inst3 .extended_lut = "off";
defparam \inst1|inst|inst1|inst3 .lut_mask = 64'h515702FB515702FB;
defparam \inst1|inst|inst1|inst3 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst3|srom|rom_block|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst1|inst5|inst2|inst1|inst4~1_combout ,\inst1|inst5|inst|inst3|inst4~1_combout ,\inst1|inst5|inst|inst2|inst4~1_combout ,\inst1|inst5|inst|inst|inst4~2_combout ,\inst1|inst5|inst|inst1|inst4~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|srom|rom_block|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .init_file = "C:/Users/sneha/Downloads/DataMem.mif";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .logical_ram_name = "lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_3r81:auto_generated|ALTSYNCRAM";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .port_a_address_width = 5;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .port_a_last_address = 31;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 32;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .port_b_address_width = 5;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a2 .mem_init0 = "BED0BE6C";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst|inst2|inst4~1 (
// Equation(s):
// \inst16|inst|inst2|inst4~1_combout  = ( \inst1|inst5|inst|inst2|inst4~0_combout  & ( \inst3|srom|rom_block|auto_generated|q_a [2] ) ) # ( !\inst1|inst5|inst|inst2|inst4~0_combout  & ( \inst3|srom|rom_block|auto_generated|q_a [2] & ( 
// (!\inst19|inst1|inst~combout ) # ((!\inst9|inst|inst~0_combout  & (!\inst1|inst|inst2|inst|inst2~combout  $ (!\inst1|inst|inst1|inst3~combout )))) ) ) ) # ( \inst1|inst5|inst|inst2|inst4~0_combout  & ( !\inst3|srom|rom_block|auto_generated|q_a [2] & ( 
// \inst19|inst1|inst~combout  ) ) ) # ( !\inst1|inst5|inst|inst2|inst4~0_combout  & ( !\inst3|srom|rom_block|auto_generated|q_a [2] & ( (!\inst9|inst|inst~0_combout  & (\inst19|inst1|inst~combout  & (!\inst1|inst|inst2|inst|inst2~combout  $ 
// (!\inst1|inst|inst1|inst3~combout )))) ) ) )

	.dataa(!\inst9|inst|inst~0_combout ),
	.datab(!\inst19|inst1|inst~combout ),
	.datac(!\inst1|inst|inst2|inst|inst2~combout ),
	.datad(!\inst1|inst|inst1|inst3~combout ),
	.datae(!\inst1|inst5|inst|inst2|inst4~0_combout ),
	.dataf(!\inst3|srom|rom_block|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst|inst2|inst4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst|inst2|inst4~1 .extended_lut = "off";
defparam \inst16|inst|inst2|inst4~1 .lut_mask = 64'h02203333CEECFFFF;
defparam \inst16|inst|inst2|inst4~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst6|inst|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst2|inst4~0_combout ),
	.asdata(\inst16|inst|inst2|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst19~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst6|inst|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst6|inst|inst2 .is_wysiwyg = "true";
defparam \inst4|inst6|inst|inst2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst1|inst2|inst2~0 (
// Equation(s):
// \inst4|inst17|inst11|inst1|inst2|inst2~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst15|inst|inst2~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [12] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst14|inst|inst2~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst7|inst|inst2~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst6|inst|inst2~q  ) ) )

	.dataa(!\inst4|inst6|inst|inst2~q ),
	.datab(!\inst4|inst7|inst|inst2~q ),
	.datac(!\inst4|inst14|inst|inst2~q ),
	.datad(!\inst4|inst15|inst|inst2~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [12]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst1|inst2|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst1|inst2|inst2~0 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst1|inst2|inst2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst17|inst11|inst1|inst2|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst1|inst2|inst2~2 (
// Equation(s):
// \inst4|inst17|inst11|inst1|inst2|inst2~2_combout  = (\inst2|srom|rom_block|auto_generated|q_a [10] & ((!\inst2|srom|rom_block|auto_generated|q_a [13] & ((\inst4|inst17|inst11|inst1|inst2|inst2~1_combout ))) # (\inst2|srom|rom_block|auto_generated|q_a [13] 
// & (\inst4|inst17|inst11|inst1|inst2|inst2~0_combout ))))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [10]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [13]),
	.datac(!\inst4|inst17|inst11|inst1|inst2|inst2~0_combout ),
	.datad(!\inst4|inst17|inst11|inst1|inst2|inst2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst1|inst2|inst2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst1|inst2|inst2~2 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst1|inst2|inst2~2 .lut_mask = 64'h0145014501450145;
defparam \inst4|inst17|inst11|inst1|inst2|inst2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst|inst3|inst3 (
// Equation(s):
// \inst1|inst|inst3|inst3~combout  = ( \inst1|inst|inst1|inst3~combout  & ( (!\inst4|inst17|inst11|inst1|inst3|inst2~2_combout  & (\inst1|inst8|inst4~combout  & ((\inst1|inst8|inst5~combout ) # (\inst4|inst17|inst11|inst1|inst2|inst2~2_combout )))) # 
// (\inst4|inst17|inst11|inst1|inst3|inst2~2_combout  & (((\inst1|inst8|inst5~combout ) # (\inst1|inst8|inst4~combout )) # (\inst4|inst17|inst11|inst1|inst2|inst2~2_combout ))) ) ) # ( !\inst1|inst|inst1|inst3~combout  & ( 
// (!\inst4|inst17|inst11|inst1|inst3|inst2~2_combout  & (\inst4|inst17|inst11|inst1|inst2|inst2~2_combout  & (\inst1|inst8|inst4~combout  & \inst1|inst8|inst5~combout ))) # (\inst4|inst17|inst11|inst1|inst3|inst2~2_combout  & 
// (((\inst4|inst17|inst11|inst1|inst2|inst2~2_combout  & \inst1|inst8|inst5~combout )) # (\inst1|inst8|inst4~combout ))) ) )

	.dataa(!\inst4|inst17|inst11|inst1|inst2|inst2~2_combout ),
	.datab(!\inst4|inst17|inst11|inst1|inst3|inst2~2_combout ),
	.datac(!\inst1|inst8|inst4~combout ),
	.datad(!\inst1|inst8|inst5~combout ),
	.datae(!\inst1|inst|inst1|inst3~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst|inst3|inst3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst|inst3|inst3 .extended_lut = "off";
defparam \inst1|inst|inst3|inst3 .lut_mask = 64'h0317173F0317173F;
defparam \inst1|inst|inst3|inst3 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst3|srom|rom_block|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst1|inst5|inst2|inst1|inst4~1_combout ,\inst1|inst5|inst|inst3|inst4~1_combout ,\inst1|inst5|inst|inst2|inst4~1_combout ,\inst1|inst5|inst|inst|inst4~2_combout ,\inst1|inst5|inst|inst1|inst4~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|srom|rom_block|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .init_file = "C:/Users/sneha/Downloads/DataMem.mif";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .logical_ram_name = "lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_3r81:auto_generated|ALTSYNCRAM";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a4 .mem_init0 = "F8F1DA40";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst1|inst4~1 (
// Equation(s):
// \inst16|inst2|inst1|inst4~1_combout  = ( \inst1|inst5|inst2|inst1|inst4~0_combout  & ( \inst3|srom|rom_block|auto_generated|q_a [4] ) ) # ( !\inst1|inst5|inst2|inst1|inst4~0_combout  & ( \inst3|srom|rom_block|auto_generated|q_a [4] & ( 
// (!\inst19|inst1|inst~combout ) # ((!\inst9|inst|inst~0_combout  & (!\inst1|inst|inst4|inst|inst2~combout  $ (!\inst1|inst|inst3|inst3~combout )))) ) ) ) # ( \inst1|inst5|inst2|inst1|inst4~0_combout  & ( !\inst3|srom|rom_block|auto_generated|q_a [4] & ( 
// \inst19|inst1|inst~combout  ) ) ) # ( !\inst1|inst5|inst2|inst1|inst4~0_combout  & ( !\inst3|srom|rom_block|auto_generated|q_a [4] & ( (!\inst9|inst|inst~0_combout  & (\inst19|inst1|inst~combout  & (!\inst1|inst|inst4|inst|inst2~combout  $ 
// (!\inst1|inst|inst3|inst3~combout )))) ) ) )

	.dataa(!\inst9|inst|inst~0_combout ),
	.datab(!\inst19|inst1|inst~combout ),
	.datac(!\inst1|inst|inst4|inst|inst2~combout ),
	.datad(!\inst1|inst|inst3|inst3~combout ),
	.datae(!\inst1|inst5|inst2|inst1|inst4~0_combout ),
	.dataf(!\inst3|srom|rom_block|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst1|inst4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst1|inst4~1 .extended_lut = "off";
defparam \inst16|inst2|inst1|inst4~1 .lut_mask = 64'h02203333CEECFFFF;
defparam \inst16|inst2|inst1|inst4~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst6|inst1|inst (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst1|inst4~0_combout ),
	.asdata(\inst16|inst2|inst1|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst19~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst6|inst1|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst6|inst1|inst .is_wysiwyg = "true";
defparam \inst4|inst6|inst1|inst .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst|inst|inst2~0 (
// Equation(s):
// \inst4|inst17|inst11|inst|inst|inst2~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst15|inst1|inst~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [12] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst14|inst1|inst~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst7|inst1|inst~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst6|inst1|inst~q  ) ) )

	.dataa(!\inst4|inst6|inst1|inst~q ),
	.datab(!\inst4|inst7|inst1|inst~q ),
	.datac(!\inst4|inst14|inst1|inst~q ),
	.datad(!\inst4|inst15|inst1|inst~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [12]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst|inst|inst2~0 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst|inst|inst2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst17|inst11|inst|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst|inst|inst2~2 (
// Equation(s):
// \inst4|inst17|inst11|inst|inst|inst2~2_combout  = (\inst2|srom|rom_block|auto_generated|q_a [10] & ((!\inst2|srom|rom_block|auto_generated|q_a [13] & ((\inst4|inst17|inst11|inst|inst|inst2~1_combout ))) # (\inst2|srom|rom_block|auto_generated|q_a [13] & 
// (\inst4|inst17|inst11|inst|inst|inst2~0_combout ))))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [10]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [13]),
	.datac(!\inst4|inst17|inst11|inst|inst|inst2~0_combout ),
	.datad(!\inst4|inst17|inst11|inst|inst|inst2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst|inst|inst2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst|inst|inst2~2 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst|inst|inst2~2 .lut_mask = 64'h0145014501450145;
defparam \inst4|inst17|inst11|inst|inst|inst2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst2|inst4~1 (
// Equation(s):
// \inst16|inst2|inst2|inst4~1_combout  = (\inst2|srom|rom_block|auto_generated|q_a [16] & !\inst19|inst1|inst~combout )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [16]),
	.datab(!\inst19|inst1|inst~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst2|inst4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst2|inst4~1 .extended_lut = "off";
defparam \inst16|inst2|inst2|inst4~1 .lut_mask = 64'h4444444444444444;
defparam \inst16|inst2|inst2|inst4~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst7|inst1|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst2|inst4~1_combout ),
	.asdata(\inst16|inst2|inst2|inst4~4_combout ),
	.clrn(!\inst4|inst16|inst23~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst7|inst1|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst7|inst1|inst2 .is_wysiwyg = "true";
defparam \inst4|inst7|inst1|inst2 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst14|inst1|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst2|inst4~1_combout ),
	.asdata(\inst16|inst2|inst2|inst4~4_combout ),
	.clrn(!\inst4|inst16|inst21~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst14|inst1|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst14|inst1|inst2 .is_wysiwyg = "true";
defparam \inst4|inst14|inst1|inst2 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst15|inst1|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst2|inst4~1_combout ),
	.asdata(\inst16|inst2|inst2|inst4~4_combout ),
	.clrn(!\inst4|inst16|inst25~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst15|inst1|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst15|inst1|inst2 .is_wysiwyg = "true";
defparam \inst4|inst15|inst1|inst2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst18|inst11|inst|inst2|inst2~0 (
// Equation(s):
// \inst4|inst18|inst11|inst|inst2|inst2~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst15|inst1|inst2~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [16] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst14|inst1|inst2~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst7|inst1|inst2~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst6|inst1|inst2~q  ) ) )

	.dataa(!\inst4|inst6|inst1|inst2~q ),
	.datab(!\inst4|inst7|inst1|inst2~q ),
	.datac(!\inst4|inst14|inst1|inst2~q ),
	.datad(!\inst4|inst15|inst1|inst2~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [16]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst18|inst11|inst|inst2|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst18|inst11|inst|inst2|inst2~0 .extended_lut = "off";
defparam \inst4|inst18|inst11|inst|inst2|inst2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst18|inst11|inst|inst2|inst2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst4|inst1|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst2|inst4~1_combout ),
	.asdata(\inst16|inst2|inst2|inst4~4_combout ),
	.clrn(!\inst4|inst16|inst11~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst4|inst1|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst4|inst1|inst2 .is_wysiwyg = "true";
defparam \inst4|inst4|inst1|inst2 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst5|inst1|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst2|inst4~1_combout ),
	.asdata(\inst16|inst2|inst2|inst4~4_combout ),
	.clrn(!\inst4|inst16|inst15~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst5|inst1|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst5|inst1|inst2 .is_wysiwyg = "true";
defparam \inst4|inst5|inst1|inst2 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst12|inst1|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst2|inst4~1_combout ),
	.asdata(\inst16|inst2|inst2|inst4~4_combout ),
	.clrn(!\inst4|inst16|inst13~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst12|inst1|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst12|inst1|inst2 .is_wysiwyg = "true";
defparam \inst4|inst12|inst1|inst2 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst13|inst1|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst2|inst4~1_combout ),
	.asdata(\inst16|inst2|inst2|inst4~4_combout ),
	.clrn(!\inst4|inst16|inst17~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst13|inst1|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst13|inst1|inst2 .is_wysiwyg = "true";
defparam \inst4|inst13|inst1|inst2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst18|inst11|inst|inst2|inst2~1 (
// Equation(s):
// \inst4|inst18|inst11|inst|inst2|inst2~1_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst13|inst1|inst2~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [16] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst12|inst1|inst2~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst5|inst1|inst2~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst4|inst1|inst2~q  ) ) )

	.dataa(!\inst4|inst4|inst1|inst2~q ),
	.datab(!\inst4|inst5|inst1|inst2~q ),
	.datac(!\inst4|inst12|inst1|inst2~q ),
	.datad(!\inst4|inst13|inst1|inst2~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [16]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst18|inst11|inst|inst2|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst18|inst11|inst|inst2|inst2~1 .extended_lut = "off";
defparam \inst4|inst18|inst11|inst|inst2|inst2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst18|inst11|inst|inst2|inst2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst8|inst1 (
// Equation(s):
// \inst1|inst8|inst1~combout  = ( \inst4|inst18|inst11|inst|inst2|inst2~0_combout  & ( \inst4|inst18|inst11|inst|inst2|inst2~1_combout  & ( !\inst9|inst1|inst~combout  $ (((!\inst8|inst6~0_combout  & !\inst2|srom|rom_block|auto_generated|q_a [14]))) ) ) ) # 
// ( !\inst4|inst18|inst11|inst|inst2|inst2~0_combout  & ( \inst4|inst18|inst11|inst|inst2|inst2~1_combout  & ( !\inst9|inst1|inst~combout  $ (((!\inst8|inst6~0_combout  & ((!\inst2|srom|rom_block|auto_generated|q_a [14]) # 
// (\inst2|srom|rom_block|auto_generated|q_a [17]))))) ) ) ) # ( \inst4|inst18|inst11|inst|inst2|inst2~0_combout  & ( !\inst4|inst18|inst11|inst|inst2|inst2~1_combout  & ( !\inst9|inst1|inst~combout  $ (((!\inst8|inst6~0_combout  & 
// ((!\inst2|srom|rom_block|auto_generated|q_a [17]) # (!\inst2|srom|rom_block|auto_generated|q_a [14]))))) ) ) ) # ( !\inst4|inst18|inst11|inst|inst2|inst2~0_combout  & ( !\inst4|inst18|inst11|inst|inst2|inst2~1_combout  & ( !\inst9|inst1|inst~combout  $ 
// (!\inst8|inst6~0_combout ) ) ) )

	.dataa(!\inst9|inst1|inst~combout ),
	.datab(!\inst8|inst6~0_combout ),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [17]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [14]),
	.datae(!\inst4|inst18|inst11|inst|inst2|inst2~0_combout ),
	.dataf(!\inst4|inst18|inst11|inst|inst2|inst2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst8|inst1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst8|inst1 .extended_lut = "off";
defparam \inst1|inst8|inst1 .lut_mask = 64'h6666666A66A666AA;
defparam \inst1|inst8|inst1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst|inst6|inst|inst2 (
// Equation(s):
// \inst1|inst|inst6|inst|inst2~combout  = !\inst4|inst17|inst11|inst|inst2|inst2~2_combout  $ (!\inst1|inst8|inst1~combout )

	.dataa(!\inst4|inst17|inst11|inst|inst2|inst2~2_combout ),
	.datab(!\inst1|inst8|inst1~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst|inst6|inst|inst2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst|inst6|inst|inst2 .extended_lut = "off";
defparam \inst1|inst|inst6|inst|inst2 .lut_mask = 64'h6666666666666666;
defparam \inst1|inst|inst6|inst|inst2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst|inst5|inst3 (
// Equation(s):
// \inst1|inst|inst5|inst3~combout  = (!\inst4|inst17|inst11|inst|inst1|inst2~2_combout  & ((!\inst1|inst8|inst2~combout ) # ((!\inst1|inst|inst4|inst2|inst~combout  & !\inst1|inst|inst4|inst|inst~combout )))) # 
// (\inst4|inst17|inst11|inst|inst1|inst2~2_combout  & (!\inst1|inst8|inst2~combout  & (!\inst1|inst|inst4|inst2|inst~combout  & !\inst1|inst|inst4|inst|inst~combout )))

	.dataa(!\inst4|inst17|inst11|inst|inst1|inst2~2_combout ),
	.datab(!\inst1|inst8|inst2~combout ),
	.datac(!\inst1|inst|inst4|inst2|inst~combout ),
	.datad(!\inst1|inst|inst4|inst|inst~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst|inst5|inst3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst|inst5|inst3 .extended_lut = "off";
defparam \inst1|inst|inst5|inst3 .lut_mask = 64'hE888E888E888E888;
defparam \inst1|inst|inst5|inst3 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst3|srom|rom_block|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst1|inst5|inst2|inst1|inst4~1_combout ,\inst1|inst5|inst|inst3|inst4~1_combout ,\inst1|inst5|inst|inst2|inst4~1_combout ,\inst1|inst5|inst|inst|inst4~2_combout ,\inst1|inst5|inst|inst1|inst4~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|srom|rom_block|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .init_file = "C:/Users/sneha/Downloads/DataMem.mif";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .logical_ram_name = "lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_3r81:auto_generated|ALTSYNCRAM";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .port_a_address_width = 5;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .port_a_last_address = 31;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 32;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .port_b_address_width = 5;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a6 .mem_init0 = "FF01FC00";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst2|inst4~2 (
// Equation(s):
// \inst16|inst2|inst2|inst4~2_combout  = (!\inst19|inst1|inst~combout  & \inst3|srom|rom_block|auto_generated|q_a [6])

	.dataa(!\inst19|inst1|inst~combout ),
	.datab(!\inst3|srom|rom_block|auto_generated|q_a [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst2|inst4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst2|inst4~2 .extended_lut = "off";
defparam \inst16|inst2|inst2|inst4~2 .lut_mask = 64'h2222222222222222;
defparam \inst16|inst2|inst2|inst4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst2|inst4~4 (
// Equation(s):
// \inst16|inst2|inst2|inst4~4_combout  = ((\inst16|inst2|inst2|inst4~0_combout  & (!\inst1|inst|inst6|inst|inst2~combout  $ (\inst1|inst|inst5|inst3~combout )))) # (\inst16|inst2|inst2|inst4~2_combout )

	.dataa(!\inst16|inst2|inst2|inst4~0_combout ),
	.datab(!\inst1|inst|inst6|inst|inst2~combout ),
	.datac(!\inst1|inst|inst5|inst3~combout ),
	.datad(!\inst16|inst2|inst2|inst4~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst2|inst4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst2|inst4~4 .extended_lut = "off";
defparam \inst16|inst2|inst2|inst4~4 .lut_mask = 64'h41FF41FF41FF41FF;
defparam \inst16|inst2|inst2|inst4~4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst6|inst1|inst2 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst2|inst4~1_combout ),
	.asdata(\inst16|inst2|inst2|inst4~4_combout ),
	.clrn(!\inst4|inst16|inst19~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst6|inst1|inst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst6|inst1|inst2 .is_wysiwyg = "true";
defparam \inst4|inst6|inst1|inst2 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst|inst2|inst2~0 (
// Equation(s):
// \inst4|inst17|inst11|inst|inst2|inst2~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst15|inst1|inst2~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [12] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst14|inst1|inst2~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst7|inst1|inst2~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst6|inst1|inst2~q  ) ) )

	.dataa(!\inst4|inst6|inst1|inst2~q ),
	.datab(!\inst4|inst7|inst1|inst2~q ),
	.datac(!\inst4|inst14|inst1|inst2~q ),
	.datad(!\inst4|inst15|inst1|inst2~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [12]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst|inst2|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst|inst2|inst2~0 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst|inst2|inst2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst17|inst11|inst|inst2|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst|inst2|inst2~1 (
// Equation(s):
// \inst4|inst17|inst11|inst|inst2|inst2~1_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst13|inst1|inst2~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [12] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst12|inst1|inst2~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst5|inst1|inst2~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst4|inst1|inst2~q  ) ) )

	.dataa(!\inst4|inst4|inst1|inst2~q ),
	.datab(!\inst4|inst5|inst1|inst2~q ),
	.datac(!\inst4|inst12|inst1|inst2~q ),
	.datad(!\inst4|inst13|inst1|inst2~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [12]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst|inst2|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst|inst2|inst2~1 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst|inst2|inst2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst17|inst11|inst|inst2|inst2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst|inst2|inst2~2 (
// Equation(s):
// \inst4|inst17|inst11|inst|inst2|inst2~2_combout  = (\inst2|srom|rom_block|auto_generated|q_a [10] & ((!\inst2|srom|rom_block|auto_generated|q_a [13] & ((\inst4|inst17|inst11|inst|inst2|inst2~1_combout ))) # (\inst2|srom|rom_block|auto_generated|q_a [13] & 
// (\inst4|inst17|inst11|inst|inst2|inst2~0_combout ))))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [10]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [13]),
	.datac(!\inst4|inst17|inst11|inst|inst2|inst2~0_combout ),
	.datad(!\inst4|inst17|inst11|inst|inst2|inst2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst|inst2|inst2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst|inst2|inst2~2 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst|inst2|inst2~2 .lut_mask = 64'h0145014501450145;
defparam \inst4|inst17|inst11|inst|inst2|inst2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst|inst2|inst2 (
// Equation(s):
// \inst5|inst|inst2|inst2~combout  = ( \inst4|inst18|inst11|inst|inst2|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & ((!\inst2|srom|rom_block|auto_generated|q_a [14]) # ((\inst2|srom|rom_block|auto_generated|q_a [17] & 
// !\inst4|inst18|inst11|inst|inst2|inst2~0_combout )))) ) ) # ( !\inst4|inst18|inst11|inst|inst2|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & ((!\inst2|srom|rom_block|auto_generated|q_a [17]) # ((!\inst2|srom|rom_block|auto_generated|q_a [14]) # 
// (!\inst4|inst18|inst11|inst|inst2|inst2~0_combout )))) ) )

	.dataa(!\inst8|inst6~0_combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [17]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [14]),
	.datad(!\inst4|inst18|inst11|inst|inst2|inst2~0_combout ),
	.datae(!\inst4|inst18|inst11|inst|inst2|inst2~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst|inst2|inst2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst|inst2|inst2 .extended_lut = "off";
defparam \inst5|inst|inst2|inst2 .lut_mask = 64'hAAA8A2A0AAA8A2A0;
defparam \inst5|inst|inst2|inst2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst3|inst4~0 (
// Equation(s):
// \inst16|inst2|inst3|inst4~0_combout  = (\inst2|srom|rom_block|auto_generated|q_a [17] & !\inst19|inst1|inst~combout )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [17]),
	.datab(!\inst19|inst1|inst~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst3|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst3|inst4~0 .extended_lut = "off";
defparam \inst16|inst2|inst3|inst4~0 .lut_mask = 64'h4444444444444444;
defparam \inst16|inst2|inst3|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst3|srom|rom_block|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst1|inst5|inst2|inst1|inst4~1_combout ,\inst1|inst5|inst|inst3|inst4~1_combout ,\inst1|inst5|inst|inst2|inst4~1_combout ,\inst1|inst5|inst|inst|inst4~2_combout ,\inst1|inst5|inst|inst1|inst4~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|srom|rom_block|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .init_file = "C:/Users/sneha/Downloads/DataMem.mif";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .logical_ram_name = "lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_3r81:auto_generated|ALTSYNCRAM";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .port_a_address_width = 5;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .port_a_last_address = 31;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 32;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .port_b_address_width = 5;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a7 .mem_init0 = "FFFE0000";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst3|inst4~1 (
// Equation(s):
// \inst16|inst2|inst3|inst4~1_combout  = (!\inst19|inst1|inst~combout  & \inst3|srom|rom_block|auto_generated|q_a [7])

	.dataa(!\inst19|inst1|inst~combout ),
	.datab(!\inst3|srom|rom_block|auto_generated|q_a [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst3|inst4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst3|inst4~1 .extended_lut = "off";
defparam \inst16|inst2|inst3|inst4~1 .lut_mask = 64'h2222222222222222;
defparam \inst16|inst2|inst3|inst4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst3|inst4~2 (
// Equation(s):
// \inst16|inst2|inst3|inst4~2_combout  = ( \inst1|inst|inst4|inst2|inst~combout  & ( \inst1|inst|inst4|inst|inst~combout  & ( (!\inst4|inst17|inst11|inst|inst2|inst2~2_combout  & ((!\inst1|inst8|inst1~combout ) # 
// ((!\inst4|inst17|inst11|inst|inst1|inst2~2_combout  & !\inst1|inst8|inst2~combout )))) # (\inst4|inst17|inst11|inst|inst2|inst2~2_combout  & (!\inst4|inst17|inst11|inst|inst1|inst2~2_combout  & (!\inst1|inst8|inst1~combout  & !\inst1|inst8|inst2~combout 
// ))) ) ) ) # ( !\inst1|inst|inst4|inst2|inst~combout  & ( \inst1|inst|inst4|inst|inst~combout  & ( (!\inst4|inst17|inst11|inst|inst2|inst2~2_combout  & ((!\inst1|inst8|inst1~combout ) # ((!\inst4|inst17|inst11|inst|inst1|inst2~2_combout  & 
// !\inst1|inst8|inst2~combout )))) # (\inst4|inst17|inst11|inst|inst2|inst2~2_combout  & (!\inst4|inst17|inst11|inst|inst1|inst2~2_combout  & (!\inst1|inst8|inst1~combout  & !\inst1|inst8|inst2~combout ))) ) ) ) # ( \inst1|inst|inst4|inst2|inst~combout  & ( 
// !\inst1|inst|inst4|inst|inst~combout  & ( (!\inst4|inst17|inst11|inst|inst2|inst2~2_combout  & ((!\inst1|inst8|inst1~combout ) # ((!\inst4|inst17|inst11|inst|inst1|inst2~2_combout  & !\inst1|inst8|inst2~combout )))) # 
// (\inst4|inst17|inst11|inst|inst2|inst2~2_combout  & (!\inst4|inst17|inst11|inst|inst1|inst2~2_combout  & (!\inst1|inst8|inst1~combout  & !\inst1|inst8|inst2~combout ))) ) ) ) # ( !\inst1|inst|inst4|inst2|inst~combout  & ( 
// !\inst1|inst|inst4|inst|inst~combout  & ( (!\inst4|inst17|inst11|inst|inst2|inst2~2_combout  & ((!\inst4|inst17|inst11|inst|inst1|inst2~2_combout ) # ((!\inst1|inst8|inst1~combout ) # (!\inst1|inst8|inst2~combout )))) # 
// (\inst4|inst17|inst11|inst|inst2|inst2~2_combout  & (!\inst1|inst8|inst1~combout  & ((!\inst4|inst17|inst11|inst|inst1|inst2~2_combout ) # (!\inst1|inst8|inst2~combout )))) ) ) )

	.dataa(!\inst4|inst17|inst11|inst|inst2|inst2~2_combout ),
	.datab(!\inst4|inst17|inst11|inst|inst1|inst2~2_combout ),
	.datac(!\inst1|inst8|inst1~combout ),
	.datad(!\inst1|inst8|inst2~combout ),
	.datae(!\inst1|inst|inst4|inst2|inst~combout ),
	.dataf(!\inst1|inst|inst4|inst|inst~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst3|inst4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst3|inst4~2 .extended_lut = "off";
defparam \inst16|inst2|inst3|inst4~2 .lut_mask = 64'hFAE8E8A0E8A0E8A0;
defparam \inst16|inst2|inst3|inst4~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst7|inst1|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst3|inst4~0_combout ),
	.asdata(\inst16|inst2|inst3|inst4~6_combout ),
	.clrn(!\inst4|inst16|inst23~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst7|inst1|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst7|inst1|inst3 .is_wysiwyg = "true";
defparam \inst4|inst7|inst1|inst3 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst14|inst1|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst3|inst4~0_combout ),
	.asdata(\inst16|inst2|inst3|inst4~6_combout ),
	.clrn(!\inst4|inst16|inst21~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst14|inst1|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst14|inst1|inst3 .is_wysiwyg = "true";
defparam \inst4|inst14|inst1|inst3 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst15|inst1|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst3|inst4~0_combout ),
	.asdata(\inst16|inst2|inst3|inst4~6_combout ),
	.clrn(!\inst4|inst16|inst25~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst15|inst1|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst15|inst1|inst3 .is_wysiwyg = "true";
defparam \inst4|inst15|inst1|inst3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst18|inst11|inst|inst3|inst2~0 (
// Equation(s):
// \inst4|inst18|inst11|inst|inst3|inst2~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst15|inst1|inst3~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [16] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst14|inst1|inst3~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst7|inst1|inst3~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst6|inst1|inst3~q  ) ) )

	.dataa(!\inst4|inst6|inst1|inst3~q ),
	.datab(!\inst4|inst7|inst1|inst3~q ),
	.datac(!\inst4|inst14|inst1|inst3~q ),
	.datad(!\inst4|inst15|inst1|inst3~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [16]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst18|inst11|inst|inst3|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst18|inst11|inst|inst3|inst2~0 .extended_lut = "off";
defparam \inst4|inst18|inst11|inst|inst3|inst2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst18|inst11|inst|inst3|inst2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst4|inst1|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst3|inst4~0_combout ),
	.asdata(\inst16|inst2|inst3|inst4~6_combout ),
	.clrn(!\inst4|inst16|inst11~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst4|inst1|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst4|inst1|inst3 .is_wysiwyg = "true";
defparam \inst4|inst4|inst1|inst3 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst5|inst1|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst3|inst4~0_combout ),
	.asdata(\inst16|inst2|inst3|inst4~6_combout ),
	.clrn(!\inst4|inst16|inst15~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst5|inst1|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst5|inst1|inst3 .is_wysiwyg = "true";
defparam \inst4|inst5|inst1|inst3 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst12|inst1|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst3|inst4~0_combout ),
	.asdata(\inst16|inst2|inst3|inst4~6_combout ),
	.clrn(!\inst4|inst16|inst13~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst12|inst1|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst12|inst1|inst3 .is_wysiwyg = "true";
defparam \inst4|inst12|inst1|inst3 .power_up = "low";
// synopsys translate_on

dffeas \inst4|inst13|inst1|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst3|inst4~0_combout ),
	.asdata(\inst16|inst2|inst3|inst4~6_combout ),
	.clrn(!\inst4|inst16|inst17~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst13|inst1|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst13|inst1|inst3 .is_wysiwyg = "true";
defparam \inst4|inst13|inst1|inst3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst18|inst11|inst|inst3|inst2~1 (
// Equation(s):
// \inst4|inst18|inst11|inst|inst3|inst2~1_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst13|inst1|inst3~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [16] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst12|inst1|inst3~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst5|inst1|inst3~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [16] & ( !\inst2|srom|rom_block|auto_generated|q_a [15] & ( \inst4|inst4|inst1|inst3~q  ) ) )

	.dataa(!\inst4|inst4|inst1|inst3~q ),
	.datab(!\inst4|inst5|inst1|inst3~q ),
	.datac(!\inst4|inst12|inst1|inst3~q ),
	.datad(!\inst4|inst13|inst1|inst3~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [16]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst18|inst11|inst|inst3|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst18|inst11|inst|inst3|inst2~1 .extended_lut = "off";
defparam \inst4|inst18|inst11|inst|inst3|inst2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst18|inst11|inst|inst3|inst2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst5|inst|inst3|inst2 (
// Equation(s):
// \inst5|inst|inst3|inst2~combout  = ( \inst4|inst18|inst11|inst|inst3|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & ((!\inst2|srom|rom_block|auto_generated|q_a [14]) # ((\inst2|srom|rom_block|auto_generated|q_a [17] & 
// !\inst4|inst18|inst11|inst|inst3|inst2~0_combout )))) ) ) # ( !\inst4|inst18|inst11|inst|inst3|inst2~1_combout  & ( (!\inst8|inst6~0_combout  & ((!\inst2|srom|rom_block|auto_generated|q_a [17]) # ((!\inst2|srom|rom_block|auto_generated|q_a [14]) # 
// (!\inst4|inst18|inst11|inst|inst3|inst2~0_combout )))) ) )

	.dataa(!\inst8|inst6~0_combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [17]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [14]),
	.datad(!\inst4|inst18|inst11|inst|inst3|inst2~0_combout ),
	.datae(!\inst4|inst18|inst11|inst|inst3|inst2~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst5|inst|inst3|inst2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst5|inst|inst3|inst2 .extended_lut = "off";
defparam \inst5|inst|inst3|inst2 .lut_mask = 64'hAAA8A2A0AAA8A2A0;
defparam \inst5|inst|inst3|inst2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst3|inst4~3 (
// Equation(s):
// \inst16|inst2|inst3|inst4~3_combout  = (\inst16|inst2|inst2|inst4~0_combout  & (!\inst9|inst1|inst~combout  $ (!\inst4|inst17|inst11|inst|inst3|inst2~2_combout  $ (\inst5|inst|inst3|inst2~combout ))))

	.dataa(!\inst9|inst1|inst~combout ),
	.datab(!\inst4|inst17|inst11|inst|inst3|inst2~2_combout ),
	.datac(!\inst5|inst|inst3|inst2~combout ),
	.datad(!\inst16|inst2|inst2|inst4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst3|inst4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst3|inst4~3 .extended_lut = "off";
defparam \inst16|inst2|inst3|inst4~3 .lut_mask = 64'h0069006900690069;
defparam \inst16|inst2|inst3|inst4~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst3|inst4~4 (
// Equation(s):
// \inst16|inst2|inst3|inst4~4_combout  = (\inst16|inst2|inst2|inst4~0_combout  & (!\inst9|inst1|inst~combout  $ (!\inst4|inst17|inst11|inst|inst3|inst2~2_combout  $ (!\inst5|inst|inst3|inst2~combout ))))

	.dataa(!\inst9|inst1|inst~combout ),
	.datab(!\inst4|inst17|inst11|inst|inst3|inst2~2_combout ),
	.datac(!\inst5|inst|inst3|inst2~combout ),
	.datad(!\inst16|inst2|inst2|inst4~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst3|inst4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst3|inst4~4 .extended_lut = "off";
defparam \inst16|inst2|inst3|inst4~4 .lut_mask = 64'h0096009600960096;
defparam \inst16|inst2|inst3|inst4~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst3|inst4~6 (
// Equation(s):
// \inst16|inst2|inst3|inst4~6_combout  = ((!\inst16|inst2|inst3|inst4~2_combout  & (\inst16|inst2|inst3|inst4~3_combout )) # (\inst16|inst2|inst3|inst4~2_combout  & ((\inst16|inst2|inst3|inst4~4_combout )))) # (\inst16|inst2|inst3|inst4~1_combout )

	.dataa(!\inst16|inst2|inst3|inst4~1_combout ),
	.datab(!\inst16|inst2|inst3|inst4~2_combout ),
	.datac(!\inst16|inst2|inst3|inst4~3_combout ),
	.datad(!\inst16|inst2|inst3|inst4~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst3|inst4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst3|inst4~6 .extended_lut = "off";
defparam \inst16|inst2|inst3|inst4~6 .lut_mask = 64'h5D7F5D7F5D7F5D7F;
defparam \inst16|inst2|inst3|inst4~6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst6|inst1|inst3 (
	.clk(\CLK~input_o ),
	.d(\inst16|inst2|inst3|inst4~0_combout ),
	.asdata(\inst16|inst2|inst3|inst4~6_combout ),
	.clrn(!\inst4|inst16|inst19~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst6|inst1|inst3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst6|inst1|inst3 .is_wysiwyg = "true";
defparam \inst4|inst6|inst1|inst3 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst|inst3|inst2~0 (
// Equation(s):
// \inst4|inst17|inst11|inst|inst3|inst2~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst15|inst1|inst3~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [12] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst14|inst1|inst3~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst7|inst1|inst3~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst6|inst1|inst3~q  ) ) )

	.dataa(!\inst4|inst6|inst1|inst3~q ),
	.datab(!\inst4|inst7|inst1|inst3~q ),
	.datac(!\inst4|inst14|inst1|inst3~q ),
	.datad(!\inst4|inst15|inst1|inst3~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [12]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst|inst3|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst|inst3|inst2~0 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst|inst3|inst2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst17|inst11|inst|inst3|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst|inst3|inst2~1 (
// Equation(s):
// \inst4|inst17|inst11|inst|inst3|inst2~1_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst13|inst1|inst3~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [12] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst12|inst1|inst3~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst5|inst1|inst3~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst4|inst1|inst3~q  ) ) )

	.dataa(!\inst4|inst4|inst1|inst3~q ),
	.datab(!\inst4|inst5|inst1|inst3~q ),
	.datac(!\inst4|inst12|inst1|inst3~q ),
	.datad(!\inst4|inst13|inst1|inst3~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [12]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst|inst3|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst|inst3|inst2~1 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst|inst3|inst2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst17|inst11|inst|inst3|inst2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst|inst3|inst2~2 (
// Equation(s):
// \inst4|inst17|inst11|inst|inst3|inst2~2_combout  = (\inst2|srom|rom_block|auto_generated|q_a [10] & ((!\inst2|srom|rom_block|auto_generated|q_a [13] & ((\inst4|inst17|inst11|inst|inst3|inst2~1_combout ))) # (\inst2|srom|rom_block|auto_generated|q_a [13] & 
// (\inst4|inst17|inst11|inst|inst3|inst2~0_combout ))))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [10]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [13]),
	.datac(!\inst4|inst17|inst11|inst|inst3|inst2~0_combout ),
	.datad(!\inst4|inst17|inst11|inst|inst3|inst2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst|inst3|inst2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst|inst3|inst2~2 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst|inst3|inst2~2 .lut_mask = 64'h0145014501450145;
defparam \inst4|inst17|inst11|inst|inst3|inst2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst2|inst|inst8 (
// Equation(s):
// \inst1|inst2|inst|inst8~combout  = ( !\inst4|inst17|inst11|inst|inst3|inst2~2_combout  & ( \inst5|inst|inst3|inst2~combout  & ( (!\inst4|inst17|inst11|inst|inst2|inst2~2_combout  & (\inst5|inst|inst2|inst2~combout  & 
// (!\inst4|inst17|inst11|inst|inst1|inst2~2_combout  $ (\inst5|inst|inst1|inst2~2_combout )))) # (\inst4|inst17|inst11|inst|inst2|inst2~2_combout  & (!\inst5|inst|inst2|inst2~combout  & (!\inst4|inst17|inst11|inst|inst1|inst2~2_combout  $ 
// (\inst5|inst|inst1|inst2~2_combout )))) ) ) ) # ( \inst4|inst17|inst11|inst|inst3|inst2~2_combout  & ( !\inst5|inst|inst3|inst2~combout  & ( (!\inst4|inst17|inst11|inst|inst2|inst2~2_combout  & (\inst5|inst|inst2|inst2~combout  & 
// (!\inst4|inst17|inst11|inst|inst1|inst2~2_combout  $ (\inst5|inst|inst1|inst2~2_combout )))) # (\inst4|inst17|inst11|inst|inst2|inst2~2_combout  & (!\inst5|inst|inst2|inst2~combout  & (!\inst4|inst17|inst11|inst|inst1|inst2~2_combout  $ 
// (\inst5|inst|inst1|inst2~2_combout )))) ) ) )

	.dataa(!\inst4|inst17|inst11|inst|inst2|inst2~2_combout ),
	.datab(!\inst5|inst|inst2|inst2~combout ),
	.datac(!\inst4|inst17|inst11|inst|inst1|inst2~2_combout ),
	.datad(!\inst5|inst|inst1|inst2~2_combout ),
	.datae(!\inst4|inst17|inst11|inst|inst3|inst2~2_combout ),
	.dataf(!\inst5|inst|inst3|inst2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst2|inst|inst8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst2|inst|inst8 .extended_lut = "off";
defparam \inst1|inst2|inst|inst8 .lut_mask = 64'h0000600660060000;
defparam \inst1|inst2|inst|inst8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst2|inst1|inst8 (
// Equation(s):
// \inst1|inst2|inst1|inst8~combout  = ( \inst5|inst1|inst3|inst2~2_combout  & ( \inst4|inst17|inst11|inst1|inst3|inst2~2_combout  & ( (!\inst4|inst17|inst11|inst1|inst2|inst2~2_combout  & (!\inst5|inst1|inst2|inst2~2_combout  & 
// (!\inst4|inst17|inst11|inst1|inst1|inst2~2_combout  $ (\inst5|inst1|inst1|inst2~2_combout )))) # (\inst4|inst17|inst11|inst1|inst2|inst2~2_combout  & (\inst5|inst1|inst2|inst2~2_combout  & (!\inst4|inst17|inst11|inst1|inst1|inst2~2_combout  $ 
// (\inst5|inst1|inst1|inst2~2_combout )))) ) ) ) # ( !\inst5|inst1|inst3|inst2~2_combout  & ( !\inst4|inst17|inst11|inst1|inst3|inst2~2_combout  & ( (!\inst4|inst17|inst11|inst1|inst2|inst2~2_combout  & (!\inst5|inst1|inst2|inst2~2_combout  & 
// (!\inst4|inst17|inst11|inst1|inst1|inst2~2_combout  $ (\inst5|inst1|inst1|inst2~2_combout )))) # (\inst4|inst17|inst11|inst1|inst2|inst2~2_combout  & (\inst5|inst1|inst2|inst2~2_combout  & (!\inst4|inst17|inst11|inst1|inst1|inst2~2_combout  $ 
// (\inst5|inst1|inst1|inst2~2_combout )))) ) ) )

	.dataa(!\inst4|inst17|inst11|inst1|inst2|inst2~2_combout ),
	.datab(!\inst5|inst1|inst2|inst2~2_combout ),
	.datac(!\inst4|inst17|inst11|inst1|inst1|inst2~2_combout ),
	.datad(!\inst5|inst1|inst1|inst2~2_combout ),
	.datae(!\inst5|inst1|inst3|inst2~2_combout ),
	.dataf(!\inst4|inst17|inst11|inst1|inst3|inst2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst2|inst1|inst8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst2|inst1|inst8 .extended_lut = "off";
defparam \inst1|inst2|inst1|inst8 .lut_mask = 64'h9009000000009009;
defparam \inst1|inst2|inst1|inst8 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst2|inst4~1 (
// Equation(s):
// \inst1|inst2|inst4~1_combout  = ( \inst4|inst17|inst11|inst|inst3|inst2~2_combout  & ( \inst5|inst|inst3|inst2~combout  ) ) # ( !\inst4|inst17|inst11|inst|inst3|inst2~2_combout  & ( \inst5|inst|inst3|inst2~combout  & ( 
// (!\inst4|inst17|inst11|inst|inst2|inst2~2_combout  & (\inst5|inst|inst2|inst2~combout  & (\inst4|inst17|inst11|inst|inst1|inst2~2_combout  & !\inst5|inst|inst1|inst2~2_combout ))) # (\inst4|inst17|inst11|inst|inst2|inst2~2_combout  & 
// (((\inst4|inst17|inst11|inst|inst1|inst2~2_combout  & !\inst5|inst|inst1|inst2~2_combout )) # (\inst5|inst|inst2|inst2~combout ))) ) ) ) # ( \inst4|inst17|inst11|inst|inst3|inst2~2_combout  & ( !\inst5|inst|inst3|inst2~combout  & ( 
// (!\inst4|inst17|inst11|inst|inst2|inst2~2_combout  & (\inst5|inst|inst2|inst2~combout  & (\inst4|inst17|inst11|inst|inst1|inst2~2_combout  & !\inst5|inst|inst1|inst2~2_combout ))) # (\inst4|inst17|inst11|inst|inst2|inst2~2_combout  & 
// (((\inst4|inst17|inst11|inst|inst1|inst2~2_combout  & !\inst5|inst|inst1|inst2~2_combout )) # (\inst5|inst|inst2|inst2~combout ))) ) ) )

	.dataa(!\inst4|inst17|inst11|inst|inst2|inst2~2_combout ),
	.datab(!\inst5|inst|inst2|inst2~combout ),
	.datac(!\inst4|inst17|inst11|inst|inst1|inst2~2_combout ),
	.datad(!\inst5|inst|inst1|inst2~2_combout ),
	.datae(!\inst4|inst17|inst11|inst|inst3|inst2~2_combout ),
	.dataf(!\inst5|inst|inst3|inst2~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst2|inst4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst2|inst4~1 .extended_lut = "off";
defparam \inst1|inst2|inst4~1 .lut_mask = 64'h000017111711FFFF;
defparam \inst1|inst2|inst4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst2|inst6~0 (
// Equation(s):
// \inst1|inst2|inst6~0_combout  = (!\inst4|inst17|inst11|inst|inst|inst2~2_combout  & (!\inst4|inst17|inst11|inst1|inst|inst2~2_combout  $ ((\inst5|inst1|inst|inst2~2_combout )))) # (\inst4|inst17|inst11|inst|inst|inst2~2_combout  & 
// (\inst5|inst|inst|inst2~2_combout  & (!\inst4|inst17|inst11|inst1|inst|inst2~2_combout  $ (\inst5|inst1|inst|inst2~2_combout ))))

	.dataa(!\inst4|inst17|inst11|inst1|inst|inst2~2_combout ),
	.datab(!\inst5|inst1|inst|inst2~2_combout ),
	.datac(!\inst4|inst17|inst11|inst|inst|inst2~2_combout ),
	.datad(!\inst5|inst|inst|inst2~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst2|inst6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst2|inst6~0 .extended_lut = "off";
defparam \inst1|inst2|inst6~0 .lut_mask = 64'h9099909990999099;
defparam \inst1|inst2|inst6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst2|inst4~2 (
// Equation(s):
// \inst1|inst2|inst4~2_combout  = ( !\inst1|inst2|inst4~1_combout  & ( \inst1|inst2|inst6~0_combout  & ( (!\inst1|inst2|inst|inst8~combout ) # ((!\inst4|inst17|inst11|inst|inst|inst2~2_combout  & ((!\inst1|inst2|inst1|inst8~combout ) # 
// (\inst5|inst|inst|inst2~2_combout ))) # (\inst4|inst17|inst11|inst|inst|inst2~2_combout  & (\inst5|inst|inst|inst2~2_combout  & !\inst1|inst2|inst1|inst8~combout ))) ) ) ) # ( !\inst1|inst2|inst4~1_combout  & ( !\inst1|inst2|inst6~0_combout  & ( 
// (!\inst4|inst17|inst11|inst|inst|inst2~2_combout ) # ((!\inst1|inst2|inst|inst8~combout ) # (\inst5|inst|inst|inst2~2_combout )) ) ) )

	.dataa(!\inst4|inst17|inst11|inst|inst|inst2~2_combout ),
	.datab(!\inst5|inst|inst|inst2~2_combout ),
	.datac(!\inst1|inst2|inst|inst8~combout ),
	.datad(!\inst1|inst2|inst1|inst8~combout ),
	.datae(!\inst1|inst2|inst4~1_combout ),
	.dataf(!\inst1|inst2|inst6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst2|inst4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst2|inst4~2 .extended_lut = "off";
defparam \inst1|inst2|inst4~2 .lut_mask = 64'hFBFB0000FBF20000;
defparam \inst1|inst2|inst4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \inst3|srom|rom_block|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst1|inst5|inst2|inst1|inst4~1_combout ,\inst1|inst5|inst|inst3|inst4~1_combout ,\inst1|inst5|inst|inst2|inst4~1_combout ,\inst1|inst5|inst|inst|inst4~2_combout ,\inst1|inst5|inst|inst1|inst4~2_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst3|srom|rom_block|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .init_file = "C:/Users/sneha/Downloads/DataMem.mif";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .logical_ram_name = "lpm_rom:inst3|altrom:srom|altsyncram:rom_block|altsyncram_3r81:auto_generated|ALTSYNCRAM";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \inst3|srom|rom_block|auto_generated|ram_block1a0 .mem_init0 = "21B9D709";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst|inst1|inst4~1 (
// Equation(s):
// \inst16|inst|inst1|inst4~1_combout  = ( \inst19|inst1|inst~combout  & ( \inst3|srom|rom_block|auto_generated|q_a [0] & ( ((\inst1|inst5|inst|inst1|inst4~0_combout  & ((!\inst1|inst2|inst4~2_combout ) # (\inst1|inst2|inst4~0_combout )))) # 
// (\inst1|inst5|inst|inst1|inst4~1_combout ) ) ) ) # ( !\inst19|inst1|inst~combout  & ( \inst3|srom|rom_block|auto_generated|q_a [0] ) ) # ( \inst19|inst1|inst~combout  & ( !\inst3|srom|rom_block|auto_generated|q_a [0] & ( 
// ((\inst1|inst5|inst|inst1|inst4~0_combout  & ((!\inst1|inst2|inst4~2_combout ) # (\inst1|inst2|inst4~0_combout )))) # (\inst1|inst5|inst|inst1|inst4~1_combout ) ) ) )

	.dataa(!\inst1|inst2|inst4~0_combout ),
	.datab(!\inst1|inst2|inst4~2_combout ),
	.datac(!\inst1|inst5|inst|inst1|inst4~0_combout ),
	.datad(!\inst1|inst5|inst|inst1|inst4~1_combout ),
	.datae(!\inst19|inst1|inst~combout ),
	.dataf(!\inst3|srom|rom_block|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst|inst1|inst4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst|inst1|inst4~1 .extended_lut = "off";
defparam \inst16|inst|inst1|inst4~1 .lut_mask = 64'h00000DFFFFFF0DFF;
defparam \inst16|inst|inst1|inst4~1 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|inst6|inst|inst (
	.clk(\CLK~input_o ),
	.d(\inst16|inst|inst1|inst4~0_combout ),
	.asdata(\inst16|inst|inst1|inst4~1_combout ),
	.clrn(!\inst4|inst16|inst19~0_combout ),
	.aload(gnd),
	.sclr(!\inst8|inst2~0_combout ),
	.sload(\inst19|inst|inst~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|inst6|inst|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|inst6|inst|inst .is_wysiwyg = "true";
defparam \inst4|inst6|inst|inst .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst1|inst|inst2~0 (
// Equation(s):
// \inst4|inst17|inst11|inst1|inst|inst2~0_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst15|inst|inst~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [12] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst14|inst|inst~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst7|inst|inst~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst6|inst|inst~q  ) ) )

	.dataa(!\inst4|inst6|inst|inst~q ),
	.datab(!\inst4|inst7|inst|inst~q ),
	.datac(!\inst4|inst14|inst|inst~q ),
	.datad(!\inst4|inst15|inst|inst~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [12]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst1|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst1|inst|inst2~0 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst1|inst|inst2~0 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst17|inst11|inst1|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst1|inst|inst2~1 (
// Equation(s):
// \inst4|inst17|inst11|inst1|inst|inst2~1_combout  = ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst13|inst|inst~q  ) ) ) # ( !\inst2|srom|rom_block|auto_generated|q_a [12] & ( 
// \inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst12|inst|inst~q  ) ) ) # ( \inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst5|inst|inst~q  ) ) ) # ( 
// !\inst2|srom|rom_block|auto_generated|q_a [12] & ( !\inst2|srom|rom_block|auto_generated|q_a [11] & ( \inst4|inst4|inst|inst~q  ) ) )

	.dataa(!\inst4|inst4|inst|inst~q ),
	.datab(!\inst4|inst5|inst|inst~q ),
	.datac(!\inst4|inst12|inst|inst~q ),
	.datad(!\inst4|inst13|inst|inst~q ),
	.datae(!\inst2|srom|rom_block|auto_generated|q_a [12]),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst1|inst|inst2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst1|inst|inst2~1 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst1|inst|inst2~1 .lut_mask = 64'h555533330F0F00FF;
defparam \inst4|inst17|inst11|inst1|inst|inst2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|inst17|inst11|inst1|inst|inst2~2 (
// Equation(s):
// \inst4|inst17|inst11|inst1|inst|inst2~2_combout  = (\inst2|srom|rom_block|auto_generated|q_a [10] & ((!\inst2|srom|rom_block|auto_generated|q_a [13] & ((\inst4|inst17|inst11|inst1|inst|inst2~1_combout ))) # (\inst2|srom|rom_block|auto_generated|q_a [13] & 
// (\inst4|inst17|inst11|inst1|inst|inst2~0_combout ))))

	.dataa(!\inst4|inst17|inst11|inst1|inst|inst2~0_combout ),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [10]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [13]),
	.datad(!\inst4|inst17|inst11|inst1|inst|inst2~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|inst17|inst11|inst1|inst|inst2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|inst17|inst11|inst1|inst|inst2~2 .extended_lut = "off";
defparam \inst4|inst17|inst11|inst1|inst|inst2~2 .lut_mask = 64'h0131013101310131;
defparam \inst4|inst17|inst11|inst1|inst|inst2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst2|inst|inst3|inst30~0 (
// Equation(s):
// \inst1|inst2|inst|inst3|inst30~0_combout  = (!\inst4|inst17|inst11|inst|inst|inst2~2_combout  & \inst5|inst|inst|inst2~2_combout )

	.dataa(!\inst4|inst17|inst11|inst|inst|inst2~2_combout ),
	.datab(!\inst5|inst|inst|inst2~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst2|inst|inst3|inst30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst2|inst|inst3|inst30~0 .extended_lut = "off";
defparam \inst1|inst2|inst|inst3|inst30~0 .lut_mask = 64'h2222222222222222;
defparam \inst1|inst2|inst|inst3|inst30~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst2|inst1|inst11~0 (
// Equation(s):
// \inst1|inst2|inst1|inst11~0_combout  = ( \inst5|inst1|inst3|inst2~2_combout  & ( \inst4|inst17|inst11|inst1|inst3|inst2~2_combout  & ( (!\inst4|inst17|inst11|inst1|inst2|inst2~2_combout  & (!\inst5|inst1|inst2|inst2~2_combout  & 
// (\inst4|inst17|inst11|inst1|inst1|inst2~2_combout  & !\inst5|inst1|inst1|inst2~2_combout ))) # (\inst4|inst17|inst11|inst1|inst2|inst2~2_combout  & ((!\inst5|inst1|inst2|inst2~2_combout ) # ((\inst4|inst17|inst11|inst1|inst1|inst2~2_combout  & 
// !\inst5|inst1|inst1|inst2~2_combout )))) ) ) ) # ( !\inst5|inst1|inst3|inst2~2_combout  & ( \inst4|inst17|inst11|inst1|inst3|inst2~2_combout  ) ) # ( !\inst5|inst1|inst3|inst2~2_combout  & ( !\inst4|inst17|inst11|inst1|inst3|inst2~2_combout  & ( 
// (!\inst4|inst17|inst11|inst1|inst2|inst2~2_combout  & (!\inst5|inst1|inst2|inst2~2_combout  & (\inst4|inst17|inst11|inst1|inst1|inst2~2_combout  & !\inst5|inst1|inst1|inst2~2_combout ))) # (\inst4|inst17|inst11|inst1|inst2|inst2~2_combout  & 
// ((!\inst5|inst1|inst2|inst2~2_combout ) # ((\inst4|inst17|inst11|inst1|inst1|inst2~2_combout  & !\inst5|inst1|inst1|inst2~2_combout )))) ) ) )

	.dataa(!\inst4|inst17|inst11|inst1|inst2|inst2~2_combout ),
	.datab(!\inst5|inst1|inst2|inst2~2_combout ),
	.datac(!\inst4|inst17|inst11|inst1|inst1|inst2~2_combout ),
	.datad(!\inst5|inst1|inst1|inst2~2_combout ),
	.datae(!\inst5|inst1|inst3|inst2~2_combout ),
	.dataf(!\inst4|inst17|inst11|inst1|inst3|inst2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst2|inst1|inst11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst2|inst1|inst11~0 .extended_lut = "off";
defparam \inst1|inst2|inst1|inst11~0 .lut_mask = 64'h4D440000FFFF4D44;
defparam \inst1|inst2|inst1|inst11~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|inst2|inst4~0 (
// Equation(s):
// \inst1|inst2|inst4~0_combout  = ( \inst1|inst2|inst1|inst8~combout  & ( \inst1|inst2|inst1|inst11~0_combout  & ( (!\inst1|inst2|inst|inst3|inst30~0_combout  & \inst1|inst2|inst|inst8~combout ) ) ) ) # ( !\inst1|inst2|inst1|inst8~combout  & ( 
// \inst1|inst2|inst1|inst11~0_combout  & ( (!\inst1|inst2|inst|inst3|inst30~0_combout  & \inst1|inst2|inst|inst8~combout ) ) ) ) # ( \inst1|inst2|inst1|inst8~combout  & ( !\inst1|inst2|inst1|inst11~0_combout  & ( 
// (\inst4|inst17|inst11|inst1|inst|inst2~2_combout  & (!\inst5|inst1|inst|inst2~2_combout  & (!\inst1|inst2|inst|inst3|inst30~0_combout  & \inst1|inst2|inst|inst8~combout ))) ) ) )

	.dataa(!\inst4|inst17|inst11|inst1|inst|inst2~2_combout ),
	.datab(!\inst5|inst1|inst|inst2~2_combout ),
	.datac(!\inst1|inst2|inst|inst3|inst30~0_combout ),
	.datad(!\inst1|inst2|inst|inst8~combout ),
	.datae(!\inst1|inst2|inst1|inst8~combout ),
	.dataf(!\inst1|inst2|inst1|inst11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|inst2|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|inst2|inst4~0 .extended_lut = "off";
defparam \inst1|inst2|inst4~0 .lut_mask = 64'h0000004000F000F0;
defparam \inst1|inst2|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst8|inst32~1 (
// Equation(s):
// \inst8|inst32~1_combout  = (!\inst2|srom|rom_block|auto_generated|q_a [1] & (\inst2|srom|rom_block|auto_generated|q_a [3] & (\inst2|srom|rom_block|auto_generated|q_a [0] & !\inst2|srom|rom_block|auto_generated|q_a [2])))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [1]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [3]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [0]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst32~1 .extended_lut = "off";
defparam \inst8|inst32~1 .lut_mask = 64'h0200020002000200;
defparam \inst8|inst32~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb inst14(
// Equation(s):
// \inst14~combout  = ( \inst1|inst5|inst|inst1|inst4~1_combout  & ( \inst8|inst32~1_combout  ) ) # ( !\inst1|inst5|inst|inst1|inst4~1_combout  & ( (\inst8|inst32~1_combout  & (\inst1|inst5|inst|inst1|inst4~0_combout  & ((!\inst1|inst2|inst4~2_combout ) # 
// (\inst1|inst2|inst4~0_combout )))) ) )

	.dataa(!\inst1|inst2|inst4~0_combout ),
	.datab(!\inst8|inst32~1_combout ),
	.datac(!\inst1|inst2|inst4~2_combout ),
	.datad(!\inst1|inst5|inst|inst1|inst4~0_combout ),
	.datae(!\inst1|inst5|inst|inst1|inst4~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam inst14.extended_lut = "off";
defparam inst14.lut_mask = 64'h0031333300313333;
defparam inst14.shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst12|inst1|inst2|inst2 (
// Equation(s):
// \inst12|inst1|inst2|inst2~combout  = !\inst|inst|inst|inst1~q  $ (!\K[1]~input_o  $ (((\K[0]~input_o ) # (\inst|inst|inst|inst~q ))))

	.dataa(!\inst|inst|inst|inst1~q ),
	.datab(!\inst|inst|inst|inst~q ),
	.datac(!\K[1]~input_o ),
	.datad(!\K[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst12|inst1|inst2|inst2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst12|inst1|inst2|inst2 .extended_lut = "off";
defparam \inst12|inst1|inst2|inst2 .lut_mask = 64'h69A569A569A569A5;
defparam \inst12|inst1|inst2|inst2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|inst1|inst1|inst2~0 (
// Equation(s):
// \inst7|inst1|inst1|inst2~0_combout  = ( !\inst14~combout  & ( (((!\inst8|inst32~0_combout  & (\inst12|inst1|inst2|inst2~combout )) # (\inst8|inst32~0_combout  & ((\inst2|srom|rom_block|auto_generated|q_a [5]))))) ) ) # ( \inst14~combout  & ( 
// !\inst2|srom|rom_block|auto_generated|q_a [5] $ (((!\inst|inst|inst|inst1~q  $ (((\inst|inst|inst|inst~q  & \inst2|srom|rom_block|auto_generated|q_a [4])))) # (\inst8|inst32~0_combout ))) ) )

	.dataa(!\inst|inst|inst|inst~q ),
	.datab(!\inst|inst|inst|inst1~q ),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [4]),
	.datad(!\inst8|inst32~0_combout ),
	.datae(!\inst14~combout ),
	.dataf(!\inst2|srom|rom_block|auto_generated|q_a [5]),
	.datag(!\inst12|inst1|inst2|inst2~combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst1|inst1|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst1|inst1|inst2~0 .extended_lut = "on";
defparam \inst7|inst1|inst1|inst2~0 .lut_mask = 64'h0F0036000FFFC9FF;
defparam \inst7|inst1|inst1|inst2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|inst|inst|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst7|inst1|inst1|inst2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst|inst1 .is_wysiwyg = "true";
defparam \inst|inst|inst|inst1 .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a4 .mem_init0 = "0005BE5A";
// synopsys translate_on

cyclonev_lcell_comb \inst7|inst1|inst|inst2~0 (
// Equation(s):
// \inst7|inst1|inst|inst2~0_combout  = ( \K[0]~input_o  & ( (!\inst8|inst32~0_combout  & (!\inst|inst|inst|inst~q  $ (((!\inst2|srom|rom_block|auto_generated|q_a [4]) # (!\inst14~combout ))))) # (\inst8|inst32~0_combout  & 
// (\inst2|srom|rom_block|auto_generated|q_a [4])) ) ) # ( !\K[0]~input_o  & ( (!\inst8|inst32~0_combout  & (!\inst|inst|inst|inst~q  $ (((!\inst2|srom|rom_block|auto_generated|q_a [4] & \inst14~combout ))))) # (\inst8|inst32~0_combout  & 
// (\inst2|srom|rom_block|auto_generated|q_a [4])) ) )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [4]),
	.datab(!\inst14~combout ),
	.datac(!\inst8|inst32~0_combout ),
	.datad(!\inst|inst|inst|inst~q ),
	.datae(!\K[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst1|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst1|inst|inst2~0 .extended_lut = "off";
defparam \inst7|inst1|inst|inst2~0 .lut_mask = 64'hD52515E5D52515E5;
defparam \inst7|inst1|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst|inst|inst|inst (
	.clk(\CLK~input_o ),
	.d(\inst7|inst1|inst|inst2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst|inst|inst|inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst|inst|inst|inst .is_wysiwyg = "true";
defparam \inst|inst|inst|inst .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \inst2|srom|rom_block|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\inst|inst|inst1|inst~q ,\inst|inst|inst|inst3~q ,\inst|inst|inst|inst2~q ,\inst|inst|inst|inst1~q ,\inst|inst|inst|inst~q }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst2|srom|rom_block|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .init_file = "C:/Users/sneha/Downloads/InstrMem.mif";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .logical_ram_name = "lpm_rom:inst2|altrom:srom|altsyncram:rom_block|altsyncram_3191:auto_generated|ALTSYNCRAM";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .port_a_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .port_a_last_address = 31;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 32;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .port_a_logical_ram_width = 20;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .port_b_address_width = 5;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \inst2|srom|rom_block|auto_generated|ram_block1a1 .mem_init0 = "001B918E";
// synopsys translate_on

cyclonev_lcell_comb \inst8|inst32~0 (
// Equation(s):
// \inst8|inst32~0_combout  = (\inst2|srom|rom_block|auto_generated|q_a [1] & (\inst2|srom|rom_block|auto_generated|q_a [3] & (!\inst2|srom|rom_block|auto_generated|q_a [0] & !\inst2|srom|rom_block|auto_generated|q_a [2])))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [1]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [3]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [0]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst32~0 .extended_lut = "off";
defparam \inst8|inst32~0 .lut_mask = 64'h1000100010001000;
defparam \inst8|inst32~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst8|inst13~0 (
// Equation(s):
// \inst8|inst13~0_combout  = (!\inst2|srom|rom_block|auto_generated|q_a [3] & (!\inst2|srom|rom_block|auto_generated|q_a [2] & ((!\inst2|srom|rom_block|auto_generated|q_a [1]) # (!\inst2|srom|rom_block|auto_generated|q_a [0]))))

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [1]),
	.datab(!\inst2|srom|rom_block|auto_generated|q_a [3]),
	.datac(!\inst2|srom|rom_block|auto_generated|q_a [0]),
	.datad(!\inst2|srom|rom_block|auto_generated|q_a [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst8|inst13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst8|inst13~0 .extended_lut = "off";
defparam \inst8|inst13~0 .lut_mask = 64'hC800C800C800C800;
defparam \inst8|inst13~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst7|inst|inst|inst2~0 (
// Equation(s):
// \inst7|inst|inst|inst2~0_combout  = ( \inst1|inst5|inst|inst1|inst4~1_combout  & ( !\inst8|inst32~0_combout  & ( !\inst8|inst32~1_combout  ) ) ) # ( !\inst1|inst5|inst|inst1|inst4~1_combout  & ( !\inst8|inst32~0_combout  & ( (!\inst8|inst32~1_combout ) # 
// ((!\inst1|inst5|inst|inst1|inst4~0_combout ) # ((!\inst1|inst2|inst4~0_combout  & \inst1|inst2|inst4~2_combout ))) ) ) )

	.dataa(!\inst1|inst2|inst4~0_combout ),
	.datab(!\inst8|inst32~1_combout ),
	.datac(!\inst1|inst2|inst4~2_combout ),
	.datad(!\inst1|inst5|inst|inst1|inst4~0_combout ),
	.datae(!\inst1|inst5|inst|inst1|inst4~1_combout ),
	.dataf(!\inst8|inst32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst7|inst|inst|inst2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst7|inst|inst|inst2~0 .extended_lut = "off";
defparam \inst7|inst|inst|inst2~0 .lut_mask = 64'hFFCECCCC00000000;
defparam \inst7|inst|inst|inst2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst3|inst4~5 (
// Equation(s):
// \inst16|inst2|inst3|inst4~5_combout  = ( \inst16|inst2|inst3|inst4~3_combout  & ( \inst16|inst2|inst3|inst4~4_combout  & ( (\inst16|inst2|inst3|inst4~0_combout ) # (\inst19|inst|inst~combout ) ) ) ) # ( !\inst16|inst2|inst3|inst4~3_combout  & ( 
// \inst16|inst2|inst3|inst4~4_combout  & ( (!\inst19|inst|inst~combout  & (\inst16|inst2|inst3|inst4~0_combout )) # (\inst19|inst|inst~combout  & (((\inst16|inst2|inst3|inst4~2_combout ) # (\inst16|inst2|inst3|inst4~1_combout )))) ) ) ) # ( 
// \inst16|inst2|inst3|inst4~3_combout  & ( !\inst16|inst2|inst3|inst4~4_combout  & ( (!\inst19|inst|inst~combout  & (\inst16|inst2|inst3|inst4~0_combout )) # (\inst19|inst|inst~combout  & (((!\inst16|inst2|inst3|inst4~2_combout ) # 
// (\inst16|inst2|inst3|inst4~1_combout )))) ) ) ) # ( !\inst16|inst2|inst3|inst4~3_combout  & ( !\inst16|inst2|inst3|inst4~4_combout  & ( (!\inst19|inst|inst~combout  & (\inst16|inst2|inst3|inst4~0_combout )) # (\inst19|inst|inst~combout  & 
// ((\inst16|inst2|inst3|inst4~1_combout ))) ) ) )

	.dataa(!\inst19|inst|inst~combout ),
	.datab(!\inst16|inst2|inst3|inst4~0_combout ),
	.datac(!\inst16|inst2|inst3|inst4~1_combout ),
	.datad(!\inst16|inst2|inst3|inst4~2_combout ),
	.datae(!\inst16|inst2|inst3|inst4~3_combout ),
	.dataf(!\inst16|inst2|inst3|inst4~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst3|inst4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst3|inst4~5 .extended_lut = "off";
defparam \inst16|inst2|inst3|inst4~5 .lut_mask = 64'h2727772727777777;
defparam \inst16|inst2|inst3|inst4~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst2|inst4~3 (
// Equation(s):
// \inst16|inst2|inst2|inst4~3_combout  = ( \inst16|inst2|inst2|inst4~1_combout  & ( \inst16|inst2|inst2|inst4~2_combout  ) ) # ( !\inst16|inst2|inst2|inst4~1_combout  & ( \inst16|inst2|inst2|inst4~2_combout  & ( \inst19|inst|inst~combout  ) ) ) # ( 
// \inst16|inst2|inst2|inst4~1_combout  & ( !\inst16|inst2|inst2|inst4~2_combout  & ( (!\inst19|inst|inst~combout ) # ((\inst16|inst2|inst2|inst4~0_combout  & (!\inst1|inst|inst6|inst|inst2~combout  $ (\inst1|inst|inst5|inst3~combout )))) ) ) ) # ( 
// !\inst16|inst2|inst2|inst4~1_combout  & ( !\inst16|inst2|inst2|inst4~2_combout  & ( (\inst19|inst|inst~combout  & (\inst16|inst2|inst2|inst4~0_combout  & (!\inst1|inst|inst6|inst|inst2~combout  $ (\inst1|inst|inst5|inst3~combout )))) ) ) )

	.dataa(!\inst19|inst|inst~combout ),
	.datab(!\inst16|inst2|inst2|inst4~0_combout ),
	.datac(!\inst1|inst|inst6|inst|inst2~combout ),
	.datad(!\inst1|inst|inst5|inst3~combout ),
	.datae(!\inst16|inst2|inst2|inst4~1_combout ),
	.dataf(!\inst16|inst2|inst2|inst4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst2|inst4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst2|inst4~3 .extended_lut = "off";
defparam \inst16|inst2|inst2|inst4~3 .lut_mask = 64'h1001BAAB5555FFFF;
defparam \inst16|inst2|inst2|inst4~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst|inst4~3 (
// Equation(s):
// \inst16|inst2|inst|inst4~3_combout  = (!\inst19|inst|inst~combout  & (\inst16|inst2|inst|inst4~0_combout )) # (\inst19|inst|inst~combout  & ((\inst16|inst2|inst|inst4~2_combout )))

	.dataa(!\inst19|inst|inst~combout ),
	.datab(!\inst16|inst2|inst|inst4~0_combout ),
	.datac(!\inst16|inst2|inst|inst4~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst|inst4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst|inst4~3 .extended_lut = "off";
defparam \inst16|inst2|inst|inst4~3 .lut_mask = 64'h2727272727272727;
defparam \inst16|inst2|inst|inst4~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst2|inst1|inst4~2 (
// Equation(s):
// \inst16|inst2|inst1|inst4~2_combout  = (!\inst19|inst|inst~combout  & (\inst16|inst2|inst1|inst4~0_combout )) # (\inst19|inst|inst~combout  & ((\inst16|inst2|inst1|inst4~1_combout )))

	.dataa(!\inst19|inst|inst~combout ),
	.datab(!\inst16|inst2|inst1|inst4~0_combout ),
	.datac(!\inst16|inst2|inst1|inst4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst2|inst1|inst4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst2|inst1|inst4~2 .extended_lut = "off";
defparam \inst16|inst2|inst1|inst4~2 .lut_mask = 64'h2727272727272727;
defparam \inst16|inst2|inst1|inst4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst|inst3|inst4~0 (
// Equation(s):
// \inst16|inst|inst3|inst4~0_combout  = ( \inst3|srom|rom_block|auto_generated|q_a [3] & ( (!\inst19|inst|inst~combout  & (\inst2|srom|rom_block|auto_generated|q_a [13] & (!\inst19|inst1|inst~combout ))) # (\inst19|inst|inst~combout  & 
// (((!\inst19|inst1|inst~combout ) # (\inst1|inst5|inst|inst3|inst4~1_combout )))) ) ) # ( !\inst3|srom|rom_block|auto_generated|q_a [3] & ( (!\inst19|inst|inst~combout  & (\inst2|srom|rom_block|auto_generated|q_a [13] & (!\inst19|inst1|inst~combout ))) # 
// (\inst19|inst|inst~combout  & (((\inst19|inst1|inst~combout  & \inst1|inst5|inst|inst3|inst4~1_combout )))) ) )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [13]),
	.datab(!\inst19|inst|inst~combout ),
	.datac(!\inst19|inst1|inst~combout ),
	.datad(!\inst1|inst5|inst|inst3|inst4~1_combout ),
	.datae(!\inst3|srom|rom_block|auto_generated|q_a [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst|inst3|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst|inst3|inst4~0 .extended_lut = "off";
defparam \inst16|inst|inst3|inst4~0 .lut_mask = 64'h4043707340437073;
defparam \inst16|inst|inst3|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst|inst2|inst4~2 (
// Equation(s):
// \inst16|inst|inst2|inst4~2_combout  = (!\inst19|inst|inst~combout  & (\inst16|inst|inst2|inst4~0_combout )) # (\inst19|inst|inst~combout  & ((\inst16|inst|inst2|inst4~1_combout )))

	.dataa(!\inst19|inst|inst~combout ),
	.datab(!\inst16|inst|inst2|inst4~0_combout ),
	.datac(!\inst16|inst|inst2|inst4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst|inst2|inst4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst|inst2|inst4~2 .extended_lut = "off";
defparam \inst16|inst|inst2|inst4~2 .lut_mask = 64'h2727272727272727;
defparam \inst16|inst|inst2|inst4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst|inst|inst4~0 (
// Equation(s):
// \inst16|inst|inst|inst4~0_combout  = ( \inst1|inst5|inst|inst|inst4~1_combout  & ( \inst3|srom|rom_block|auto_generated|q_a [1] & ( ((\inst2|srom|rom_block|auto_generated|q_a [11] & !\inst19|inst1|inst~combout )) # (\inst19|inst|inst~combout ) ) ) ) # ( 
// !\inst1|inst5|inst|inst|inst4~1_combout  & ( \inst3|srom|rom_block|auto_generated|q_a [1] & ( (!\inst19|inst|inst~combout  & (\inst2|srom|rom_block|auto_generated|q_a [11] & (!\inst19|inst1|inst~combout ))) # (\inst19|inst|inst~combout  & 
// (((!\inst19|inst1|inst~combout ) # (\inst1|inst5|inst|inst|inst4~0_combout )))) ) ) ) # ( \inst1|inst5|inst|inst|inst4~1_combout  & ( !\inst3|srom|rom_block|auto_generated|q_a [1] & ( (!\inst19|inst|inst~combout  & 
// (\inst2|srom|rom_block|auto_generated|q_a [11] & !\inst19|inst1|inst~combout )) # (\inst19|inst|inst~combout  & ((\inst19|inst1|inst~combout ))) ) ) ) # ( !\inst1|inst5|inst|inst|inst4~1_combout  & ( !\inst3|srom|rom_block|auto_generated|q_a [1] & ( 
// (!\inst19|inst|inst~combout  & (\inst2|srom|rom_block|auto_generated|q_a [11] & (!\inst19|inst1|inst~combout ))) # (\inst19|inst|inst~combout  & (((\inst19|inst1|inst~combout  & \inst1|inst5|inst|inst|inst4~0_combout )))) ) ) )

	.dataa(!\inst2|srom|rom_block|auto_generated|q_a [11]),
	.datab(!\inst19|inst|inst~combout ),
	.datac(!\inst19|inst1|inst~combout ),
	.datad(!\inst1|inst5|inst|inst|inst4~0_combout ),
	.datae(!\inst1|inst5|inst|inst|inst4~1_combout ),
	.dataf(!\inst3|srom|rom_block|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst|inst|inst4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst|inst|inst4~0 .extended_lut = "off";
defparam \inst16|inst|inst|inst4~0 .lut_mask = 64'h4043434370737373;
defparam \inst16|inst|inst|inst4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst16|inst|inst1|inst4~2 (
// Equation(s):
// \inst16|inst|inst1|inst4~2_combout  = (!\inst19|inst|inst~combout  & (\inst16|inst|inst1|inst4~0_combout )) # (\inst19|inst|inst~combout  & ((\inst16|inst|inst1|inst4~1_combout )))

	.dataa(!\inst19|inst|inst~combout ),
	.datab(!\inst16|inst|inst1|inst4~0_combout ),
	.datac(!\inst16|inst|inst1|inst4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst16|inst|inst1|inst4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst16|inst|inst1|inst4~2 .extended_lut = "off";
defparam \inst16|inst|inst1|inst4~2 .lut_mask = 64'h2727272727272727;
defparam \inst16|inst|inst1|inst4~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \K[7]~input (
	.i(K[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\K[7]~input_o ));
// synopsys translate_off
defparam \K[7]~input .bus_hold = "false";
defparam \K[7]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \K[6]~input (
	.i(K[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\K[6]~input_o ));
// synopsys translate_off
defparam \K[6]~input .bus_hold = "false";
defparam \K[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \K[5]~input (
	.i(K[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\K[5]~input_o ));
// synopsys translate_off
defparam \K[5]~input .bus_hold = "false";
defparam \K[5]~input .simulate_z_as = "z";
// synopsys translate_on

assign jump = \jump~output_o ;

assign datawriteenable = \datawriteenable~output_o ;

assign enableinstructionmemory = \enableinstructionmemory~output_o ;

assign enableregisterwrite = \enableregisterwrite~output_o ;

assign pcwrite = \pcwrite~output_o ;

assign aluselect = \aluselect~output_o ;

assign bselectforalu = \bselectforalu~output_o ;

assign branch = \branch~output_o ;

assign branchcondition = \branchcondition~output_o ;

assign branchorjump = \branchorjump~output_o ;

assign regularorspecial = \regularorspecial~output_o ;

assign selwritedata = \selwritedata~output_o ;

assign DATA[7] = \DATA[7]~output_o ;

assign DATA[6] = \DATA[6]~output_o ;

assign DATA[5] = \DATA[5]~output_o ;

assign DATA[4] = \DATA[4]~output_o ;

assign DATA[3] = \DATA[3]~output_o ;

assign DATA[2] = \DATA[2]~output_o ;

assign DATA[1] = \DATA[1]~output_o ;

assign DATA[0] = \DATA[0]~output_o ;

assign INST_ADD[4] = \INST_ADD[4]~output_o ;

assign INST_ADD[3] = \INST_ADD[3]~output_o ;

assign INST_ADD[2] = \INST_ADD[2]~output_o ;

assign INST_ADD[1] = \INST_ADD[1]~output_o ;

assign INST_ADD[0] = \INST_ADD[0]~output_o ;

assign INSTRUCION[19] = \INSTRUCION[19]~output_o ;

assign INSTRUCION[18] = \INSTRUCION[18]~output_o ;

assign INSTRUCION[17] = \INSTRUCION[17]~output_o ;

assign INSTRUCION[16] = \INSTRUCION[16]~output_o ;

assign INSTRUCION[15] = \INSTRUCION[15]~output_o ;

assign INSTRUCION[14] = \INSTRUCION[14]~output_o ;

assign INSTRUCION[13] = \INSTRUCION[13]~output_o ;

assign INSTRUCION[12] = \INSTRUCION[12]~output_o ;

assign INSTRUCION[11] = \INSTRUCION[11]~output_o ;

assign INSTRUCION[10] = \INSTRUCION[10]~output_o ;

assign INSTRUCION[9] = \INSTRUCION[9]~output_o ;

assign INSTRUCION[8] = \INSTRUCION[8]~output_o ;

assign INSTRUCION[7] = \INSTRUCION[7]~output_o ;

assign INSTRUCION[6] = \INSTRUCION[6]~output_o ;

assign INSTRUCION[5] = \INSTRUCION[5]~output_o ;

assign INSTRUCION[4] = \INSTRUCION[4]~output_o ;

assign INSTRUCION[3] = \INSTRUCION[3]~output_o ;

assign INSTRUCION[2] = \INSTRUCION[2]~output_o ;

assign INSTRUCION[1] = \INSTRUCION[1]~output_o ;

assign INSTRUCION[0] = \INSTRUCION[0]~output_o ;

endmodule
