{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749933893089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749933893090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 15 03:44:52 2025 " "Processing started: Sun Jun 15 03:44:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749933893090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749933893090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm -c alarm " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm -c alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749933893090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1749933893508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegencoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegencoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegEncoder " "Found entity 1: SevenSegEncoder" {  } { { "SevenSegEncoder.sv" "" { Text "D:/Clock/SevenSegEncoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitsplitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitsplitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitSplitter " "Found entity 1: DigitSplitter" {  } { { "DigitSplitter.sv" "" { Text "D:/Clock/DigitSplitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893567 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(12) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(12)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 12 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749933893569 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(13) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(13)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 13 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749933893569 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(14) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(14)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 14 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749933893569 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(15) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(15)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 15 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749933893569 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(17) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(17)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 17 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749933893569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockpins.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockpins.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockPins " "Found entity 1: ClockPins" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tickcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tickcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TickCounter " "Found entity 1: TickCounter" {  } { { "TickCounter.sv" "" { Text "D:/Clock/TickCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timecounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file timecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TimeCounter " "Found entity 1: TimeCounter" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893573 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ClockTop.sv(41) " "Verilog HDL Module Instantiation warning at ClockTop.sv(41): ignored dangling comma in List of Port Connections" {  } { { "ClockTop.sv" "" { Text "D:/Clock/ClockTop.sv" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1749933893575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktop.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTop " "Found entity 1: ClockTop" {  } { { "ClockTop.sv" "" { Text "D:/Clock/ClockTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktop_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktop_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTop_tb " "Found entity 1: ClockTop_tb" {  } { { "ClockTop_tb.sv" "" { Text "D:/Clock/ClockTop_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmModule " "Found entity 1: AlarmModule" {  } { { "AlarmModule.sv" "" { Text "D:/Clock/AlarmModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "settingsmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file settingsmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SettingsModule " "Found entity 1: SettingsModule" {  } { { "SettingsModule.sv" "" { Text "D:/Clock/SettingsModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmsignal.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmsignal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmSignal " "Found entity 1: AlarmSignal" {  } { { "AlarmSignal.sv" "" { Text "D:/Clock/AlarmSignal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ClockPins " "Elaborating entity \"ClockPins\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749933893639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTop ClockTop:ClockTop " "Elaborating entity \"ClockTop\" for hierarchy \"ClockTop:ClockTop\"" {  } { { "ClockPins.sv" "ClockTop" { Text "D:/Clock/ClockPins.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749933893642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TickCounter ClockTop:ClockTop\|TickCounter:tick_counter " "Elaborating entity \"TickCounter\" for hierarchy \"ClockTop:ClockTop\|TickCounter:tick_counter\"" {  } { { "ClockTop.sv" "tick_counter" { Text "D:/Clock/ClockTop.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749933893660 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 TickCounter.sv(19) " "Verilog HDL assignment warning at TickCounter.sv(19): truncated value with size 32 to match size of target (25)" {  } { { "TickCounter.sv" "" { Text "D:/Clock/TickCounter.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749933893661 "|ClockPins|ClockTop:ClockTop|TickCounter:tick_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter ClockTop:ClockTop\|TimeCounter:minute_counter " "Elaborating entity \"TimeCounter\" for hierarchy \"ClockTop:ClockTop\|TimeCounter:minute_counter\"" {  } { { "ClockTop.sv" "minute_counter" { Text "D:/Clock/ClockTop.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749933893663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 TimeCounter.sv(25) " "Verilog HDL assignment warning at TimeCounter.sv(25): truncated value with size 32 to match size of target (7)" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749933893664 "|ClockPins|ClockTop:ClockTop|TimeCounter:minute_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TimeCounter.sv(29) " "Verilog HDL assignment warning at TimeCounter.sv(29): truncated value with size 32 to match size of target (5)" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749933893664 "|ClockPins|ClockTop:ClockTop|TimeCounter:minute_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TimeCounter.sv(30) " "Verilog HDL assignment warning at TimeCounter.sv(30): truncated value with size 32 to match size of target (5)" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749933893664 "|ClockPins|ClockTop:ClockTop|TimeCounter:minute_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter ClockTop:ClockTop\|TimeCounter:hour_counter " "Elaborating entity \"TimeCounter\" for hierarchy \"ClockTop:ClockTop\|TimeCounter:hour_counter\"" {  } { { "ClockTop.sv" "hour_counter" { Text "D:/Clock/ClockTop.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749933893666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TimeCounter.sv(25) " "Verilog HDL assignment warning at TimeCounter.sv(25): truncated value with size 32 to match size of target (6)" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749933893667 "|ClockPins|ClockTop:ClockTop|TimeCounter:hour_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TimeCounter.sv(29) " "Verilog HDL assignment warning at TimeCounter.sv(29): truncated value with size 32 to match size of target (5)" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749933893667 "|ClockPins|ClockTop:ClockTop|TimeCounter:hour_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TimeCounter.sv(30) " "Verilog HDL assignment warning at TimeCounter.sv(30): truncated value with size 32 to match size of target (5)" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749933893667 "|ClockPins|ClockTop:ClockTop|TimeCounter:hour_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmModule ClockTop:ClockTop\|AlarmModule:alarmModule " "Elaborating entity \"AlarmModule\" for hierarchy \"ClockTop:ClockTop\|AlarmModule:alarmModule\"" {  } { { "ClockTop.sv" "alarmModule" { Text "D:/Clock/ClockTop.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749933893668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmSignal ClockTop:ClockTop\|AlarmSignal:alarmSignal " "Elaborating entity \"AlarmSignal\" for hierarchy \"ClockTop:ClockTop\|AlarmSignal:alarmSignal\"" {  } { { "ClockTop.sv" "alarmSignal" { Text "D:/Clock/ClockTop.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749933893676 ""}
{ "Error" "EVRFX_VERI_OPPOSITE_DIRECTION" "AlarmSignal.sv(13) " "Verilog HDL error at AlarmSignal.sv(13): part-select direction is opposite from prefix index direction" {  } { { "AlarmSignal.sv" "" { Text "D:/Clock/AlarmSignal.sv" 13 0 0 } }  } 0 10198 "Verilog HDL error at %1!s!: part-select direction is opposite from prefix index direction" 0 0 "Quartus II" 0 -1 1749933893677 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "alarm_signal AlarmSignal.sv(13) " "HDL info at AlarmSignal.sv(13): see declaration for object \"alarm_signal\"" {  } { { "AlarmSignal.sv" "" { Text "D:/Clock/AlarmSignal.sv" 13 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749933893677 "|ClockPins|ClockTop:ClockTop|AlarmSignal:alarmSignal"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ClockTop:ClockTop\|AlarmSignal:alarmSignal " "Can't elaborate user hierarchy \"ClockTop:ClockTop\|AlarmSignal:alarmSignal\"" {  } { { "ClockTop.sv" "alarmSignal" { Text "D:/Clock/ClockTop.sv" 85 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749933893678 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749933893780 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 15 03:44:53 2025 " "Processing ended: Sun Jun 15 03:44:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749933893780 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749933893780 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749933893780 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749933893780 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749933893089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749933893090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 15 03:44:52 2025 " "Processing started: Sun Jun 15 03:44:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749933893090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749933893090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarm -c alarm " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarm -c alarm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749933893090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1749933893508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegencoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegencoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegEncoder " "Found entity 1: SevenSegEncoder" {  } { { "SevenSegEncoder.sv" "" { Text "D:/Clock/SevenSegEncoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitsplitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitsplitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitSplitter " "Found entity 1: DigitSplitter" {  } { { "DigitSplitter.sv" "" { Text "D:/Clock/DigitSplitter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893567 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(12) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(12)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 12 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749933893569 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(13) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(13)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 13 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749933893569 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(14) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(14)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 14 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749933893569 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(15) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(15)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 15 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749933893569 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "altera_atribute ClockPins.sv(17) " "Unrecognized synthesis attribute \"altera_atribute\" at ClockPins.sv(17)" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 17 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749933893569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockpins.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockpins.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockPins " "Found entity 1: ClockPins" {  } { { "ClockPins.sv" "" { Text "D:/Clock/ClockPins.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tickcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tickcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TickCounter " "Found entity 1: TickCounter" {  } { { "TickCounter.sv" "" { Text "D:/Clock/TickCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timecounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file timecounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TimeCounter " "Found entity 1: TimeCounter" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893573 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ClockTop.sv(41) " "Verilog HDL Module Instantiation warning at ClockTop.sv(41): ignored dangling comma in List of Port Connections" {  } { { "ClockTop.sv" "" { Text "D:/Clock/ClockTop.sv" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1749933893575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktop.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTop " "Found entity 1: ClockTop" {  } { { "ClockTop.sv" "" { Text "D:/Clock/ClockTop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocktop_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file clocktop_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockTop_tb " "Found entity 1: ClockTop_tb" {  } { { "ClockTop_tb.sv" "" { Text "D:/Clock/ClockTop_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmModule " "Found entity 1: AlarmModule" {  } { { "AlarmModule.sv" "" { Text "D:/Clock/AlarmModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "settingsmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file settingsmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SettingsModule " "Found entity 1: SettingsModule" {  } { { "SettingsModule.sv" "" { Text "D:/Clock/SettingsModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmsignal.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmsignal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AlarmSignal " "Found entity 1: AlarmSignal" {  } { { "AlarmSignal.sv" "" { Text "D:/Clock/AlarmSignal.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749933893581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749933893581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ClockPins " "Elaborating entity \"ClockPins\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749933893639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockTop ClockTop:ClockTop " "Elaborating entity \"ClockTop\" for hierarchy \"ClockTop:ClockTop\"" {  } { { "ClockPins.sv" "ClockTop" { Text "D:/Clock/ClockPins.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749933893642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TickCounter ClockTop:ClockTop\|TickCounter:tick_counter " "Elaborating entity \"TickCounter\" for hierarchy \"ClockTop:ClockTop\|TickCounter:tick_counter\"" {  } { { "ClockTop.sv" "tick_counter" { Text "D:/Clock/ClockTop.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749933893660 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 TickCounter.sv(19) " "Verilog HDL assignment warning at TickCounter.sv(19): truncated value with size 32 to match size of target (25)" {  } { { "TickCounter.sv" "" { Text "D:/Clock/TickCounter.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749933893661 "|ClockPins|ClockTop:ClockTop|TickCounter:tick_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter ClockTop:ClockTop\|TimeCounter:minute_counter " "Elaborating entity \"TimeCounter\" for hierarchy \"ClockTop:ClockTop\|TimeCounter:minute_counter\"" {  } { { "ClockTop.sv" "minute_counter" { Text "D:/Clock/ClockTop.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749933893663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 TimeCounter.sv(25) " "Verilog HDL assignment warning at TimeCounter.sv(25): truncated value with size 32 to match size of target (7)" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749933893664 "|ClockPins|ClockTop:ClockTop|TimeCounter:minute_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TimeCounter.sv(29) " "Verilog HDL assignment warning at TimeCounter.sv(29): truncated value with size 32 to match size of target (5)" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749933893664 "|ClockPins|ClockTop:ClockTop|TimeCounter:minute_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TimeCounter.sv(30) " "Verilog HDL assignment warning at TimeCounter.sv(30): truncated value with size 32 to match size of target (5)" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749933893664 "|ClockPins|ClockTop:ClockTop|TimeCounter:minute_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimeCounter ClockTop:ClockTop\|TimeCounter:hour_counter " "Elaborating entity \"TimeCounter\" for hierarchy \"ClockTop:ClockTop\|TimeCounter:hour_counter\"" {  } { { "ClockTop.sv" "hour_counter" { Text "D:/Clock/ClockTop.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749933893666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TimeCounter.sv(25) " "Verilog HDL assignment warning at TimeCounter.sv(25): truncated value with size 32 to match size of target (6)" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749933893667 "|ClockPins|ClockTop:ClockTop|TimeCounter:hour_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TimeCounter.sv(29) " "Verilog HDL assignment warning at TimeCounter.sv(29): truncated value with size 32 to match size of target (5)" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749933893667 "|ClockPins|ClockTop:ClockTop|TimeCounter:hour_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TimeCounter.sv(30) " "Verilog HDL assignment warning at TimeCounter.sv(30): truncated value with size 32 to match size of target (5)" {  } { { "TimeCounter.sv" "" { Text "D:/Clock/TimeCounter.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749933893667 "|ClockPins|ClockTop:ClockTop|TimeCounter:hour_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmModule ClockTop:ClockTop\|AlarmModule:alarmModule " "Elaborating entity \"AlarmModule\" for hierarchy \"ClockTop:ClockTop\|AlarmModule:alarmModule\"" {  } { { "ClockTop.sv" "alarmModule" { Text "D:/Clock/ClockTop.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749933893668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlarmSignal ClockTop:ClockTop\|AlarmSignal:alarmSignal " "Elaborating entity \"AlarmSignal\" for hierarchy \"ClockTop:ClockTop\|AlarmSignal:alarmSignal\"" {  } { { "ClockTop.sv" "alarmSignal" { Text "D:/Clock/ClockTop.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749933893676 ""}
{ "Error" "EVRFX_VERI_OPPOSITE_DIRECTION" "AlarmSignal.sv(13) " "Verilog HDL error at AlarmSignal.sv(13): part-select direction is opposite from prefix index direction" {  } { { "AlarmSignal.sv" "" { Text "D:/Clock/AlarmSignal.sv" 13 0 0 } }  } 0 10198 "Verilog HDL error at %1!s!: part-select direction is opposite from prefix index direction" 0 0 "Quartus II" 0 -1 1749933893677 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "alarm_signal AlarmSignal.sv(13) " "HDL info at AlarmSignal.sv(13): see declaration for object \"alarm_signal\"" {  } { { "AlarmSignal.sv" "" { Text "D:/Clock/AlarmSignal.sv" 13 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749933893677 "|ClockPins|ClockTop:ClockTop|AlarmSignal:alarmSignal"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ClockTop:ClockTop\|AlarmSignal:alarmSignal " "Can't elaborate user hierarchy \"ClockTop:ClockTop\|AlarmSignal:alarmSignal\"" {  } { { "ClockTop.sv" "alarmSignal" { Text "D:/Clock/ClockTop.sv" 85 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749933893678 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749933893780 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jun 15 03:44:53 2025 " "Processing ended: Sun Jun 15 03:44:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749933893780 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749933893780 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749933893780 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749933893780 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 13 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 13 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749933894448 ""}
