Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 14:25:53 2024
| Host         : NERO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopStudent_timing_summary_routed.rpt -pb TopStudent_timing_summary_routed.pb -rpx TopStudent_timing_summary_routed.rpx -warn_on_violation
| Design       : TopStudent
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clock_1hz/s_clock_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: clock_25m/s_clock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clock_6p25m/s_clock_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: engine/clock_15hz/slow_clock_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: engine/clock_1k/slow_clock_reg/Q (HIGH)

 There are 93 register/latch pins with no clock driven by root clock pin: engine/clock_25m/slow_clock_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: engine/clock_30hz/slow_clock_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: engine/clock_45hz/slow_clock_reg/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: engine/clock_60hz/slow_clock_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: engine/clock_6p25m/slow_clock_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: engine/p1_pos_30hz/c3hz/slow_clock_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: engine/p1_pos_30hz/counter_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: engine/p1_pos_30hz/counter_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: engine/p1_pos_30hz/counter_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: engine/p1_pos_30hz/counter_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: engine/p1_pos_30hz/counter_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: engine/p2_pos_30hz/c3hz/slow_clock_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: engine/p2_pos_30hz/counter_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: engine/p2_pos_30hz/counter_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: engine/p2_pos_30hz/counter_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: engine/p2_pos_30hz/counter_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: engine/p2_pos_30hz/counter_reg[4]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: my_1000hz_clk/s_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1316 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.164        0.000                      0                 1129        0.087        0.000                      0                 1129        4.500        0.000                       0                   573  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.164        0.000                      0                 1129        0.087        0.000                      0                 1129        4.500        0.000                       0                   573  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.164ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 debouncer_btnC/btn_D_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TX_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.580ns (13.922%)  route 3.586ns (86.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.638     5.159    debouncer_btnC/clk_IBUF_BUFG
    SLICE_X0Y5           FDRE                                         r  debouncer_btnC/btn_D_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  debouncer_btnC/btn_D_reg/Q
                         net (fo=5, routed)           3.199     8.814    debouncer_btnC/btn_D_reg_0
    SLICE_X43Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.938 r  debouncer_btnC/TX[1]_i_1/O
                         net (fo=1, routed)           0.387     9.325    debouncer_btnC_n_1
    SLICE_X43Y62         FDRE                                         r  TX_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.433    14.774    clk_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  TX_reg[1]/C
                         clock pessimism              0.180    14.954    
                         clock uncertainty           -0.035    14.918    
    SLICE_X43Y62         FDRE (Setup_fdre_C_R)       -0.429    14.489    TX_reg[1]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 clock_25m/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_25m/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.890ns (21.472%)  route 3.255ns (78.528%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.072    clock_25m/clk_IBUF_BUFG
    SLICE_X34Y57         FDRE                                         r  clock_25m/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  clock_25m/count_reg[17]/Q
                         net (fo=2, routed)           0.946     6.536    clock_25m/count_reg[17]
    SLICE_X35Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.660 f  clock_25m/count[0]_i_11__2/O
                         net (fo=1, routed)           0.667     7.327    clock_25m/count[0]_i_11__2_n_0
    SLICE_X35Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.451 f  clock_25m/count[0]_i_5__12/O
                         net (fo=2, routed)           0.787     8.238    clock_25m/count[0]_i_5__12_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.124     8.362 r  clock_25m/count[0]_i_1__11/O
                         net (fo=32, routed)          0.855     9.217    clock_25m/count[0]_i_1__11_n_0
    SLICE_X34Y59         FDRE                                         r  clock_25m/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.432    14.773    clock_25m/clk_IBUF_BUFG
    SLICE_X34Y59         FDRE                                         r  clock_25m/count_reg[24]/C
                         clock pessimism              0.273    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y59         FDRE (Setup_fdre_C_R)       -0.524    14.487    clock_25m/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 clock_25m/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_25m/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.890ns (21.472%)  route 3.255ns (78.528%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.072    clock_25m/clk_IBUF_BUFG
    SLICE_X34Y57         FDRE                                         r  clock_25m/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  clock_25m/count_reg[17]/Q
                         net (fo=2, routed)           0.946     6.536    clock_25m/count_reg[17]
    SLICE_X35Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.660 f  clock_25m/count[0]_i_11__2/O
                         net (fo=1, routed)           0.667     7.327    clock_25m/count[0]_i_11__2_n_0
    SLICE_X35Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.451 f  clock_25m/count[0]_i_5__12/O
                         net (fo=2, routed)           0.787     8.238    clock_25m/count[0]_i_5__12_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.124     8.362 r  clock_25m/count[0]_i_1__11/O
                         net (fo=32, routed)          0.855     9.217    clock_25m/count[0]_i_1__11_n_0
    SLICE_X34Y59         FDRE                                         r  clock_25m/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.432    14.773    clock_25m/clk_IBUF_BUFG
    SLICE_X34Y59         FDRE                                         r  clock_25m/count_reg[25]/C
                         clock pessimism              0.273    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y59         FDRE (Setup_fdre_C_R)       -0.524    14.487    clock_25m/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 clock_25m/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_25m/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.890ns (21.472%)  route 3.255ns (78.528%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.072    clock_25m/clk_IBUF_BUFG
    SLICE_X34Y57         FDRE                                         r  clock_25m/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  clock_25m/count_reg[17]/Q
                         net (fo=2, routed)           0.946     6.536    clock_25m/count_reg[17]
    SLICE_X35Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.660 f  clock_25m/count[0]_i_11__2/O
                         net (fo=1, routed)           0.667     7.327    clock_25m/count[0]_i_11__2_n_0
    SLICE_X35Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.451 f  clock_25m/count[0]_i_5__12/O
                         net (fo=2, routed)           0.787     8.238    clock_25m/count[0]_i_5__12_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.124     8.362 r  clock_25m/count[0]_i_1__11/O
                         net (fo=32, routed)          0.855     9.217    clock_25m/count[0]_i_1__11_n_0
    SLICE_X34Y59         FDRE                                         r  clock_25m/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.432    14.773    clock_25m/clk_IBUF_BUFG
    SLICE_X34Y59         FDRE                                         r  clock_25m/count_reg[26]/C
                         clock pessimism              0.273    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y59         FDRE (Setup_fdre_C_R)       -0.524    14.487    clock_25m/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 clock_25m/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_25m/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.890ns (21.472%)  route 3.255ns (78.528%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.551     5.072    clock_25m/clk_IBUF_BUFG
    SLICE_X34Y57         FDRE                                         r  clock_25m/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  clock_25m/count_reg[17]/Q
                         net (fo=2, routed)           0.946     6.536    clock_25m/count_reg[17]
    SLICE_X35Y58         LUT4 (Prop_lut4_I0_O)        0.124     6.660 f  clock_25m/count[0]_i_11__2/O
                         net (fo=1, routed)           0.667     7.327    clock_25m/count[0]_i_11__2_n_0
    SLICE_X35Y58         LUT5 (Prop_lut5_I4_O)        0.124     7.451 f  clock_25m/count[0]_i_5__12/O
                         net (fo=2, routed)           0.787     8.238    clock_25m/count[0]_i_5__12_n_0
    SLICE_X35Y53         LUT4 (Prop_lut4_I3_O)        0.124     8.362 r  clock_25m/count[0]_i_1__11/O
                         net (fo=32, routed)          0.855     9.217    clock_25m/count[0]_i_1__11_n_0
    SLICE_X34Y59         FDRE                                         r  clock_25m/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.432    14.773    clock_25m/clk_IBUF_BUFG
    SLICE_X34Y59         FDRE                                         r  clock_25m/count_reg[27]/C
                         clock pessimism              0.273    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X34Y59         FDRE (Setup_fdre_C_R)       -0.524    14.487    clock_25m/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.487    
                         arrival time                          -9.217    
  -------------------------------------------------------------------
                         slack                                  5.270    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 clock_1hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1hz/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.890ns (21.661%)  route 3.219ns (78.339%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.639     5.160    clock_1hz/clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  clock_1hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  clock_1hz/count_reg[0]/Q
                         net (fo=3, routed)           1.105     6.784    clock_1hz/count_reg[0]
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     6.908 f  clock_1hz/count[0]_i_8__10/O
                         net (fo=1, routed)           0.850     7.757    clock_1hz/count[0]_i_8__10_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.881 r  clock_1hz/count[0]_i_3__8/O
                         net (fo=1, routed)           0.406     8.288    clock_1hz/count[0]_i_3__8_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  clock_1hz/count[0]_i_1__10/O
                         net (fo=32, routed)          0.857     9.269    clock_1hz/count[0]_i_1__10_n_0
    SLICE_X2Y7           FDRE                                         r  clock_1hz/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.518    14.859    clock_1hz/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  clock_1hz/count_reg[28]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y7           FDRE (Setup_fdre_C_R)       -0.524    14.574    clock_1hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 clock_1hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1hz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.890ns (21.661%)  route 3.219ns (78.339%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.639     5.160    clock_1hz/clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  clock_1hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  clock_1hz/count_reg[0]/Q
                         net (fo=3, routed)           1.105     6.784    clock_1hz/count_reg[0]
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     6.908 f  clock_1hz/count[0]_i_8__10/O
                         net (fo=1, routed)           0.850     7.757    clock_1hz/count[0]_i_8__10_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.881 r  clock_1hz/count[0]_i_3__8/O
                         net (fo=1, routed)           0.406     8.288    clock_1hz/count[0]_i_3__8_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  clock_1hz/count[0]_i_1__10/O
                         net (fo=32, routed)          0.857     9.269    clock_1hz/count[0]_i_1__10_n_0
    SLICE_X2Y7           FDRE                                         r  clock_1hz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.518    14.859    clock_1hz/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  clock_1hz/count_reg[29]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y7           FDRE (Setup_fdre_C_R)       -0.524    14.574    clock_1hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 clock_1hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1hz/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.890ns (21.661%)  route 3.219ns (78.339%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.639     5.160    clock_1hz/clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  clock_1hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  clock_1hz/count_reg[0]/Q
                         net (fo=3, routed)           1.105     6.784    clock_1hz/count_reg[0]
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     6.908 f  clock_1hz/count[0]_i_8__10/O
                         net (fo=1, routed)           0.850     7.757    clock_1hz/count[0]_i_8__10_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.881 r  clock_1hz/count[0]_i_3__8/O
                         net (fo=1, routed)           0.406     8.288    clock_1hz/count[0]_i_3__8_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  clock_1hz/count[0]_i_1__10/O
                         net (fo=32, routed)          0.857     9.269    clock_1hz/count[0]_i_1__10_n_0
    SLICE_X2Y7           FDRE                                         r  clock_1hz/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.518    14.859    clock_1hz/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  clock_1hz/count_reg[30]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y7           FDRE (Setup_fdre_C_R)       -0.524    14.574    clock_1hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 clock_1hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1hz/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 0.890ns (21.661%)  route 3.219ns (78.339%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.639     5.160    clock_1hz/clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  clock_1hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  clock_1hz/count_reg[0]/Q
                         net (fo=3, routed)           1.105     6.784    clock_1hz/count_reg[0]
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     6.908 f  clock_1hz/count[0]_i_8__10/O
                         net (fo=1, routed)           0.850     7.757    clock_1hz/count[0]_i_8__10_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.881 r  clock_1hz/count[0]_i_3__8/O
                         net (fo=1, routed)           0.406     8.288    clock_1hz/count[0]_i_3__8_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  clock_1hz/count[0]_i_1__10/O
                         net (fo=32, routed)          0.857     9.269    clock_1hz/count[0]_i_1__10_n_0
    SLICE_X2Y7           FDRE                                         r  clock_1hz/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.518    14.859    clock_1hz/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  clock_1hz/count_reg[31]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y7           FDRE (Setup_fdre_C_R)       -0.524    14.574    clock_1hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.315ns  (required time - arrival time)
  Source:                 clock_1hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_1hz/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.890ns (21.707%)  route 3.210ns (78.293%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.160ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.639     5.160    clock_1hz/clk_IBUF_BUFG
    SLICE_X2Y0           FDRE                                         r  clock_1hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y0           FDRE (Prop_fdre_C_Q)         0.518     5.678 r  clock_1hz/count_reg[0]/Q
                         net (fo=3, routed)           1.105     6.784    clock_1hz/count_reg[0]
    SLICE_X1Y3           LUT4 (Prop_lut4_I3_O)        0.124     6.908 f  clock_1hz/count[0]_i_8__10/O
                         net (fo=1, routed)           0.850     7.757    clock_1hz/count[0]_i_8__10_n_0
    SLICE_X3Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.881 r  clock_1hz/count[0]_i_3__8/O
                         net (fo=1, routed)           0.406     8.288    clock_1hz/count[0]_i_3__8_n_0
    SLICE_X3Y3           LUT6 (Prop_lut6_I0_O)        0.124     8.412 r  clock_1hz/count[0]_i_1__10/O
                         net (fo=32, routed)          0.849     9.260    clock_1hz/count[0]_i_1__10_n_0
    SLICE_X2Y6           FDRE                                         r  clock_1hz/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         1.519    14.860    clock_1hz/clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  clock_1hz/count_reg[24]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y6           FDRE (Setup_fdre_C_R)       -0.524    14.575    clock_1hz/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  5.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 debouncer_btnR/timer_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnR/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.331%)  route 0.253ns (57.669%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.554     1.437    debouncer_btnR/clk_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  debouncer_btnR/timer_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  debouncer_btnR/timer_tick_reg/Q
                         net (fo=4, routed)           0.253     1.832    debouncer_btnR/timer_tick_reg_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I2_O)        0.045     1.877 r  debouncer_btnR/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.877    debouncer_btnR/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  debouncer_btnR/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.819     1.947    debouncer_btnR/clk_IBUF_BUFG
    SLICE_X37Y69         FDRE                                         r  debouncer_btnR/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.092     1.790    debouncer_btnR/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 debouncer_btnR/timer_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnR/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.235%)  route 0.254ns (57.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.554     1.437    debouncer_btnR/clk_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  debouncer_btnR/timer_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  debouncer_btnR/timer_tick_reg/Q
                         net (fo=4, routed)           0.254     1.833    debouncer_btnR/timer_tick_reg_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I2_O)        0.045     1.878 r  debouncer_btnR/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.878    debouncer_btnR/FSM_sequential_state[0]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  debouncer_btnR/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.819     1.947    debouncer_btnR/clk_IBUF_BUFG
    SLICE_X37Y69         FDRE                                         r  debouncer_btnR/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.091     1.789    debouncer_btnR/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 debouncer_btnR/timer_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnR/timer_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.192%)  route 0.289ns (60.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.553     1.436    debouncer_btnR/clk_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  debouncer_btnR/timer_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  debouncer_btnR/timer_en_reg/Q
                         net (fo=3, routed)           0.289     1.866    debouncer_btnR/timer_en_reg_n_0
    SLICE_X35Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.911 r  debouncer_btnR/timer_tick_i_1__0/O
                         net (fo=1, routed)           0.000     1.911    debouncer_btnR/timer_tick_i_1__0_n_0
    SLICE_X35Y67         FDRE                                         r  debouncer_btnR/timer_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.820     1.948    debouncer_btnR/clk_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  debouncer_btnR/timer_tick_reg/C
                         clock pessimism             -0.249     1.699    
    SLICE_X35Y67         FDRE (Hold_fdre_C_D)         0.091     1.790    debouncer_btnR/timer_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 debouncer_btnR/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnR/timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.797%)  route 0.080ns (30.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.553     1.436    debouncer_btnR/clk_IBUF_BUFG
    SLICE_X37Y69         FDRE                                         r  debouncer_btnR/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  debouncer_btnR/FSM_sequential_state_reg[2]/Q
                         net (fo=5, routed)           0.080     1.658    debouncer_btnR/state[2]
    SLICE_X36Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.703 r  debouncer_btnR/timer_en_i_1__0/O
                         net (fo=1, routed)           0.000     1.703    debouncer_btnR/timer_en_i_1__0_n_0
    SLICE_X36Y69         FDRE                                         r  debouncer_btnR/timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.819     1.947    debouncer_btnR/clk_IBUF_BUFG
    SLICE_X36Y69         FDRE                                         r  debouncer_btnR/timer_en_reg/C
                         clock pessimism             -0.498     1.449    
    SLICE_X36Y69         FDRE (Hold_fdre_C_D)         0.091     1.540    debouncer_btnR/timer_en_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 debouncer_btnL/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnL/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.445    debouncer_btnL/clk_IBUF_BUFG
    SLICE_X15Y60         FDRE                                         r  debouncer_btnL/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y60         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debouncer_btnL/FSM_sequential_state_reg[2]/Q
                         net (fo=5, routed)           0.110     1.697    debouncer_btnL/state[2]
    SLICE_X14Y60         LUT5 (Prop_lut5_I0_O)        0.045     1.742 r  debouncer_btnL/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.742    debouncer_btnL/FSM_sequential_state[1]_i_1__1_n_0
    SLICE_X14Y60         FDRE                                         r  debouncer_btnL/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.831     1.959    debouncer_btnL/clk_IBUF_BUFG
    SLICE_X14Y60         FDRE                                         r  debouncer_btnL/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X14Y60         FDRE (Hold_fdre_C_D)         0.120     1.578    debouncer_btnL/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 debouncer_btnR/timer_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnR/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.402%)  route 0.339ns (64.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.554     1.437    debouncer_btnR/clk_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  debouncer_btnR/timer_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.578 f  debouncer_btnR/timer_tick_reg/Q
                         net (fo=4, routed)           0.339     1.918    debouncer_btnR/timer_tick_reg_n_0
    SLICE_X37Y69         LUT5 (Prop_lut5_I2_O)        0.045     1.963 r  debouncer_btnR/FSM_sequential_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.963    debouncer_btnR/FSM_sequential_state[2]_i_1__0_n_0
    SLICE_X37Y69         FDRE                                         r  debouncer_btnR/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.819     1.947    debouncer_btnR/clk_IBUF_BUFG
    SLICE_X37Y69         FDRE                                         r  debouncer_btnR/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.092     1.790    debouncer_btnR/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 debouncer_btnL/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnL/timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.562     1.445    debouncer_btnL/clk_IBUF_BUFG
    SLICE_X15Y61         FDRE                                         r  debouncer_btnL/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  debouncer_btnL/FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.125     1.712    debouncer_btnL/state[0]
    SLICE_X14Y61         LUT6 (Prop_lut6_I4_O)        0.045     1.757 r  debouncer_btnL/timer_en_i_1__1/O
                         net (fo=1, routed)           0.000     1.757    debouncer_btnL/timer_en_i_1__1_n_0
    SLICE_X14Y61         FDRE                                         r  debouncer_btnL/timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.831     1.959    debouncer_btnL/clk_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  debouncer_btnL/timer_en_reg/C
                         clock pessimism             -0.501     1.458    
    SLICE_X14Y61         FDRE (Hold_fdre_C_D)         0.121     1.579    debouncer_btnL/timer_en_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 debouncer_btnU/timer_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnU/timer_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.074%)  route 0.129ns (40.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.475    debouncer_btnU/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  debouncer_btnU/timer_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  debouncer_btnU/timer_tick_reg/Q
                         net (fo=4, routed)           0.129     1.745    debouncer_btnU/timer_tick_reg_n_0
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.045     1.790 r  debouncer_btnU/timer_en_i_1/O
                         net (fo=1, routed)           0.000     1.790    debouncer_btnU/timer_en_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  debouncer_btnU/timer_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.862     1.990    debouncer_btnU/clk_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  debouncer_btnU/timer_en_reg/C
                         clock pessimism             -0.499     1.491    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.121     1.612    debouncer_btnU/timer_en_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 debouncer_btnU/timer_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnU/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.701%)  route 0.131ns (41.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.475    debouncer_btnU/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  debouncer_btnU/timer_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  debouncer_btnU/timer_tick_reg/Q
                         net (fo=4, routed)           0.131     1.747    debouncer_btnU/timer_tick_reg_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  debouncer_btnU/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.792    debouncer_btnU/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  debouncer_btnU/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.862     1.990    debouncer_btnU/clk_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  debouncer_btnU/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.121     1.612    debouncer_btnU/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 debouncer_btnU/timer_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer_btnU/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.701%)  route 0.131ns (41.299%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.592     1.475    debouncer_btnU/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  debouncer_btnU/timer_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.616 f  debouncer_btnU/timer_tick_reg/Q
                         net (fo=4, routed)           0.131     1.747    debouncer_btnU/timer_tick_reg_n_0
    SLICE_X2Y59          LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  debouncer_btnU/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.792    debouncer_btnU/FSM_sequential_state[2]_i_1_n_0
    SLICE_X2Y59          FDRE                                         r  debouncer_btnU/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=572, routed)         0.862     1.990    debouncer_btnU/clk_IBUF_BUFG
    SLICE_X2Y59          FDRE                                         r  debouncer_btnU/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.121     1.612    debouncer_btnU/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y50   JC_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y50   JC_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y50   JC_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y58   JC_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y58   JC_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y58   JC_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    JC_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y62   TX_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y62   TX_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y69   debouncer_btnR/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y69   debouncer_btnR/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y69   debouncer_btnR/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y69   debouncer_btnR/btn_D_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y69   debouncer_btnR/timer_en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y67   debouncer_btnR/timer_tick_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y71   engine/clock_45hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y71   engine/clock_45hz/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y71   engine/clock_45hz/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y71   engine/clock_45hz/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y50   JC_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y58   JC_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y58   JC_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y58   JC_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y0     clock_1hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     clock_1hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y2     clock_1hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     clock_1hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     clock_1hz/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y3     clock_1hz/count_reg[14]/C



