
*** Running vivado
    with args -log design_lab3_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_lab3_wrapper.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_lab3_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_lab3_wrapper -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22704 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 713.074 ; gain = 176.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_lab3_wrapper' [C:/Users/Lenovo/LAB3/LAB3.srcs/sources_1/imports/hdl/design_lab3_wrapper.vhd:22]
INFO: [Synth 8-3491] module 'design_lab3' declared at 'C:/Users/Lenovo/LAB3/LAB3.srcs/sources_1/bd/design_lab3/synth/design_lab3.vhd:14' bound to instance 'design_lab3_i' of component 'design_lab3' [C:/Users/Lenovo/LAB3/LAB3.srcs/sources_1/imports/hdl/design_lab3_wrapper.vhd:31]
INFO: [Synth 8-638] synthesizing module 'design_lab3' [C:/Users/Lenovo/LAB3/LAB3.srcs/sources_1/bd/design_lab3/synth/design_lab3.vhd:26]
INFO: [Synth 8-3491] module 'design_lab3_xup_nand2_0_0' declared at 'C:/Users/Lenovo/LAB3/LAB3.runs/synth_1/.Xil/Vivado-17704-LAPTOP-VLN8Q6DE/realtime/design_lab3_xup_nand2_0_0_stub.vhdl:5' bound to instance 'xup_nand2_0' of component 'design_lab3_xup_nand2_0_0' [C:/Users/Lenovo/LAB3/LAB3.srcs/sources_1/bd/design_lab3/synth/design_lab3.vhd:57]
INFO: [Synth 8-638] synthesizing module 'design_lab3_xup_nand2_0_0' [C:/Users/Lenovo/LAB3/LAB3.runs/synth_1/.Xil/Vivado-17704-LAPTOP-VLN8Q6DE/realtime/design_lab3_xup_nand2_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_lab3_xup_nor2_0_0' declared at 'C:/Users/Lenovo/LAB3/LAB3.runs/synth_1/.Xil/Vivado-17704-LAPTOP-VLN8Q6DE/realtime/design_lab3_xup_nor2_0_0_stub.vhdl:5' bound to instance 'xup_nor2_0' of component 'design_lab3_xup_nor2_0_0' [C:/Users/Lenovo/LAB3/LAB3.srcs/sources_1/bd/design_lab3/synth/design_lab3.vhd:63]
INFO: [Synth 8-638] synthesizing module 'design_lab3_xup_nor2_0_0' [C:/Users/Lenovo/LAB3/LAB3.runs/synth_1/.Xil/Vivado-17704-LAPTOP-VLN8Q6DE/realtime/design_lab3_xup_nor2_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_lab3_xup_xor2_0_0' declared at 'C:/Users/Lenovo/LAB3/LAB3.runs/synth_1/.Xil/Vivado-17704-LAPTOP-VLN8Q6DE/realtime/design_lab3_xup_xor2_0_0_stub.vhdl:5' bound to instance 'xup_xor2_0' of component 'design_lab3_xup_xor2_0_0' [C:/Users/Lenovo/LAB3/LAB3.srcs/sources_1/bd/design_lab3/synth/design_lab3.vhd:69]
INFO: [Synth 8-638] synthesizing module 'design_lab3_xup_xor2_0_0' [C:/Users/Lenovo/LAB3/LAB3.runs/synth_1/.Xil/Vivado-17704-LAPTOP-VLN8Q6DE/realtime/design_lab3_xup_xor2_0_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'design_lab3' (1#1) [C:/Users/Lenovo/LAB3/LAB3.srcs/sources_1/bd/design_lab3/synth/design_lab3.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'design_lab3_wrapper' (2#1) [C:/Users/Lenovo/LAB3/LAB3.srcs/sources_1/imports/hdl/design_lab3_wrapper.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 776.934 ; gain = 240.371
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 776.934 ; gain = 240.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 776.934 ; gain = 240.371
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Lenovo/LAB3/LAB3.srcs/sources_1/bd/design_lab3/ip/design_lab3_xup_nand2_0_0/design_lab3_xup_nand2_0_0/design_1_xup_nand2_0_0_in_context.xdc] for cell 'design_lab3_i/xup_nand2_0'
Finished Parsing XDC File [c:/Users/Lenovo/LAB3/LAB3.srcs/sources_1/bd/design_lab3/ip/design_lab3_xup_nand2_0_0/design_lab3_xup_nand2_0_0/design_1_xup_nand2_0_0_in_context.xdc] for cell 'design_lab3_i/xup_nand2_0'
Parsing XDC File [c:/Users/Lenovo/LAB3/LAB3.srcs/sources_1/bd/design_lab3/ip/design_lab3_xup_nor2_0_0/design_lab3_xup_nor2_0_0/design_1_xup_nor2_0_0_in_context.xdc] for cell 'design_lab3_i/xup_nor2_0'
Finished Parsing XDC File [c:/Users/Lenovo/LAB3/LAB3.srcs/sources_1/bd/design_lab3/ip/design_lab3_xup_nor2_0_0/design_lab3_xup_nor2_0_0/design_1_xup_nor2_0_0_in_context.xdc] for cell 'design_lab3_i/xup_nor2_0'
Parsing XDC File [c:/Users/Lenovo/LAB3/LAB3.srcs/sources_1/bd/design_lab3/ip/design_lab3_xup_xor2_0_0/design_lab3_xup_xor2_0_0/design_1_xup_xor2_0_0_in_context.xdc] for cell 'design_lab3_i/xup_xor2_0'
Finished Parsing XDC File [c:/Users/Lenovo/LAB3/LAB3.srcs/sources_1/bd/design_lab3/ip/design_lab3_xup_xor2_0_0/design_lab3_xup_xor2_0_0/design_1_xup_xor2_0_0_in_context.xdc] for cell 'design_lab3_i/xup_xor2_0'
Parsing XDC File [C:/Users/Lenovo/LAB3/LAB3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Lenovo/LAB3/LAB3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 813.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 813.258 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 813.258 ; gain = 276.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 813.258 ; gain = 276.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_lab3_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_lab3_i/xup_nand2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_lab3_i/xup_nor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_lab3_i/xup_xor2_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 813.258 ; gain = 276.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 813.258 ; gain = 276.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 813.258 ; gain = 276.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 846.020 ; gain = 309.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 846.020 ; gain = 309.457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 855.609 ; gain = 319.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 871.371 ; gain = 334.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 871.371 ; gain = 334.809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 871.371 ; gain = 334.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 871.371 ; gain = 334.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 871.371 ; gain = 334.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 871.371 ; gain = 334.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |design_lab3_xup_nand2_0_0 |         1|
|2     |design_lab3_xup_nor2_0_0  |         1|
|3     |design_lab3_xup_xor2_0_0  |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_lab3_xup_nand2_0_0_bbox_0 |     1|
|2     |design_lab3_xup_nor2_0_0_bbox_1  |     1|
|3     |design_lab3_xup_xor2_0_0_bbox_2  |     1|
|4     |IBUF                             |     2|
|5     |OBUF                             |     1|
+------+---------------------------------+------+

Report Instance Areas: 
+------+----------------+------------+------+
|      |Instance        |Module      |Cells |
+------+----------------+------------+------+
|1     |top             |            |     6|
|2     |  design_lab3_i |design_lab3 |     3|
+------+----------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 871.371 ; gain = 334.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 871.371 ; gain = 298.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 871.371 ; gain = 334.809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 888.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 888.812 ; gain = 587.219
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 888.812 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lenovo/LAB3/LAB3.runs/synth_1/design_lab3_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_lab3_wrapper_utilization_synth.rpt -pb design_lab3_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  2 16:01:16 2021...
