#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1938e60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1938ff0 .scope module, "tb" "tb" 3 79;
 .timescale -12 -12;
L_0x192cbd0 .functor NOT 1, L_0x1972680, C4<0>, C4<0>, C4<0>;
L_0x192cf60 .functor XOR 1, L_0x19722f0, L_0x1972420, C4<0>, C4<0>;
L_0x192d2f0 .functor XOR 1, L_0x192cf60, L_0x1972510, C4<0>, C4<0>;
v0x19709d0_0 .net "A", 0 0, v0x196ece0_0;  1 drivers
v0x1970a90_0 .net "B", 0 0, v0x196ed80_0;  1 drivers
v0x1970b50_0 .net "C", 0 0, v0x196ee20_0;  1 drivers
v0x1970bf0_0 .net "S", 0 0, v0x196eec0_0;  1 drivers
v0x1970d20_0 .net "Z_dut", 0 0, L_0x19720e0;  1 drivers
v0x1970dc0_0 .net "Z_ref", 0 0, L_0x1971e00;  1 drivers
v0x1970e60_0 .net *"_ivl_10", 0 0, L_0x1972510;  1 drivers
v0x1970f00_0 .net *"_ivl_12", 0 0, L_0x192d2f0;  1 drivers
v0x1970fa0_0 .net *"_ivl_2", 0 0, L_0x1972250;  1 drivers
v0x1971110_0 .net *"_ivl_4", 0 0, L_0x19722f0;  1 drivers
v0x19711f0_0 .net *"_ivl_6", 0 0, L_0x1972420;  1 drivers
v0x19712d0_0 .net *"_ivl_8", 0 0, L_0x192cf60;  1 drivers
v0x19713b0_0 .var "clk", 0 0;
v0x19714e0_0 .net "enable", 0 0, v0x196f050_0;  1 drivers
v0x1971610_0 .var/2u "stats1", 159 0;
v0x19716f0_0 .var/2u "strobe", 0 0;
v0x19717b0_0 .net "tb_match", 0 0, L_0x1972680;  1 drivers
v0x1971980_0 .net "tb_mismatch", 0 0, L_0x192cbd0;  1 drivers
v0x1971a40_0 .net "wavedrom_enable", 0 0, v0x196f120_0;  1 drivers
v0x1971ae0_0 .net "wavedrom_title", 511 0, v0x196f1c0_0;  1 drivers
L_0x1972250 .concat [ 1 0 0 0], L_0x1971e00;
L_0x19722f0 .concat [ 1 0 0 0], L_0x1971e00;
L_0x1972420 .concat [ 1 0 0 0], L_0x19720e0;
L_0x1972510 .concat [ 1 0 0 0], L_0x1971e00;
L_0x1972680 .cmp/eeq 1, L_0x1972250, L_0x192d2f0;
S_0x193b640 .scope module, "good1" "reference_module" 3 126, 3 4 0, S_0x1938ff0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "A";
    .port_info 4 /INPUT 1 "B";
    .port_info 5 /INPUT 1 "C";
    .port_info 6 /OUTPUT 1 "Z";
v0x192c090_0 .net "A", 0 0, v0x196ece0_0;  alias, 1 drivers
v0x192c380_0 .net "B", 0 0, v0x196ed80_0;  alias, 1 drivers
v0x192c670_0 .net "C", 0 0, v0x196ee20_0;  alias, 1 drivers
v0x192cce0_0 .net "S", 0 0, v0x196eec0_0;  alias, 1 drivers
v0x192d070_0 .net "Z", 0 0, L_0x1971e00;  alias, 1 drivers
v0x192d400_0 .net *"_ivl_0", 2 0, L_0x1971be0;  1 drivers
v0x192d790_0 .net "clk", 0 0, v0x19713b0_0;  1 drivers
v0x196e320_0 .net "enable", 0 0, v0x196f050_0;  alias, 1 drivers
v0x196e3e0_0 .var "q", 7 0;
E_0x1937a90 .event posedge, v0x192d790_0;
L_0x1971be0 .concat [ 1 1 1 0], v0x196ee20_0, v0x196ed80_0, v0x196ece0_0;
L_0x1971e00 .part/v v0x196e3e0_0, L_0x1971be0, 1;
S_0x196e5a0 .scope module, "stim1" "stimulus_gen" 3 118, 3 25 0, S_0x1938ff0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "S";
    .port_info 2 /OUTPUT 1 "enable";
    .port_info 3 /OUTPUT 1 "A";
    .port_info 4 /OUTPUT 1 "B";
    .port_info 5 /OUTPUT 1 "C";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x196ece0_0 .var "A", 0 0;
v0x196ed80_0 .var "B", 0 0;
v0x196ee20_0 .var "C", 0 0;
v0x196eec0_0 .var "S", 0 0;
v0x196ef60_0 .net "clk", 0 0, v0x19713b0_0;  alias, 1 drivers
v0x196f050_0 .var "enable", 0 0;
v0x196f120_0 .var "wavedrom_enable", 0 0;
v0x196f1c0_0 .var "wavedrom_title", 511 0;
E_0x19375d0/0 .event negedge, v0x192d790_0;
E_0x19375d0/1 .event posedge, v0x192d790_0;
E_0x19375d0 .event/or E_0x19375d0/0, E_0x19375d0/1;
E_0x19219f0 .event negedge, v0x192d790_0;
S_0x196e7e0 .scope task, "wavedrom_start" "wavedrom_start" 3 38, 3 38 0, S_0x196e5a0;
 .timescale -12 -12;
v0x196e9e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x196eae0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 41, 3 41 0, S_0x196e5a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x196f330 .scope module, "top_module1" "top_module" 3 135, 4 1 0, S_0x1938ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "A";
    .port_info 4 /INPUT 1 "B";
    .port_info 5 /INPUT 1 "C";
    .port_info 6 /OUTPUT 1 "Z";
v0x196fcb0_0 .net "A", 0 0, v0x196ece0_0;  alias, 1 drivers
v0x196fdc0_0 .net "ABC_wire", 2 0, L_0x1971ea0;  1 drivers
v0x196fea0_0 .net "B", 0 0, v0x196ed80_0;  alias, 1 drivers
v0x196ff90_0 .net "C", 0 0, v0x196ee20_0;  alias, 1 drivers
v0x1970080_0 .net "Q", 7 0, v0x196f880_0;  1 drivers
v0x1970170_0 .net "S", 0 0, v0x196eec0_0;  alias, 1 drivers
v0x1970210_0 .net "Z", 0 0, L_0x19720e0;  alias, 1 drivers
v0x19702b0_0 .net *"_ivl_3", 0 0, L_0x1971f70;  1 drivers
L_0x7f2049898018 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x1970390_0 .net *"_ivl_7", 6 0, L_0x7f2049898018;  1 drivers
v0x1970500_0 .net "clk", 0 0, v0x19713b0_0;  alias, 1 drivers
v0x19705a0_0 .net "enable", 0 0, v0x196f050_0;  alias, 1 drivers
v0x1970640_0 .net "mux_out", 7 0, L_0x1972040;  1 drivers
L_0x1971ea0 .concat [ 1 1 1 0], v0x196ee20_0, v0x196ed80_0, v0x196ece0_0;
L_0x1971f70 .part/v v0x196f880_0, L_0x1971ea0, 1;
L_0x1972040 .concat [ 1 7 0 0], L_0x1971f70, L_0x7f2049898018;
L_0x19720e0 .part L_0x1972040, 0, 1;
S_0x196f5e0 .scope module, "DFF_1" "DFF_8bit" 4 16, 4 24 0, S_0x196f330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /OUTPUT 8 "Q";
v0x196f880_0 .var "Q", 7 0;
v0x196f980_0 .net "clk", 0 0, v0x19713b0_0;  alias, 1 drivers
v0x196fa90_0 .net "data", 0 0, v0x196eec0_0;  alias, 1 drivers
v0x196fb80_0 .net "enable", 0 0, v0x196f050_0;  alias, 1 drivers
S_0x1970800 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 146, 3 146 0, S_0x1938ff0;
 .timescale -12 -12;
E_0x1951770 .event anyedge, v0x19716f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19716f0_0;
    %nor/r;
    %assign/vec4 v0x19716f0_0, 0;
    %wait E_0x1951770;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x196e5a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x196f050_0, 0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x196ee20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x196ed80_0, 0;
    %assign/vec4 v0x196ece0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x196eec0_0, 0;
    %wait E_0x19219f0;
    %wait E_0x1937a90;
    %wait E_0x1937a90;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x196f050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x196eec0_0, 0;
    %wait E_0x1937a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x196eec0_0, 0;
    %wait E_0x1937a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x196eec0_0, 0;
    %wait E_0x1937a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x196eec0_0, 0;
    %wait E_0x1937a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x196eec0_0, 0;
    %wait E_0x1937a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x196eec0_0, 0;
    %wait E_0x1937a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x196eec0_0, 0;
    %wait E_0x1937a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x196eec0_0, 0;
    %wait E_0x1937a90;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x196f050_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x196eec0_0, 0;
    %pushi/vec4 5, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x196ee20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x196ed80_0, 0;
    %assign/vec4 v0x196ece0_0, 0;
    %wait E_0x1937a90;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x196ee20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x196ed80_0, 0;
    %assign/vec4 v0x196ece0_0, 0;
    %wait E_0x1937a90;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x196ee20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x196ed80_0, 0;
    %assign/vec4 v0x196ece0_0, 0;
    %wait E_0x1937a90;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x196ee20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x196ed80_0, 0;
    %assign/vec4 v0x196ece0_0, 0;
    %wait E_0x1937a90;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x196ee20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x196ed80_0, 0;
    %assign/vec4 v0x196ece0_0, 0;
    %wait E_0x19219f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x196eae0;
    %join;
    %pushi/vec4 500, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x19375d0;
    %vpi_func 3 70 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x196eec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x196ee20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x196ed80_0, 0;
    %assign/vec4 v0x196ece0_0, 0;
    %vpi_func 3 71 "$random" 32 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x196f050_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 74 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x193b640;
T_4 ;
    %wait E_0x1937a90;
    %load/vec4 v0x196e320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x196e3e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x192cce0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x196e3e0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x196f5e0;
T_5 ;
    %wait E_0x1937a90;
    %load/vec4 v0x196fb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x196f880_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x196fa90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x196f880_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1938ff0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19713b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19716f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1938ff0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x19713b0_0;
    %inv;
    %store/vec4 v0x19713b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1938ff0;
T_8 ;
    %vpi_call/w 3 110 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 111 "$dumpvars", 32'sb00000000000000000000000000000001, v0x196ef60_0, v0x1971980_0, v0x19713b0_0, v0x19714e0_0, v0x1970bf0_0, v0x19709d0_0, v0x1970a90_0, v0x1970b50_0, v0x1970dc0_0, v0x1970d20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1938ff0;
T_9 ;
    %load/vec4 v0x1971610_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1971610_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1971610_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 155 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 156 "$display", "Hint: Output '%s' has no mismatches.", "Z" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1971610_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1971610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 158 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 159 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1971610_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1971610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 160 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1938ff0;
T_10 ;
    %wait E_0x19375d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1971610_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1971610_0, 4, 32;
    %load/vec4 v0x19717b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1971610_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 171 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1971610_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1971610_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1971610_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1970dc0_0;
    %load/vec4 v0x1970dc0_0;
    %load/vec4 v0x1970d20_0;
    %xor;
    %load/vec4 v0x1970dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1971610_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 175 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1971610_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1971610_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1971610_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q12/ece241_2013_q12_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/ece241_2013_q12/iter0/response47/top_module.sv";
