INFO: [VRFC 10-2263] Analyzing Verilog file "/home/savo/Documents/TEST_IO/T3.2_TESTIO/XEM7310-A75/okBTPipeIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okBTPipeIn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/savo/Documents/TEST_IO/T3.2_TESTIO/XEM7310-A75/okBTPipeOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okBTPipeOut
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/savo/Documents/TEST_IO/T3.2_TESTIO/XEM7310-A75/okCoreHarness.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okCore
INFO: [VRFC 10-311] analyzing module okCoreHarness
INFO: [VRFC 10-311] analyzing module ok_tfifo
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/savo/Documents/TEST_IO/T3.2_TESTIO/XEM7310-A75/okLibrary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okHost
INFO: [VRFC 10-311] analyzing module okWireOR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/savo/Documents/TEST_IO/T3.2_TESTIO/XEM7310-A75/okPipeIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okPipeIn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/savo/Documents/TEST_IO/T3.2_TESTIO/XEM7310-A75/okPipeOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okPipeOut
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/savo/Documents/TEST_IO/T3.2_TESTIO/XEM7310-A75/okRegisterBridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okRegisterBridge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/savo/Documents/TEST_IO/T3.2_TESTIO/XEM7310-A75/okTriggerIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okTriggerIn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/savo/Documents/TEST_IO/T3.2_TESTIO/XEM7310-A75/okTriggerOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okTriggerOut
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/savo/Documents/TEST_IO/T3.2_TESTIO/XEM7310-A75/okWireIn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okWireIn
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/savo/Documents/TEST_IO/T3.2_TESTIO/XEM7310-A75/okWireOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module okWireOut
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/savo/Documents/TEST_IO/T3.2_TESTIO/Reveal_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reveal_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/savo/Documents/TEST_IO/T3.2_TESTIO/i2c_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/savo/Documents/TEST_IO/T3.2_TESTIO/i2c_operator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_operator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/savo/Documents/TEST_IO/T3.2_TESTIO/T3.2_TESTIO.srcs/sources_1/new/i2c_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_tb
