##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CapSense_IntClock
		4.2::Critical Path Report for Clock_cam
		4.3::Critical Path Report for Clock_pwm
		4.4::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
		5.2::Critical Path Report for (Clock_cam:R vs. Clock_cam:R)
		5.3::Critical Path Report for (Clock_pwm:R vs. Clock_pwm:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_cam:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_pwm:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CapSense_IntClock  | Frequency: 37.85 MHz  | Target: 12.00 MHz  | 
Clock: Clock_cam          | Frequency: 24.63 MHz  | Target: 1.00 MHz   | 
Clock: Clock_pwm          | Frequency: 28.99 MHz  | Target: 0.10 MHz   | 
Clock: CyBUS_CLK          | Frequency: 25.83 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(routed)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CapSense_IntClock  CapSense_IntClock  83333.3          56912       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_cam          Clock_cam          1e+006           959392      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_pwm          Clock_pwm          1e+007           9965511     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Clock_cam          41666.7          2954        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Clock_pwm          41666.7          18518       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name             Clock to Out  Clock Name:Phase  
--------------------  ------------  ----------------  
Pin_motor_for(0)_PAD  25171         Clock_pwm:R       
Pin_servo(0)_PAD      26318         Clock_pwm:R       


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CapSense_IntClock
***********************************************
Clock: CapSense_IntClock
Frequency: 37.85 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 56912p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)    83333
- Setup time                                                       -11530
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14891
-------------------------------------   ----- 
End-of-path arrival time (ps)           14891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell4   3850   3850  56912  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/main_0     macrocell16     4839   8689  56912  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/q          macrocell16     3350  12039  56912  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0  datapathcell4   2852  14891  56912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell4       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_cam
***************************************
Clock: Clock_cam
Frequency: 24.63 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LineCounter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \LineCounter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \LineCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 959392p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -5100
------------------------------------------------   ------- 
End-of-path required time (ps)                      994900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35508
-------------------------------------   ----- 
End-of-path arrival time (ps)           35508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\LineCounter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell5   3540   3540  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell6      0   3540  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell6   1440   4980  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell7      0   4980  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell7   1440   6420  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell8      0   6420  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell8   2960   9380  959392  RISE       1
\LineCounter:CounterUDB:reload\/main_0                macrocell28     3361  12741  959392  RISE       1
\LineCounter:CounterUDB:reload\/q                     macrocell28     3350  16091  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3086  19178  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  28888  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  28888  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  32198  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  32198  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3310  35508  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  35508  959392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/clock           datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_pwm
***************************************
Clock: Clock_pwm
Frequency: 28.99 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9965511p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -5090
------------------------------------------------   -------- 
End-of-path required time (ps)                      9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29399
-------------------------------------   ----- 
End-of-path arrival time (ps)           29399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11   2320   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1430   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1430   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2960   8140  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell11   4929  13069  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   9710  22779  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  22779  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell12   3310  26089  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell13      0  26089  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell13   3310  29399  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell14      0  29399  9965511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/clock               datapathcell14      0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 25.83 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_vSynch(0)/fb
Path End       : \LineCounter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \LineCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 2954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_cam:R#2)   41667
- Setup time                                        -5100
-------------------------------------------------   ----- 
End-of-path required time (ps)                      36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33612
-------------------------------------   ----- 
End-of-path arrival time (ps)           33612
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_vSynch(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_vSynch(0)/fb                                      iocell_ireg     6160   6160   2954  RISE       1
\LineCounter:CounterUDB:reload\/main_1                macrocell28     4686  10846   2954  RISE       1
\LineCounter:CounterUDB:reload\/q                     macrocell28     3350  14196   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3086  17282   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  26992   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  26992   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  30302   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  30302   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3310  33612   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  33612   2954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/clock           datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CapSense_IntClock:R vs. CapSense_IntClock:R)
***************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 56912p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)    83333
- Setup time                                                       -11530
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14891
-------------------------------------   ----- 
End-of-path arrival time (ps)           14891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell4   3850   3850  56912  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/main_0     macrocell16     4839   8689  56912  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/q          macrocell16     3350  12039  56912  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0  datapathcell4   2852  14891  56912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell4       0      0  RISE       1


5.2::Critical Path Report for (Clock_cam:R vs. Clock_cam:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LineCounter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \LineCounter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \LineCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 959392p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -5100
------------------------------------------------   ------- 
End-of-path required time (ps)                      994900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       35508
-------------------------------------   ----- 
End-of-path arrival time (ps)           35508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT   slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\LineCounter:CounterUDB:sC32:counterdp:u0\/ce0        datapathcell5   3540   3540  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ce0i       datapathcell6      0   3540  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ce0        datapathcell6   1440   4980  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ce0i       datapathcell7      0   4980  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ce0        datapathcell7   1440   6420  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/ce0i       datapathcell8      0   6420  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/ce0_comb   datapathcell8   2960   9380  959392  RISE       1
\LineCounter:CounterUDB:reload\/main_0                macrocell28     3361  12741  959392  RISE       1
\LineCounter:CounterUDB:reload\/q                     macrocell28     3350  16091  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3086  19178  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  28888  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  28888  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  32198  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  32198  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3310  35508  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  35508  959392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/clock           datapathcell8       0      0  RISE       1


5.3::Critical Path Report for (Clock_pwm:R vs. Clock_pwm:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9965511p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -5090
------------------------------------------------   -------- 
End-of-path required time (ps)                      9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29399
-------------------------------------   ----- 
End-of-path arrival time (ps)           29399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11   2320   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1430   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1430   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2960   8140  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell11   4929  13069  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   9710  22779  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  22779  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell12   3310  26089  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell13      0  26089  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell13   3310  29399  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell14      0  29399  9965511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/clock               datapathcell14      0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. Clock_cam:R)
***********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_vSynch(0)/fb
Path End       : \LineCounter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \LineCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 2954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_cam:R#2)   41667
- Setup time                                        -5100
-------------------------------------------------   ----- 
End-of-path required time (ps)                      36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33612
-------------------------------------   ----- 
End-of-path arrival time (ps)           33612
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_vSynch(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_vSynch(0)/fb                                      iocell_ireg     6160   6160   2954  RISE       1
\LineCounter:CounterUDB:reload\/main_1                macrocell28     4686  10846   2954  RISE       1
\LineCounter:CounterUDB:reload\/q                     macrocell28     3350  14196   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3086  17282   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  26992   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  26992   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  30302   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  30302   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3310  33612   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  33612   2954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/clock           datapathcell8       0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_pwm:R)
***********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_sensor(0)/fb
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 18518p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_pwm:R#2)   41667
- Setup time                                         -1930
--------------------------------------------------   ----- 
End-of-path required time (ps)                       39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21219
-------------------------------------   ----- 
End-of-path arrival time (ps)           21219
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_sensor(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Pin_sensor(0)/fb                                iocell_ireg      6160   6160  18518  RISE       1
\SensorTimer:TimerUDB:capt_fifo_load\/main_1    macrocell36      5585  11745  18518  RISE       1
\SensorTimer:TimerUDB:capt_fifo_load\/q         macrocell36      3350  15095  18518  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/f0_load  datapathcell13   6124  21219  18518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_vSynch(0)/fb
Path End       : \LineCounter:CounterUDB:sC32:counterdp:u3\/ci
Capture Clock  : \LineCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 2954p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_cam:R#2)   41667
- Setup time                                        -5100
-------------------------------------------------   ----- 
End-of-path required time (ps)                      36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33612
-------------------------------------   ----- 
End-of-path arrival time (ps)           33612
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_vSynch(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_vSynch(0)/fb                                      iocell_ireg     6160   6160   2954  RISE       1
\LineCounter:CounterUDB:reload\/main_1                macrocell28     4686  10846   2954  RISE       1
\LineCounter:CounterUDB:reload\/q                     macrocell28     3350  14196   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3086  17282   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  26992   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  26992   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  30302   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  30302   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/co_msb     datapathcell7   3310  33612   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/ci         datapathcell8      0  33612   2954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/clock           datapathcell8       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_vSynch(0)/fb
Path End       : \LineCounter:CounterUDB:sC32:counterdp:u2\/ci
Capture Clock  : \LineCounter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 6264p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_cam:R#2)   41667
- Setup time                                        -5100
-------------------------------------------------   ----- 
End-of-path required time (ps)                      36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30302
-------------------------------------   ----- 
End-of-path arrival time (ps)           30302
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_vSynch(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_vSynch(0)/fb                                      iocell_ireg     6160   6160   2954  RISE       1
\LineCounter:CounterUDB:reload\/main_1                macrocell28     4686  10846   2954  RISE       1
\LineCounter:CounterUDB:reload\/q                     macrocell28     3350  14196   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3086  17282   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  26992   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  26992   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/co_msb     datapathcell6   3310  30302   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ci         datapathcell7      0  30302   6264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/clock           datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_vSynch(0)/fb
Path End       : \LineCounter:CounterUDB:sC32:counterdp:u1\/ci
Capture Clock  : \LineCounter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 9574p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_cam:R#2)   41667
- Setup time                                        -5100
-------------------------------------------------   ----- 
End-of-path required time (ps)                      36567

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26992
-------------------------------------   ----- 
End-of-path arrival time (ps)           26992
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_vSynch(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_vSynch(0)/fb                                      iocell_ireg     6160   6160   2954  RISE       1
\LineCounter:CounterUDB:reload\/main_1                macrocell28     4686  10846   2954  RISE       1
\LineCounter:CounterUDB:reload\/q                     macrocell28     3350  14196   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3086  17282   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/co_msb     datapathcell5   9710  26992   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ci         datapathcell6      0  26992   9574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/clock           datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_vSynch(0)/fb
Path End       : \LineCounter:CounterUDB:sC32:counterdp:u2\/cs_addr_0
Capture Clock  : \LineCounter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 11930p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_cam:R#2)    41667
- Setup time                                        -11530
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18206
-------------------------------------   ----- 
End-of-path arrival time (ps)           18206
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_vSynch(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_vSynch(0)/fb                                      iocell_ireg     6160   6160   2954  RISE       1
\LineCounter:CounterUDB:reload\/main_1                macrocell28     4686  10846   2954  RISE       1
\LineCounter:CounterUDB:reload\/q                     macrocell28     3350  14196   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/cs_addr_0  datapathcell7   4011  18206  11930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/clock           datapathcell7       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_vSynch(0)/fb
Path End       : \LineCounter:CounterUDB:sC32:counterdp:u3\/cs_addr_0
Capture Clock  : \LineCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 12068p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_cam:R#2)    41667
- Setup time                                        -11530
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18069
-------------------------------------   ----- 
End-of-path arrival time (ps)           18069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_vSynch(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_vSynch(0)/fb                                      iocell_ireg     6160   6160   2954  RISE       1
\LineCounter:CounterUDB:reload\/main_1                macrocell28     4686  10846   2954  RISE       1
\LineCounter:CounterUDB:reload\/q                     macrocell28     3350  14196   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/cs_addr_0  datapathcell8   3873  18069  12068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/clock           datapathcell8       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_CompositeSynch(0)/fb
Path End       : \LineCounter:CounterUDB:sC32:counterdp:u3\/cs_addr_1
Capture Clock  : \LineCounter:CounterUDB:sC32:counterdp:u3\/clock
Path slack     : 12110p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_cam:R#2)    41667
- Setup time                                        -11530
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18027
-------------------------------------   ----- 
End-of-path arrival time (ps)           18027
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_CompositeSynch(0)/clock                                 iocell_ireg         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_CompositeSynch(0)/fb                              iocell_ireg     6160   6160   3263  RISE       1
\LineCounter:CounterUDB:count_enable\/main_0          macrocell25     4670  10830   3263  RISE       1
\LineCounter:CounterUDB:count_enable\/q               macrocell25     3350  14180   3263  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/cs_addr_1  datapathcell8   3847  18027  12110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/clock           datapathcell8       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_CompositeSynch(0)/fb
Path End       : \LineCounter:CounterUDB:sC32:counterdp:u2\/cs_addr_1
Capture Clock  : \LineCounter:CounterUDB:sC32:counterdp:u2\/clock
Path slack     : 12114p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_cam:R#2)    41667
- Setup time                                        -11530
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18022
-------------------------------------   ----- 
End-of-path arrival time (ps)           18022
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_CompositeSynch(0)/clock                                 iocell_ireg         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_CompositeSynch(0)/fb                              iocell_ireg     6160   6160   3263  RISE       1
\LineCounter:CounterUDB:count_enable\/main_0          macrocell25     4670  10830   3263  RISE       1
\LineCounter:CounterUDB:count_enable\/q               macrocell25     3350  14180   3263  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/cs_addr_1  datapathcell7   3842  18022  12114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/clock           datapathcell7       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_vSynch(0)/fb
Path End       : \LineCounter:CounterUDB:sC32:counterdp:u1\/cs_addr_0
Capture Clock  : \LineCounter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 12824p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_cam:R#2)    41667
- Setup time                                        -11530
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17312
-------------------------------------   ----- 
End-of-path arrival time (ps)           17312
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_vSynch(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_vSynch(0)/fb                                      iocell_ireg     6160   6160   2954  RISE       1
\LineCounter:CounterUDB:reload\/main_1                macrocell28     4686  10846   2954  RISE       1
\LineCounter:CounterUDB:reload\/q                     macrocell28     3350  14196   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/cs_addr_0  datapathcell6   3117  17312  12824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/clock           datapathcell6       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_vSynch(0)/fb
Path End       : \LineCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_0
Capture Clock  : \LineCounter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 12854p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_cam:R#2)    41667
- Setup time                                        -11530
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17282
-------------------------------------   ----- 
End-of-path arrival time (ps)           17282
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_vSynch(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_vSynch(0)/fb                                      iocell_ireg     6160   6160   2954  RISE       1
\LineCounter:CounterUDB:reload\/main_1                macrocell28     4686  10846   2954  RISE       1
\LineCounter:CounterUDB:reload\/q                     macrocell28     3350  14196   2954  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_0  datapathcell5   3086  17282  12854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_CompositeSynch(0)/fb
Path End       : \LineCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1
Capture Clock  : \LineCounter:CounterUDB:sC32:counterdp:u0\/clock
Path slack     : 13163p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_cam:R#2)    41667
- Setup time                                        -11530
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16974
-------------------------------------   ----- 
End-of-path arrival time (ps)           16974
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_CompositeSynch(0)/clock                                 iocell_ireg         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_CompositeSynch(0)/fb                              iocell_ireg     6160   6160   3263  RISE       1
\LineCounter:CounterUDB:count_enable\/main_0          macrocell25     4670  10830   3263  RISE       1
\LineCounter:CounterUDB:count_enable\/q               macrocell25     3350  14180   3263  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/cs_addr_1  datapathcell5   2794  16974  13163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_CompositeSynch(0)/fb
Path End       : \LineCounter:CounterUDB:sC32:counterdp:u1\/cs_addr_1
Capture Clock  : \LineCounter:CounterUDB:sC32:counterdp:u1\/clock
Path slack     : 13189p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_cam:R#2)    41667
- Setup time                                        -11530
-------------------------------------------------   ------ 
End-of-path required time (ps)                       30137

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16947
-------------------------------------   ----- 
End-of-path arrival time (ps)           16947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_CompositeSynch(0)/clock                                 iocell_ireg         0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
Pin_CompositeSynch(0)/fb                              iocell_ireg     6160   6160   3263  RISE       1
\LineCounter:CounterUDB:count_enable\/main_0          macrocell25     4670  10830   3263  RISE       1
\LineCounter:CounterUDB:count_enable\/q               macrocell25     3350  14180   3263  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/cs_addr_1  datapathcell6   2767  16947  13189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/clock           datapathcell6       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_sensor(0)/fb
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 18518p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_pwm:R#2)   41667
- Setup time                                         -1930
--------------------------------------------------   ----- 
End-of-path required time (ps)                       39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21219
-------------------------------------   ----- 
End-of-path arrival time (ps)           21219
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_sensor(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Pin_sensor(0)/fb                                iocell_ireg      6160   6160  18518  RISE       1
\SensorTimer:TimerUDB:capt_fifo_load\/main_1    macrocell36      5585  11745  18518  RISE       1
\SensorTimer:TimerUDB:capt_fifo_load\/q         macrocell36      3350  15095  18518  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/f0_load  datapathcell13   6124  21219  18518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_sensor(0)/fb
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 19059p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_pwm:R#2)   41667
- Setup time                                         -1930
--------------------------------------------------   ----- 
End-of-path required time (ps)                       39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20677
-------------------------------------   ----- 
End-of-path arrival time (ps)           20677
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_sensor(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Pin_sensor(0)/fb                                iocell_ireg      6160   6160  18518  RISE       1
\SensorTimer:TimerUDB:capt_fifo_load\/main_1    macrocell36      5585  11745  18518  RISE       1
\SensorTimer:TimerUDB:capt_fifo_load\/q         macrocell36      3350  15095  18518  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/f0_load  datapathcell14   5583  20677  19059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/clock               datapathcell14      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_sensor(0)/fb
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 19645p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_pwm:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18512
-------------------------------------   ----- 
End-of-path arrival time (ps)           18512
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_sensor(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_sensor(0)/fb                              iocell_ireg   6160   6160  18518  RISE       1
\SensorTimer:TimerUDB:capt_fifo_load\/main_1  macrocell36   5585  11745  18518  RISE       1
\SensorTimer:TimerUDB:capt_fifo_load\/q       macrocell36   3350  15095  18518  RISE       1
MODIN2_0/main_0                               macrocell1    3418  18512  19645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_sensor(0)/fb
Path End       : \SensorTimer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \SensorTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 19645p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_pwm:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18512
-------------------------------------   ----- 
End-of-path arrival time (ps)           18512
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_sensor(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_sensor(0)/fb                              iocell_ireg   6160   6160  18518  RISE       1
\SensorTimer:TimerUDB:capt_fifo_load\/main_1  macrocell36   5585  11745  18518  RISE       1
\SensorTimer:TimerUDB:capt_fifo_load\/q       macrocell36   3350  15095  18518  RISE       1
\SensorTimer:TimerUDB:capt_int_temp\/main_0   macrocell37   3418  18512  19645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:capt_int_temp\/clock_0               macrocell37         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_sensor(0)/fb
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : 19655p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_pwm:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18501
-------------------------------------   ----- 
End-of-path arrival time (ps)           18501
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_sensor(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_sensor(0)/fb                              iocell_ireg   6160   6160  18518  RISE       1
\SensorTimer:TimerUDB:capt_fifo_load\/main_1  macrocell36   5585  11745  18518  RISE       1
\SensorTimer:TimerUDB:capt_fifo_load\/q       macrocell36   3350  15095  18518  RISE       1
MODIN2_1/main_0                               macrocell2    3407  18501  19655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_sensor(0)/fb
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 19945p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_pwm:R#2)   41667
- Setup time                                         -1930
--------------------------------------------------   ----- 
End-of-path required time (ps)                       39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19792
-------------------------------------   ----- 
End-of-path arrival time (ps)           19792
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_sensor(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Pin_sensor(0)/fb                                iocell_ireg      6160   6160  18518  RISE       1
\SensorTimer:TimerUDB:capt_fifo_load\/main_1    macrocell36      5585  11745  18518  RISE       1
\SensorTimer:TimerUDB:capt_fifo_load\/q         macrocell36      3350  15095  18518  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/f0_load  datapathcell12   4697  19792  19945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_sensor(0)/fb
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 20487p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_pwm:R#2)   41667
- Setup time                                         -1930
--------------------------------------------------   ----- 
End-of-path required time (ps)                       39737

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19249
-------------------------------------   ----- 
End-of-path arrival time (ps)           19249
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_sensor(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
Pin_sensor(0)/fb                                iocell_ireg      6160   6160  18518  RISE       1
\SensorTimer:TimerUDB:capt_fifo_load\/main_1    macrocell36      5585  11745  18518  RISE       1
\SensorTimer:TimerUDB:capt_fifo_load\/q         macrocell36      3350  15095  18518  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/f0_load  datapathcell11   4155  19249  20487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_vSynch(0)/fb
Path End       : \LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 23586p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_cam:R#2)   41667
- Recovery time                                         0
-------------------------------------------------   ----- 
End-of-path required time (ps)                      41667

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18080
-------------------------------------   ----- 
End-of-path arrival time (ps)           18080
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_vSynch(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
Pin_vSynch(0)/fb                                      iocell_ireg    6160   6160   2954  RISE       1
Net_942/main_0                                        macrocell6     4686  10846  23586  RISE       1
Net_942/q                                             macrocell6     3350  14196  23586  RISE       1
\LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell1   3885  18080  23586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_sensor(0)/fb
Path End       : \SensorTimer:TimerUDB:capture_last\/main_0
Capture Clock  : \SensorTimer:TimerUDB:capture_last\/clock_0
Path slack     : 27318p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#240 vs. Clock_pwm:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10839
-------------------------------------   ----- 
End-of-path arrival time (ps)           10839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_sensor(0)/clock                                         iocell_ireg         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_sensor(0)/fb                            iocell_ireg   6160   6160  18518  RISE       1
\SensorTimer:TimerUDB:capture_last\/main_0  macrocell38   4679  10839  27318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:capture_last\/clock_0                macrocell38         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Pin_CompositeSynch(0)/fb
Path End       : \LineCounter:CounterUDB:count_stored_i\/main_0
Capture Clock  : \LineCounter:CounterUDB:count_stored_i\/clock_0
Path slack     : 27327p

Capture Clock Arrival Time                              0
+ Clock path delay                                      0
+ Cycle adjust (CyBUS_CLK:R#24 vs. Clock_cam:R#2)   41667
- Setup time                                        -3510
-------------------------------------------------   ----- 
End-of-path required time (ps)                      38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10830
-------------------------------------   ----- 
End-of-path arrival time (ps)           10830
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Pin_CompositeSynch(0)/clock                                 iocell_ireg         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
Pin_CompositeSynch(0)/fb                        iocell_ireg   6160   6160   3263  RISE       1
\LineCounter:CounterUDB:count_stored_i\/main_0  macrocell26   4670  10830  27327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:count_stored_i\/clock_0            macrocell26         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 56912p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)    83333
- Setup time                                                       -11530
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14891
-------------------------------------   ----- 
End-of-path arrival time (ps)           14891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell4   3850   3850  56912  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/main_0     macrocell16     4839   8689  56912  RISE       1
\CapSense:MeasureCH0:cs_addr_win_0\/q          macrocell16     3350  12039  56912  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_0  datapathcell4   2852  14891  56912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 56970p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)    83333
- Setup time                                                       -11530
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14833
-------------------------------------   ----- 
End-of-path arrival time (ps)           14833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell4   3850   3850  56912  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/main_1      macrocell15     5374   9224  56970  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_2\/q           macrocell15     3350  12574  56970  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_2  datapathcell3   2259  14833  56970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 56974p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)    83333
- Setup time                                                       -11530
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14830
-------------------------------------   ----- 
End-of-path arrival time (ps)           14830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell4   3850   3850  56912  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/main_1      macrocell14     5374   9224  56974  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_1\/q           macrocell14     3350  12574  56974  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_1  datapathcell3   2256  14830  56974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0
Capture Clock  : \CapSense:MeasureCH0:UDB:Counter:u0\/clock
Path slack     : 56977p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)    83333
- Setup time                                                       -11530
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14826
-------------------------------------   ----- 
End-of-path arrival time (ps)           14826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb     datapathcell4   3850   3850  56912  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/main_1      macrocell13     5374   9224  56977  RISE       1
\CapSense:MeasureCH0:cs_addr_cnt_0\/q           macrocell13     3350  12574  56977  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/cs_addr_0  datapathcell3   2252  14826  56977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Counter:u0\/clock                 datapathcell3       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 59192p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)    83333
- Setup time                                                       -11530
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12611
-------------------------------------   ----- 
End-of-path arrival time (ps)           12611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell4   3850   3850  56912  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/main_0     macrocell17     3103   6953  59192  RISE       1
\CapSense:MeasureCH0:cs_addr_win_1\/q          macrocell17     3350  10303  59192  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_1  datapathcell4   2309  12611  59192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2
Capture Clock  : \CapSense:MeasureCH0:UDB:Window:u0\/clock
Path slack     : 59211p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)    83333
- Setup time                                                       -11530
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      71803

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12592
-------------------------------------   ----- 
End-of-path arrival time (ps)           12592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb    datapathcell4   3850   3850  56912  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/main_0     macrocell18     3090   6940  59211  RISE       1
\CapSense:MeasureCH0:cs_addr_win_2\/q          macrocell18     3350  10290  59211  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/cs_addr_2  datapathcell4   2302  12592  59211  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 65027p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)    83333
- Setup time                                                       -11520
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6786
-------------------------------------   ---- 
End-of-path arrival time (ps)           6786
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q                 macrocell10     1250   1250  65027  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_0  datapathcell1   5536   6786  65027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:UDB:PrescalerDp:u0\/z0_comb
Path End       : \CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1
Capture Clock  : \CapSense:ClockGen:UDB:PrescalerDp:u0\/clock
Path slack     : 65741p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)    83333
- Setup time                                                       -11520
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      71813

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6073
-------------------------------------   ---- 
End-of-path arrival time (ps)           6073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:UDB:PrescalerDp:u0\/z0_comb    datapathcell1   3850   3850  65741  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/cs_addr_1  datapathcell1   2223   6073  65741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:sC8:PRSdp:u0\/cs_addr_2
Capture Clock  : \CapSense:ClockGen:sC8:PRSdp:u0\/clock
Path slack     : 66050p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)    83333
- Setup time                                                       -10970
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      72363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6313
-------------------------------------   ---- 
End-of-path arrival time (ps)           6313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q           macrocell10     1250   1250  65027  RISE       1
\CapSense:ClockGen:sC8:PRSdp:u0\/cs_addr_2  datapathcell2   5063   6313  66050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC8:PRSdp:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:clock_detect_reg\/q
Path End       : \CapSense:ClockGen:sC8:PRSdp:u0\/cs_addr_0
Capture Clock  : \CapSense:ClockGen:sC8:PRSdp:u0\/clock
Path slack     : 68825p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)    83333
- Setup time                                                       -10970
----------------------------------------------------------------   ------ 
End-of-path required time (ps)                                      72363

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell8          0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:clock_detect_reg\/q      macrocell8      1250   1250  68825  RISE       1
\CapSense:ClockGen:sC8:PRSdp:u0\/cs_addr_0  datapathcell2   2288   3538  68825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:sC8:PRSdp:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:Net_1603\/main_0
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 70194p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9629
-------------------------------------   ---- 
End-of-path arrival time (ps)           9629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell22         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q       macrocell22   1250   1250  70194  RISE       1
\CapSense:Net_1603\/main_0  macrocell22   8379   9629  70194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell22         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 70200p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9624
-------------------------------------   ---- 
End-of-path arrival time (ps)           9624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell22   1250   1250  70194  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_0  macrocell19   8374   9624  70200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 70898p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8925
-------------------------------------   ---- 
End-of-path arrival time (ps)           8925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell22   1250   1250  70194  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_0  macrocell21   7675   8925  70898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:Net_1603\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_0
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 70907p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8916
-------------------------------------   ---- 
End-of-path arrival time (ps)           8916
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:Net_1603\/q                    macrocell22   1250   1250  70194  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_0  macrocell20   7666   8916  70907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:Net_1603\/main_1
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 72109p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7715
-------------------------------------   ---- 
End-of-path arrival time (ps)           7715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell4   3850   3850  56912  RISE       1
\CapSense:Net_1603\/main_1                   macrocell22     3865   7715  72109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell22         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:Net_1603\/main_2
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 72127p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7697
-------------------------------------   ---- 
End-of-path arrival time (ps)           7697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell4   3820   3820  56929  RISE       1
\CapSense:Net_1603\/main_2                   macrocell22     3877   7697  72127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell22         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:UDB:PrescalerDp:u0\/ce1_comb
Path End       : \CapSense:ClockGen:tmp_ppulse_reg\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_reg\/clock_0
Path slack     : 72550p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7274
-------------------------------------   ---- 
End-of-path arrival time (ps)           7274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:UDB:PrescalerDp:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:UDB:PrescalerDp:u0\/ce1_comb  datapathcell1   5030   5030  72550  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/main_0        macrocell12     2244   7274  72550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell12         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z0_comb
Path End       : \CapSense:MeasureCH0:wndState_1\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 72883p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6940
-------------------------------------   ---- 
End-of-path arrival time (ps)           6940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z0_comb  datapathcell4   3850   3850  56912  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_2      macrocell20     3090   6940  72883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:UDB:Window:u0\/z1_comb
Path End       : \CapSense:MeasureCH0:wndState_1\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 72903p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6920
-------------------------------------   ---- 
End-of-path arrival time (ps)           6920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:UDB:Window:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:UDB:Window:u0\/z1_comb  datapathcell4   3820   3820  56929  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_3      macrocell20     3100   6920  72903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 73157p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6666
-------------------------------------   ---- 
End-of-path arrival time (ps)           6666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell24   1250   1250  73157  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_4  macrocell20   5416   6666  73157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 73203p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6620
-------------------------------------   ---- 
End-of-path arrival time (ps)           6620
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell20   1250   1250  73203  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_3  macrocell19   5370   6620  73203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en
Capture Clock  : \CapSense:MeasureCH0:genblk1:SyncCMPR\/clock
Path slack     : 73388p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -2100
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     81233

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7845
-------------------------------------   ---- 
End-of-path arrival time (ps)           7845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc               count7cell    2580   2580  73388  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clk_en  synccell      5265   7845  73388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:genblk1:SyncCMPR\/clock               synccell            0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:wndState_2\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 73501p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6322
-------------------------------------   ---- 
End-of-path arrival time (ps)           6322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2580   2580  73388  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_1  macrocell21   3742   6322  73501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 73714p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6109
-------------------------------------   ---- 
End-of-path arrival time (ps)           6109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell24   1250   1250  73157  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_2  macrocell21   4859   6109  73714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:Net_1603\/main_5
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 73767p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6056
-------------------------------------   ---- 
End-of-path arrival time (ps)           6056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q  macrocell20   1250   1250  73203  RISE       1
\CapSense:Net_1603\/main_5          macrocell22   4806   6056  73767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell22         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:ScanSpeed\/tc
Path End       : \CapSense:MeasureCH0:wndState_1\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 73961p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5862
-------------------------------------   ---- 
End-of-path arrival time (ps)           5862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:ScanSpeed\/tc         count7cell    2580   2580  73388  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_1  macrocell20   3282   5862  73961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense:ClockGen:tmp_ppulse_dly\/main_0
Capture Clock  : \CapSense:ClockGen:tmp_ppulse_dly\/clock_0
Path slack     : 74249p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5574
-------------------------------------   ---- 
End-of-path arrival time (ps)           5574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_reg\/q       macrocell12   1250   1250  74249  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/main_0  macrocell11   4324   5574  74249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/clock_0                 macrocell11         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_3
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 74360p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q    macrocell10   1250   1250  65027  RISE       1
\CapSense:ClockGen:cstate_2\/main_3  macrocell9    4213   5463  74360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_2
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 74360p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5463
-------------------------------------   ---- 
End-of-path arrival time (ps)           5463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q       macrocell10   1250   1250  65027  RISE       1
\CapSense:ClockGen:inter_reset\/main_2  macrocell10   4213   5463  74360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:Net_1603\/main_4
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 74532p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5291
-------------------------------------   ---- 
End-of-path arrival time (ps)           5291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q  macrocell21   1250   1250  59518  RISE       1
\CapSense:Net_1603\/main_4          macrocell22   4041   5291  74532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell22         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_2
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 74550p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5273
-------------------------------------   ---- 
End-of-path arrival time (ps)           5273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell21   1250   1250  59518  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_2  macrocell19   4023   5273  74550  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense:mrst\/main_1
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 74619p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5204
-------------------------------------   ---- 
End-of-path arrival time (ps)           5204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   2580   2580  74619  RISE       1
\CapSense:mrst\/main_1                          macrocell24    2624   5204  74619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense:MeasureCH0:wndState_0\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 74620p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5203
-------------------------------------   ---- 
End-of-path arrival time (ps)           5203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   2580   2580  74620  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_5         macrocell19    2623   5203  74620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1
Path End       : \CapSense:ClockGen:cstate_2\/main_1
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 74630p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_1  controlcell1   2580   2580  74619  RISE       1
\CapSense:ClockGen:cstate_2\/main_1             macrocell9     2614   5194  74630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2
Path End       : \CapSense:Net_1603\/main_7
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 74632p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_2  controlcell1   2580   2580  74620  RISE       1
\CapSense:Net_1603\/main_7                      macrocell22    2611   5191  74632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell22         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 74684p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5140
-------------------------------------   ---- 
End-of-path arrival time (ps)           5140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell19   1250   1250  59408  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_5  macrocell21   3890   5140  74684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_7
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 74694p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell19   1250   1250  59408  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_7  macrocell20   3879   5129  74694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_reg\/q
Path End       : \CapSense:ClockGen:clock_detect_reg\/main_0
Capture Clock  : \CapSense:ClockGen:clock_detect_reg\/clock_0
Path slack     : 74810p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5013
-------------------------------------   ---- 
End-of-path arrival time (ps)           5013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_reg\/clock_0                 macrocell12         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_reg\/q         macrocell12   1250   1250  74249  RISE       1
\CapSense:ClockGen:clock_detect_reg\/main_0  macrocell8    3763   5013  74810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell8          0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:mrst\/main_2
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 74920p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4903
-------------------------------------   ---- 
End-of-path arrival time (ps)           4903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q  macrocell10   1250   1250  65027  RISE       1
\CapSense:mrst\/main_2             macrocell24   3653   4903  74920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense:ClockGen:cstate_2\/main_2
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 74932p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   2580   2580  74932  RISE       1
\CapSense:ClockGen:cstate_2\/main_2             macrocell9     2312   4892  74932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0
Path End       : \CapSense:ClockGen:inter_reset\/main_1
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 74932p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4892
-------------------------------------   ---- 
End-of-path arrival time (ps)           4892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:SyncCtrl:CtrlReg\/clock                 controlcell1        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\CapSense:ClockGen:SyncCtrl:CtrlReg\/control_0  controlcell1   2580   2580  74932  RISE       1
\CapSense:ClockGen:inter_reset\/main_1          macrocell10    2312   4892  74932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_1
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 75421p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                        macrocell24   1250   1250  73157  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_1  macrocell19   3152   4402  75421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:mrst\/main_0
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 75421p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4402
-------------------------------------   ---- 
End-of-path arrival time (ps)           4402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q       macrocell24   1250   1250  73157  RISE       1
\CapSense:mrst\/main_0  macrocell24   3152   4402  75421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_0
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 75423p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                    macrocell24   1250   1250  73157  RISE       1
\CapSense:ClockGen:cstate_2\/main_0  macrocell9    3150   4400  75423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_0
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 75423p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q                       macrocell24   1250   1250  73157  RISE       1
\CapSense:ClockGen:inter_reset\/main_0  macrocell10   3150   4400  75423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:mrst\/q
Path End       : \CapSense:Net_1603\/main_3
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 75423p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:mrst\/q           macrocell24   1250   1250  73157  RISE       1
\CapSense:Net_1603\/main_3  macrocell22   3150   4400  75423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell22         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_3
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 75462p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4361
-------------------------------------   ---- 
End-of-path arrival time (ps)           4361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell21   1250   1250  59518  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_3  macrocell21   3111   4361  75462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_6
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 75472p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell20   1250   1250  73203  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_6  macrocell20   3101   4351  75472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_2\/q
Path End       : \CapSense:MeasureCH0:wndState_1\/main_5
Capture Clock  : \CapSense:MeasureCH0:wndState_1\/clock_0
Path slack     : 75474p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4349
-------------------------------------   ---- 
End-of-path arrival time (ps)           4349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_2\/q       macrocell21   1250   1250  59518  RISE       1
\CapSense:MeasureCH0:wndState_1\/main_5  macrocell20   3099   4349  75474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_1\/q
Path End       : \CapSense:MeasureCH0:wndState_2\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_2\/clock_0
Path slack     : 75476p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4347
-------------------------------------   ---- 
End-of-path arrival time (ps)           4347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_1\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_1\/q       macrocell20   1250   1250  73203  RISE       1
\CapSense:MeasureCH0:wndState_2\/main_4  macrocell21   3097   4347  75476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_2\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:ClockGen:cstate_2\/main_4
Capture Clock  : \CapSense:ClockGen:cstate_2\/clock_0
Path slack     : 75767p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q       macrocell9    1250   1250  75767  RISE       1
\CapSense:ClockGen:cstate_2\/main_4  macrocell9    2806   4056  75767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell9          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:ClockGen:inter_reset\/main_3
Capture Clock  : \CapSense:ClockGen:inter_reset\/clock_0
Path slack     : 75767p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q          macrocell9    1250   1250  75767  RISE       1
\CapSense:ClockGen:inter_reset\/main_3  macrocell10   2806   4056  75767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:Net_1603\/main_8
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 75767p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q  macrocell9    1250   1250  75767  RISE       1
\CapSense:Net_1603\/main_8      macrocell22   2806   4056  75767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell22         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_6
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 75768p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q           macrocell9    1250   1250  75767  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_6  macrocell19   2805   4055  75768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:cstate_2\/q
Path End       : \CapSense:mrst\/main_3
Capture Clock  : \CapSense:mrst\/clock_0
Path slack     : 75768p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4055
-------------------------------------   ---- 
End-of-path arrival time (ps)           4055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:cstate_2\/clock_0                       macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:cstate_2\/q  macrocell9    1250   1250  75767  RISE       1
\CapSense:mrst\/main_3          macrocell24   2805   4055  75768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:mrst\/clock_0                                    macrocell24         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:MeasureCH0:wndState_0\/main_4
Capture Clock  : \CapSense:MeasureCH0:wndState_0\/clock_0
Path slack     : 75783p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q       macrocell19   1250   1250  59408  RISE       1
\CapSense:MeasureCH0:wndState_0\/main_4  macrocell19   2790   4040  75783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:MeasureCH0:wndState_0\/q
Path End       : \CapSense:Net_1603\/main_6
Capture Clock  : \CapSense:Net_1603\/clock_0
Path slack     : 75789p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:MeasureCH0:wndState_0\/clock_0                   macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:MeasureCH0:wndState_0\/q  macrocell19   1250   1250  59408  RISE       1
\CapSense:Net_1603\/main_6          macrocell22   2785   4035  75789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:Net_1603\/clock_0                                macrocell22         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:tmp_ppulse_dly\/q
Path End       : \CapSense:ClockGen:clock_detect_reg\/main_1
Capture Clock  : \CapSense:ClockGen:clock_detect_reg\/clock_0
Path slack     : 76284p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Setup time                                                       -3510
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:tmp_ppulse_dly\/clock_0                 macrocell11         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:tmp_ppulse_dly\/q         macrocell11   1250   1250  76284  RISE       1
\CapSense:ClockGen:clock_detect_reg\/main_1  macrocell8    2289   3539  76284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:clock_detect_reg\/clock_0               macrocell8          0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \CapSense:ClockGen:inter_reset\/q
Path End       : \CapSense:ClockGen:ScanSpeed\/reset
Capture Clock  : \CapSense:ClockGen:ScanSpeed\/clock
Path slack     : 76447p

Capture Clock Arrival Time                                             0
+ Clock path delay                                                     0
+ Cycle adjust (CapSense_IntClock:R#1 vs. CapSense_IntClock:R#2)   83333
- Recovery time                                                        0
----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                     83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6886
-------------------------------------   ---- 
End-of-path arrival time (ps)           6886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:inter_reset\/clock_0                    macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\CapSense:ClockGen:inter_reset\/q    macrocell10   1250   1250  65027  RISE       1
\CapSense:ClockGen:ScanSpeed\/reset  count7cell    5636   6886  76447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\CapSense:ClockGen:ScanSpeed\/clock                        count7cell          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 962342p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -5090
------------------------------------------------   ------- 
End-of-path required time (ps)                      994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32568
-------------------------------------   ----- 
End-of-path arrival time (ps)           32568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_978/q                                       macrocell7       1250   1250  962342  RISE       1
\TapeTimer:TimerUDB:run_mode\/main_1            macrocell48      8038   9288  962342  RISE       1
\TapeTimer:TimerUDB:run_mode\/q                 macrocell48      3350  12638  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1  datapathcell17   3600  16238  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell17   9710  25948  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell18      0  25948  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell18   3310  29258  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell19      0  29258  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell19   3310  32568  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell20      0  32568  962342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell20      0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 965652p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -5090
------------------------------------------------   ------- 
End-of-path required time (ps)                      994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29258
-------------------------------------   ----- 
End-of-path arrival time (ps)           29258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_978/q                                       macrocell7       1250   1250  962342  RISE       1
\TapeTimer:TimerUDB:run_mode\/main_1            macrocell48      8038   9288  962342  RISE       1
\TapeTimer:TimerUDB:run_mode\/q                 macrocell48      3350  12638  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1  datapathcell17   3600  16238  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell17   9710  25948  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell18      0  25948  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell18   3310  29258  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell19      0  29258  965652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell19      0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 968962p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -5090
------------------------------------------------   ------- 
End-of-path required time (ps)                      994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25948
-------------------------------------   ----- 
End-of-path arrival time (ps)           25948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_978/q                                       macrocell7       1250   1250  962342  RISE       1
\TapeTimer:TimerUDB:run_mode\/main_1            macrocell48      8038   9288  962342  RISE       1
\TapeTimer:TimerUDB:run_mode\/q                 macrocell48      3350  12638  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1  datapathcell17   3600  16238  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell17   9710  25948  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell18      0  25948  968962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell18      0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 970575p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17905
-------------------------------------   ----- 
End-of-path arrival time (ps)           17905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_978/q                                       macrocell7       1250   1250  962342  RISE       1
\TapeTimer:TimerUDB:run_mode\/main_1            macrocell48      8038   9288  962342  RISE       1
\TapeTimer:TimerUDB:run_mode\/q                 macrocell48      3350  12638  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1  datapathcell20   5267  17905  970575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell20      0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 970579p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17901
-------------------------------------   ----- 
End-of-path arrival time (ps)           17901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_978/q                                       macrocell7       1250   1250  962342  RISE       1
\TapeTimer:TimerUDB:run_mode\/main_1            macrocell48      8038   9288  962342  RISE       1
\TapeTimer:TimerUDB:run_mode\/q                 macrocell48      3350  12638  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1  datapathcell19   5263  17901  970579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell19      0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 971667p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16813
-------------------------------------   ----- 
End-of-path arrival time (ps)           16813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_978/q                                       macrocell7       1250   1250  962342  RISE       1
\TapeTimer:TimerUDB:run_mode\/main_1            macrocell48      8038   9288  962342  RISE       1
\TapeTimer:TimerUDB:run_mode\/q                 macrocell48      3350  12638  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1  datapathcell18   4174  16813  971667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell18      0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 972242p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16238
-------------------------------------   ----- 
End-of-path arrival time (ps)           16238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_978/q                                       macrocell7       1250   1250  962342  RISE       1
\TapeTimer:TimerUDB:run_mode\/main_1            macrocell48      8038   9288  962342  RISE       1
\TapeTimer:TimerUDB:run_mode\/q                 macrocell48      3350  12638  962342  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1  datapathcell17   3600  16238  972242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell17      0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_2
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 972471p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16009
-------------------------------------   ----- 
End-of-path arrival time (ps)           16009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_978/q                                       macrocell7       1250   1250  962342  RISE       1
Net_1140/main_0                                 macrocell4       7261   8511  962571  RISE       1
Net_1140/q                                      macrocell4       3350  11861  962571  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_2  datapathcell17   4148  16009  972471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell17      0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_2
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 972474p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16006
-------------------------------------   ----- 
End-of-path arrival time (ps)           16006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_978/q                                       macrocell7       1250   1250  962342  RISE       1
Net_1140/main_0                                 macrocell4       7261   8511  962571  RISE       1
Net_1140/q                                      macrocell4       3350  11861  962571  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_2  datapathcell18   4145  16006  972474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell18      0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_2
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 973532p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14948
-------------------------------------   ----- 
End-of-path arrival time (ps)           14948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_978/q                                       macrocell7       1250   1250  962342  RISE       1
Net_1140/main_0                                 macrocell4       7261   8511  962571  RISE       1
Net_1140/q                                      macrocell4       3350  11861  962571  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_2  datapathcell20   3087  14948  973532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell20      0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_2
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 973534p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14946
-------------------------------------   ----- 
End-of-path arrival time (ps)           14946
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_978/q                                       macrocell7       1250   1250  962342  RISE       1
Net_1140/main_0                                 macrocell4       7261   8511  962571  RISE       1
Net_1140/q                                      macrocell4       3350  11861  962571  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_2  datapathcell19   3084  14946  973534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell19      0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 975002p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13478
-------------------------------------   ----- 
End-of-path arrival time (ps)           13478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell17      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell17   2320   2320  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell18      0   2320  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell18   1430   3750  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell19      0   3750  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell19   1430   5180  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell20      0   5180  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell20   2960   8140  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell18   5338  13478  975002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell18      0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 975556p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12924
-------------------------------------   ----- 
End-of-path arrival time (ps)           12924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell17      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell17   2320   2320  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell18      0   2320  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell18   1430   3750  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell19      0   3750  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell19   1430   5180  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell20      0   5180  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell20   2960   8140  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell17   4784  12924  975556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell17      0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 977249p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11231
-------------------------------------   ----- 
End-of-path arrival time (ps)           11231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell17      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell17   2320   2320  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell18      0   2320  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell18   1430   3750  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell19      0   3750  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell19   1430   5180  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell20      0   5180  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell20   2960   8140  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell19   3091  11231  977249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell19      0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 977397p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                        -11520
------------------------------------------------   ------- 
End-of-path required time (ps)                      988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11083
-------------------------------------   ----- 
End-of-path arrival time (ps)           11083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell17      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell17   2320   2320  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell18      0   2320  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell18   1430   3750  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell19      0   3750  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell19   1430   5180  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell20      0   5180  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell20   2960   8140  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell20   2943  11083  977397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell20      0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \TapeTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 977962p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18528
-------------------------------------   ----- 
End-of-path arrival time (ps)           18528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT   slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_978/q                                   macrocell7    1250   1250  962342  RISE       1
\TapeTimer:TimerUDB:capt_fifo_load\/main_3  macrocell43   7149   8399  977962  RISE       1
\TapeTimer:TimerUDB:capt_fifo_load\/q       macrocell43   3350  11749  977962  RISE       1
\TapeTimer:TimerUDB:capt_int_temp\/main_2   macrocell44   6779  18528  977962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:capt_int_temp\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \TapeTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 978099p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18391
-------------------------------------   ----- 
End-of-path arrival time (ps)           18391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_978/q                                     macrocell7    1250   1250  962342  RISE       1
\TapeTimer:TimerUDB:capt_fifo_load\/main_3    macrocell43   7149   8399  977962  RISE       1
\TapeTimer:TimerUDB:capt_fifo_load\/q         macrocell43   3350  11749  977962  RISE       1
\TapeTimer:TimerUDB:int_capt_count_0\/main_2  macrocell46   6642  18391  978099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_0\/clock_0              macrocell46         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \TapeTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 978654p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17836
-------------------------------------   ----- 
End-of-path arrival time (ps)           17836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_978/q                                     macrocell7    1250   1250  962342  RISE       1
\TapeTimer:TimerUDB:capt_fifo_load\/main_3    macrocell43   7149   8399  977962  RISE       1
\TapeTimer:TimerUDB:capt_fifo_load\/q         macrocell43   3350  11749  977962  RISE       1
\TapeTimer:TimerUDB:int_capt_count_1\/main_2  macrocell47   6087  17836  978654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_1\/clock_0              macrocell47         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u1\/f0_load
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 979523p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -1930
------------------------------------------------   ------- 
End-of-path required time (ps)                      998070

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18547
-------------------------------------   ----- 
End-of-path arrival time (ps)           18547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_978/q                                     macrocell7       1250   1250  962342  RISE       1
\TapeTimer:TimerUDB:capt_fifo_load\/main_3    macrocell43      7149   8399  977962  RISE       1
\TapeTimer:TimerUDB:capt_fifo_load\/q         macrocell43      3350  11749  977962  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/f0_load  datapathcell18   6798  18547  979523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/clock                 datapathcell18      0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LineCounter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 980756p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -1570
------------------------------------------------   ------- 
End-of-path required time (ps)                      998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17674
-------------------------------------   ----- 
End-of-path arrival time (ps)           17674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\LineCounter:CounterUDB:sC32:counterdp:u0\/ce0           datapathcell5   3540   3540  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ce0i          datapathcell6      0   3540  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ce0           datapathcell6   1440   4980  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ce0i          datapathcell7      0   4980  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ce0           datapathcell7   1440   6420  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/ce0i          datapathcell8      0   6420  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/ce0_comb      datapathcell8   2960   9380  959392  RISE       1
\LineCounter:CounterUDB:status_2\/main_0                 macrocell30     2624  12004  980756  RISE       1
\LineCounter:CounterUDB:status_2\/q                      macrocell30     3350  15354  980756  RISE       1
\LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell1    2320  17674  980756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LineCounter:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : \LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 980839p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -1570
------------------------------------------------   ------- 
End-of-path required time (ps)                      998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17591
-------------------------------------   ----- 
End-of-path arrival time (ps)           17591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\LineCounter:CounterUDB:sC32:counterdp:u0\/ce1           datapathcell5   3510   3510  980839  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ce1i          datapathcell6      0   3510  980839  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ce1           datapathcell6   1430   4940  980839  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ce1i          datapathcell7      0   4940  980839  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ce1           datapathcell7   1430   6370  980839  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/ce1i          datapathcell8      0   6370  980839  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/ce1_comb      datapathcell8   2950   9320  980839  RISE       1
\LineCounter:CounterUDB:status_0\/main_0                 macrocell29     2597  11917  980839  RISE       1
\LineCounter:CounterUDB:status_0\/q                      macrocell29     3350  15267  980839  RISE       1
\LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell1    2323  17591  980839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u0\/f0_load
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 981254p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -1930
------------------------------------------------   ------- 
End-of-path required time (ps)                      998070

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16816
-------------------------------------   ----- 
End-of-path arrival time (ps)           16816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_978/q                                     macrocell7       1250   1250  962342  RISE       1
\TapeTimer:TimerUDB:capt_fifo_load\/main_3    macrocell43      7149   8399  977962  RISE       1
\TapeTimer:TimerUDB:capt_fifo_load\/q         macrocell43      3350  11749  977962  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/f0_load  datapathcell17   5067  16816  981254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell17      0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \TapeTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TapeTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 981520p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -1570
------------------------------------------------   ------- 
End-of-path required time (ps)                      998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16910
-------------------------------------   ----- 
End-of-path arrival time (ps)           16910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u0\/clock                 datapathcell17      0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell17   2320   2320  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell18      0   2320  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell18   1430   3750  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell19      0   3750  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell19   1430   5180  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell20      0   5180  965656  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell20   2960   8140  965656  RISE       1
\TapeTimer:TimerUDB:status_tc\/main_1         macrocell49      3105  11245  981520  RISE       1
\TapeTimer:TimerUDB:status_tc\/q              macrocell49      3350  14595  981520  RISE       1
\TapeTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2314  16910  981520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:rstSts:stsreg\/clock                   statusicell5        0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u2\/f0_load
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 983515p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -1930
------------------------------------------------   ------- 
End-of-path required time (ps)                      998070

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14555
-------------------------------------   ----- 
End-of-path arrival time (ps)           14555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_978/q                                     macrocell7       1250   1250  962342  RISE       1
\TapeTimer:TimerUDB:capt_fifo_load\/main_3    macrocell43      7149   8399  977962  RISE       1
\TapeTimer:TimerUDB:capt_fifo_load\/q         macrocell43      3350  11749  977962  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/f0_load  datapathcell19   2806  14555  983515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u2\/clock                 datapathcell19      0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:sT32:timerdp:u3\/f0_load
Capture Clock  : \TapeTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 983529p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -1930
------------------------------------------------   ------- 
End-of-path required time (ps)                      998070

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14541
-------------------------------------   ----- 
End-of-path arrival time (ps)           14541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                      model name      delay     AT   slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  ------  ----  ------
Net_978/q                                     macrocell7       1250   1250  962342  RISE       1
\TapeTimer:TimerUDB:capt_fifo_load\/main_3    macrocell43      7149   8399  977962  RISE       1
\TapeTimer:TimerUDB:capt_fifo_load\/q         macrocell43      3350  11749  977962  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/f0_load  datapathcell20   2792  14541  983529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sT32:timerdp:u3\/clock                 datapathcell20      0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LineCounter:CounterUDB:sC32:counterdp:u0\/ce0
Path End       : \LineCounter:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \LineCounter:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 984486p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12004
-------------------------------------   ----- 
End-of-path arrival time (ps)           12004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\LineCounter:CounterUDB:sC32:counterdp:u0\/ce0       datapathcell5   3540   3540  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ce0i      datapathcell6      0   3540  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ce0       datapathcell6   1440   4980  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ce0i      datapathcell7      0   4980  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ce0       datapathcell7   1440   6420  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/ce0i      datapathcell8      0   6420  959392  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/ce0_comb  datapathcell8   2960   9380  959392  RISE       1
\LineCounter:CounterUDB:overflow_reg_i\/main_0       macrocell27     2624  12004  984486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:overflow_reg_i\/clock_0            macrocell27         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LineCounter:CounterUDB:sC32:counterdp:u0\/ce1
Path End       : Net_978/main_0
Capture Clock  : Net_978/clock_0
Path slack     : 984564p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11926
-------------------------------------   ----- 
End-of-path arrival time (ps)           11926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\LineCounter:CounterUDB:sC32:counterdp:u0\/ce1       datapathcell5   3510   3510  980839  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ce1i      datapathcell6      0   3510  980839  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/ce1       datapathcell6   1430   4940  980839  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ce1i      datapathcell7      0   4940  980839  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/ce1       datapathcell7   1430   6370  980839  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/ce1i      datapathcell8      0   6370  980839  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/ce1_comb  datapathcell8   2950   9320  980839  RISE       1
Net_978/main_0                                       macrocell7      2606  11926  984564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LineCounter:CounterUDB:sC32:counterdp:u0\/z0
Path End       : \LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 984707p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -1570
------------------------------------------------   ------- 
End-of-path required time (ps)                      998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13723
-------------------------------------   ----- 
End-of-path arrival time (ps)           13723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT   slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ------  ----  ------
\LineCounter:CounterUDB:sC32:counterdp:u0\/z0            datapathcell5   2320   2320  984707  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/z0i           datapathcell6      0   2320  984707  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u1\/z0            datapathcell6   1430   3750  984707  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/z0i           datapathcell7      0   3750  984707  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u2\/z0            datapathcell7   1430   5180  984707  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/z0i           datapathcell8      0   5180  984707  RISE       1
\LineCounter:CounterUDB:sC32:counterdp:u3\/z0_comb       datapathcell8   2960   8140  984707  RISE       1
\LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell1    5583  13723  984707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LineCounter:CounterUDB:sSTSReg:rstSts:stsreg\/clock       statusicell1        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \TapeTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 985177p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Recovery time                                          0
------------------------------------------------   ------- 
End-of-path required time (ps)                     1000000

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14823
-------------------------------------   ----- 
End-of-path arrival time (ps)           14823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
Net_978/q                                 macrocell7     1250   1250  962342  RISE       1
Net_1140/main_0                           macrocell4     7261   8511  962571  RISE       1
Net_1140/q                                macrocell4     3350  11861  962571  RISE       1
\TapeTimer:TimerUDB:rstSts:stsreg\/reset  statusicell5   2962  14823  985177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:rstSts:stsreg\/clock                   statusicell5        0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \TapeTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 986718p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9772
-------------------------------------   ---- 
End-of-path arrival time (ps)           9772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
Net_978/q                                  macrocell7    1250   1250  962342  RISE       1
\TapeTimer:TimerUDB:capt_int_temp\/main_3  macrocell44   8522   9772  986718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:capt_int_temp\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \TapeTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 986721p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9769
-------------------------------------   ---- 
End-of-path arrival time (ps)           9769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_978/q                                     macrocell7    1250   1250  962342  RISE       1
\TapeTimer:TimerUDB:int_capt_count_1\/main_3  macrocell47   8519   9769  986721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_1\/clock_0              macrocell47         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_978/q
Path End       : \TapeTimer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \TapeTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 986742p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9748
-------------------------------------   ---- 
End-of-path arrival time (ps)           9748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_978/clock_0                                            macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
Net_978/q                                     macrocell7    1250   1250  962342  RISE       1
\TapeTimer:TimerUDB:int_capt_count_0\/main_3  macrocell46   8498   9748  986742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_0\/clock_0              macrocell46         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \TapeTimer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \TapeTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 989419p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell6        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   2580   2580  989419  RISE       1
\TapeTimer:TimerUDB:int_capt_count_1\/main_1             macrocell47    4491   7071  989419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_1\/clock_0              macrocell47         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \TapeTimer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \TapeTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 989976p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6514
-------------------------------------   ---- 
End-of-path arrival time (ps)           6514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell6        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   2580   2580  989419  RISE       1
\TapeTimer:TimerUDB:int_capt_count_0\/main_1             macrocell46    3934   6514  989976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_0\/clock_0              macrocell46         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \TapeTimer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \TapeTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990392p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6098
-------------------------------------   ---- 
End-of-path arrival time (ps)           6098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell6        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell6   2580   2580  989419  RISE       1
\TapeTimer:TimerUDB:capt_int_temp\/main_1                macrocell44    3518   6098  990392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:capt_int_temp\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \TapeTimer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \TapeTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 990794p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5696
-------------------------------------   ---- 
End-of-path arrival time (ps)           5696
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell6        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   2580   2580  990794  RISE       1
\TapeTimer:TimerUDB:int_capt_count_1\/main_0             macrocell47    3116   5696  990794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_1\/clock_0              macrocell47         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \TapeTimer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \TapeTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 990807p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5683
-------------------------------------   ---- 
End-of-path arrival time (ps)           5683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell6        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   2580   2580  990794  RISE       1
\TapeTimer:TimerUDB:int_capt_count_0\/main_0             macrocell46    3103   5683  990807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_0\/clock_0              macrocell46         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \TapeTimer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \TapeTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 990961p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell6        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT   slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell6   2580   2580  990794  RISE       1
\TapeTimer:TimerUDB:capt_int_temp\/main_0                macrocell44    2949   5529  990961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:capt_int_temp\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:int_capt_count_1\/q
Path End       : \TapeTimer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \TapeTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992181p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_1\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:int_capt_count_1\/q    macrocell47   1250   1250  992181  RISE       1
\TapeTimer:TimerUDB:capt_int_temp\/main_4  macrocell44   3059   4309  992181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:capt_int_temp\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:int_capt_count_1\/q
Path End       : \TapeTimer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \TapeTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992184p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_1\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:int_capt_count_1\/q       macrocell47   1250   1250  992181  RISE       1
\TapeTimer:TimerUDB:int_capt_count_0\/main_4  macrocell46   3056   4306  992184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_0\/clock_0              macrocell46         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:int_capt_count_1\/q
Path End       : \TapeTimer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \TapeTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992301p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4189
-------------------------------------   ---- 
End-of-path arrival time (ps)           4189
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_1\/clock_0              macrocell47         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:int_capt_count_1\/q       macrocell47   1250   1250  992181  RISE       1
\TapeTimer:TimerUDB:int_capt_count_1\/main_4  macrocell47   2939   4189  992301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_1\/clock_0              macrocell47         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:int_capt_count_0\/q
Path End       : \TapeTimer:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \TapeTimer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 992364p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_0\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:int_capt_count_0\/q       macrocell46   1250   1250  992364  RISE       1
\TapeTimer:TimerUDB:int_capt_count_1\/main_5  macrocell47   2876   4126  992364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_1\/clock_0              macrocell47         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:int_capt_count_0\/q
Path End       : \TapeTimer:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \TapeTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 992364p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4126
-------------------------------------   ---- 
End-of-path arrival time (ps)           4126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_0\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:int_capt_count_0\/q    macrocell46   1250   1250  992364  RISE       1
\TapeTimer:TimerUDB:capt_int_temp\/main_5  macrocell44   2876   4126  992364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:capt_int_temp\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:int_capt_count_0\/q
Path End       : \TapeTimer:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \TapeTimer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 992372p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -3510
------------------------------------------------   ------- 
End-of-path required time (ps)                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4118
-------------------------------------   ---- 
End-of-path arrival time (ps)           4118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_0\/clock_0              macrocell46         0      0  RISE       1

Data path
pin name                                      model name   delay     AT   slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:int_capt_count_0\/q       macrocell46   1250   1250  992364  RISE       1
\TapeTimer:TimerUDB:int_capt_count_0\/main_5  macrocell46   2868   4118  992372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:int_capt_count_0\/clock_0              macrocell46         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TapeTimer:TimerUDB:capt_int_temp\/q
Path End       : \TapeTimer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \TapeTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 994251p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_cam:R#1 vs. Clock_cam:R#2)   1000000
- Setup time                                         -1570
------------------------------------------------   ------- 
End-of-path required time (ps)                      998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:capt_int_temp\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                                     model name    delay     AT   slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  ------  ----  ------
\TapeTimer:TimerUDB:capt_int_temp\/q         macrocell44    1250   1250  994251  RISE       1
\TapeTimer:TimerUDB:rstSts:stsreg\/status_1  statusicell5   2929   4179  994251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\TapeTimer:TimerUDB:rstSts:stsreg\/clock                   statusicell5        0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9965511p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -5090
------------------------------------------------   -------- 
End-of-path required time (ps)                      9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29399
-------------------------------------   ----- 
End-of-path arrival time (ps)           29399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11   2320   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1430   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1430   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2960   8140  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell11   4929  13069  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   9710  22779  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  22779  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell12   3310  26089  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell13      0  26089  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell13   3310  29399  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell14      0  29399  9965511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/clock               datapathcell14      0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9968821p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -5090
------------------------------------------------   -------- 
End-of-path required time (ps)                      9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26089
-------------------------------------   ----- 
End-of-path arrival time (ps)           26089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11   2320   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1430   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1430   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2960   8140  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell11   4929  13069  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   9710  22779  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  22779  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell12   3310  26089  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell13      0  26089  9968821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9972131p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -5090
------------------------------------------------   -------- 
End-of-path required time (ps)                      9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22779
-------------------------------------   ----- 
End-of-path arrival time (ps)           22779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11   2320   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1430   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1430   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2960   8140  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell11   4929  13069  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell11   9710  22779  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell12      0  22779  9972131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9974730p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13750
-------------------------------------   ----- 
End-of-path arrival time (ps)           13750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11   2320   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1430   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1430   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2960   8140  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell12   5610  13750  9974730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9975411p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13069
-------------------------------------   ----- 
End-of-path arrival time (ps)           13069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11   2320   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1430   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1430   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2960   8140  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell11   4929  13069  9975411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MotorPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \MotorPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9975989p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -5090
------------------------------------------------   -------- 
End-of-path required time (ps)                      9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18921
-------------------------------------   ----- 
End-of-path arrival time (ps)           18921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  9975989  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  9975989  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  9975989  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    3931   9211  9975989  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    9710  18921  9975989  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  18921  9975989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell10      0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ServoPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \ServoPWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \ServoPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9977140p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -5090
------------------------------------------------   -------- 
End-of-path required time (ps)                      9994910

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17770
-------------------------------------   ----- 
End-of-path arrival time (ps)           17770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell15      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  9977140  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  9977140  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  9977140  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   2780   8060  9977140  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell15   9710  17770  9977140  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell16      0  17770  9977140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell16      0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9977553p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10927
-------------------------------------   ----- 
End-of-path arrival time (ps)           10927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11   2320   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1430   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1430   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2960   8140  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell13   2787  10927  9977553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9977554p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell11   2320   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell12      0   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell12   1430   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell13      0   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell13   1430   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell14      0   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell14   2960   8140  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell14   2786  10926  9977554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/clock               datapathcell14      0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \SensorTimer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \SensorTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9979001p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -1570
------------------------------------------------   -------- 
End-of-path required time (ps)                      9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19429
-------------------------------------   ----- 
End-of-path arrival time (ps)           19429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell11   2320   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell12      0   2320  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell12   1430   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell13      0   3750  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell13   1430   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell14      0   5180  9965511  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell14   2960   8140  9965511  RISE       1
\SensorTimer:TimerUDB:status_tc\/main_1         macrocell39      5624  13764  9979001  RISE       1
\SensorTimer:TimerUDB:status_tc\/q              macrocell39      3350  17114  9979001  RISE       1
\SensorTimer:TimerUDB:rstSts:stsreg\/status_0   statusicell3     2314  19429  9979001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MotorPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \MotorPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9979269p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9211
-------------------------------------   ---- 
End-of-path arrival time (ps)           9211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  9975989  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  9975989  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  9975989  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    3931   9211  9979269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MotorPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \MotorPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9979686p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8794
-------------------------------------   ---- 
End-of-path arrival time (ps)           8794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9    2320   2320  9975989  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0   2320  9975989  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2960   5280  9975989  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   3514   8794  9979686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell10      0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ServoPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \ServoPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \ServoPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9980420p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8060
-------------------------------------   ---- 
End-of-path arrival time (ps)           8060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell15      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  9977140  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  9977140  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  9977140  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell15   2780   8060  9980420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell15      0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ServoPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \ServoPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \ServoPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9980437p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8043
-------------------------------------   ---- 
End-of-path arrival time (ps)           8043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell15      0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell15   2320   2320  9977140  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell16      0   2320  9977140  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell16   2960   5280  9977140  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell16   2763   8043  9980437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell16      0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 9981533p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6947
-------------------------------------   ---- 
End-of-path arrival time (ps)           6947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     2580   2580  9972731  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell13   4367   6947  9981533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 9981537p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6943
-------------------------------------   ---- 
End-of-path arrival time (ps)           6943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     2580   2580  9972731  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell14   4363   6943  9981537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u3\/clock               datapathcell14      0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 9982627p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5853
-------------------------------------   ---- 
End-of-path arrival time (ps)           5853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     2580   2580  9972731  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell12   3273   5853  9982627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \SensorTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \SensorTimer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 9982631p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5849
-------------------------------------   ---- 
End-of-path arrival time (ps)           5849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                   model name      delay     AT    slack  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     2580   2580  9972731  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell11   3269   5849  9982631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ServoPWM:PWMUDB:runmode_enable\/q
Path End       : \ServoPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \ServoPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9984613p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:runmode_enable\/clock_0                   macrocell41         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\ServoPWM:PWMUDB:runmode_enable\/q         macrocell41      1250   1250  9981333  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell15   2617   3867  9984613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell15      0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ServoPWM:PWMUDB:runmode_enable\/q
Path End       : \ServoPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \ServoPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984614p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3866
-------------------------------------   ---- 
End-of-path arrival time (ps)           3866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:runmode_enable\/clock_0                   macrocell41         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\ServoPWM:PWMUDB:runmode_enable\/q         macrocell41      1250   1250  9981333  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell16   2616   3866  9984614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell16      0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorPWM:PWMUDB:runmode_enable\/q
Path End       : \MotorPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \MotorPWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 9984631p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3849
-------------------------------------   ---- 
End-of-path arrival time (ps)           3849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:runmode_enable\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\MotorPWM:PWMUDB:runmode_enable\/q         macrocell33     1250   1250  9981351  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   2599   3849  9984631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorPWM:PWMUDB:runmode_enable\/q
Path End       : \MotorPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \MotorPWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 9984634p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                         -11520
------------------------------------------------   -------- 
End-of-path required time (ps)                      9988480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:runmode_enable\/clock_0                   macrocell33         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\MotorPWM:PWMUDB:runmode_enable\/q         macrocell33      1250   1250  9981351  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   2596   3846  9984634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/clock                      datapathcell10      0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ServoPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \ServoPWM:PWMUDB:status_0\/main_0
Capture Clock  : \ServoPWM:PWMUDB:status_0\/clock_0
Path slack     : 9986702p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9788
-------------------------------------   ---- 
End-of-path arrival time (ps)           9788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   4140   4140  9986702  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   4140  9986702  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   3040   7180  9986702  RISE       1
\ServoPWM:PWMUDB:status_0\/main_0         macrocell42      2608   9788  9986702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:status_0\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ServoPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1125/main_1
Capture Clock  : Net_1125/clock_0
Path slack     : 9986710p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   4140   4140  9986702  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   4140  9986702  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   3040   7180  9986702  RISE       1
Net_1125/main_1                           macrocell3       2600   9780  9986710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1125/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ServoPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \ServoPWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \ServoPWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 9986710p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell15      0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell15   4140   4140  9986702  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell16      0   4140  9986702  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell16   3040   7180  9986702  RISE       1
\ServoPWM:PWMUDB:prevCompare1\/main_0     macrocell40      2600   9780  9986710  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:prevCompare1\/clock_0                     macrocell40         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorPWM:PWMUDB:final_kill_reg\/q
Path End       : \MotorPWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_5
Capture Clock  : \MotorPWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9986802p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -1570
------------------------------------------------   -------- 
End-of-path required time (ps)                      9998430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11628
-------------------------------------   ----- 
End-of-path arrival time (ps)           11628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:final_kill_reg\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\MotorPWM:PWMUDB:final_kill_reg\/q                macrocell31    1250   1250  9986802  RISE       1
\MotorPWM:PWMUDB:status_5\/main_0                 macrocell35    2304   3554  9986802  RISE       1
\MotorPWM:PWMUDB:status_5\/q                      macrocell35    3350   6904  9986802  RISE       1
\MotorPWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_5  statusicell2   4725  11628  9986802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_657/main_1
Capture Clock  : Net_657/clock_0
Path slack     : 9986996p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9494
-------------------------------------   ---- 
End-of-path arrival time (ps)           9494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    4140   4140  9986996  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   4140  9986996  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   3040   7180  9986996  RISE       1
Net_657/main_1                            macrocell5       2314   9494  9986996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_657/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \MotorPWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \MotorPWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 9986996p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9494
-------------------------------------   ---- 
End-of-path arrival time (ps)           9494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    4140   4140  9986996  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   4140  9986996  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   3040   7180  9986996  RISE       1
\MotorPWM:PWMUDB:prevCompare1\/main_0     macrocell32      2314   9494  9986996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:prevCompare1\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorPWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \MotorPWM:PWMUDB:status_0\/main_0
Capture Clock  : \MotorPWM:PWMUDB:status_0\/clock_0
Path slack     : 9986996p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9494
-------------------------------------   ---- 
End-of-path arrival time (ps)           9494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1

Data path
pin name                                  model name      delay     AT    slack  edge  Fanout
----------------------------------------  --------------  -----  -----  -------  ----  ------
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    4140   4140  9986996  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   4140  9986996  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   3040   7180  9986996  RISE       1
\MotorPWM:PWMUDB:status_0\/main_0         macrocell34      2314   9494  9986996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:status_0\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \MotorPWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \MotorPWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9988663p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -1570
------------------------------------------------   -------- 
End-of-path required time (ps)                      9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9767
-------------------------------------   ---- 
End-of-path arrival time (ps)           9767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell9       0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\MotorPWM:PWMUDB:sP16:pwmdp:u0\/z0                datapathcell9    2320   2320  9975989  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/z0i               datapathcell10      0   2320  9975989  RISE       1
\MotorPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb           datapathcell10   2960   5280  9975989  RISE       1
\MotorPWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell2     4487   9767  9988663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorPWM:PWMUDB:final_kill_reg\/q
Path End       : \ServoPWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_5
Capture Clock  : \ServoPWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9989218p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -1570
------------------------------------------------   -------- 
End-of-path required time (ps)                      9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9212
-------------------------------------   ---- 
End-of-path arrival time (ps)           9212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:final_kill_reg\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\MotorPWM:PWMUDB:final_kill_reg\/q                macrocell31    1250   1250  9986802  RISE       1
\MotorPWM:PWMUDB:status_5\/main_0                 macrocell35    2304   3554  9986802  RISE       1
\MotorPWM:PWMUDB:status_5\/q                      macrocell35    3350   6904  9986802  RISE       1
\ServoPWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_5  statusicell4   2308   9212  9989218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock              statusicell4        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ServoPWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \ServoPWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \ServoPWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9990841p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -1570
------------------------------------------------   -------- 
End-of-path required time (ps)                      9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7589
-------------------------------------   ---- 
End-of-path arrival time (ps)           7589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/clock                      datapathcell15      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\ServoPWM:PWMUDB:sP16:pwmdp:u0\/z0                datapathcell15   2320   2320  9977140  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/z0i               datapathcell16      0   2320  9977140  RISE       1
\ServoPWM:PWMUDB:sP16:pwmdp:u1\/z0_comb           datapathcell16   2960   5280  9977140  RISE       1
\ServoPWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell4     2309   7589  9990841  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock              statusicell4        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 9991085p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT    slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   2580   2580  9991085  RISE       1
MODIN2_0/main_3                                            macrocell1     2825   5405  9991085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \SensorTimer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \SensorTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 9991085p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT    slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   2580   2580  9991085  RISE       1
\SensorTimer:TimerUDB:capt_int_temp\/main_3                macrocell37    2825   5405  9991085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:capt_int_temp\/clock_0               macrocell37         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 9991124p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5366
-------------------------------------   ---- 
End-of-path arrival time (ps)           5366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT    slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   2580   2580  9991085  RISE       1
MODIN2_1/main_3                                            macrocell2     2786   5366  9991124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ServoPWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \ServoPWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \ServoPWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991275p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\ServoPWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  9991275  RISE       1
\ServoPWM:PWMUDB:runmode_enable\/main_0               macrocell41    2635   5215  9991275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:runmode_enable\/clock_0                   macrocell41         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ServoPWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_1125/main_0
Capture Clock  : Net_1125/clock_0
Path slack     : 9991285p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5205
-------------------------------------   ---- 
End-of-path arrival time (ps)           5205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\ServoPWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   2580   2580  9991275  RISE       1
Net_1125/main_0                                       macrocell3     2625   5205  9991285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_1125/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_0/main_4
Capture Clock  : MODIN2_0/clock_0
Path slack     : 9991289p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT    slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   2580   2580  9991289  RISE       1
MODIN2_0/main_4                                            macrocell1     2621   5201  9991289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \SensorTimer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \SensorTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 9991289p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5201
-------------------------------------   ---- 
End-of-path arrival time (ps)           5201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT    slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   2580   2580  9991289  RISE       1
\SensorTimer:TimerUDB:capt_int_temp\/main_4                macrocell37    2621   5201  9991289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:capt_int_temp\/clock_0               macrocell37         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorPWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_657/main_0
Capture Clock  : Net_657/clock_0
Path slack     : 9991291p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\MotorPWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  9991291  RISE       1
Net_657/main_0                                        macrocell5     2619   5199  9991291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_657/clock_0                                            macrocell5          0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorPWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \MotorPWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \MotorPWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 9991299p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell3        0      0  RISE       1

Data path
pin name                                              model name    delay     AT    slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\MotorPWM:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   2580   2580  9991291  RISE       1
\MotorPWM:PWMUDB:runmode_enable\/main_0               macrocell33    2611   5191  9991299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:runmode_enable\/clock_0                   macrocell33         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 9991302p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5188
-------------------------------------   ---- 
End-of-path arrival time (ps)           5188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                   model name    delay     AT    slack  edge  Fanout
---------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   2580   2580  9991289  RISE       1
MODIN2_1/main_4                                            macrocell2     2608   5188  9991302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 9992441p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4049
-------------------------------------   ---- 
End-of-path arrival time (ps)           4049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN2_1/q       macrocell2    1250   1250  9992441  RISE       1
MODIN2_1/main_1  macrocell2    2799   4049  9992441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 9992446p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN2_0/q       macrocell1    1250   1250  9992446  RISE       1
MODIN2_0/main_2  macrocell1    2794   4044  9992446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \SensorTimer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \SensorTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 9992446p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN2_0/q                                   macrocell1    1250   1250  9992446  RISE       1
\SensorTimer:TimerUDB:capt_int_temp\/main_2  macrocell37   2794   4044  9992446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:capt_int_temp\/clock_0               macrocell37         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 9992451p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN2_0/q       macrocell1    1250   1250  9992446  RISE       1
MODIN2_1/main_2  macrocell2    2789   4039  9992451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_0/main_1
Capture Clock  : MODIN2_0/clock_0
Path slack     : 9992453p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN2_1/q       macrocell2    1250   1250  9992441  RISE       1
MODIN2_0/main_1  macrocell1    2787   4037  9992453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \SensorTimer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \SensorTimer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 9992453p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4037
-------------------------------------   ---- 
End-of-path arrival time (ps)           4037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
MODIN2_1/q                                   macrocell2    1250   1250  9992441  RISE       1
\SensorTimer:TimerUDB:capt_int_temp\/main_1  macrocell37   2787   4037  9992453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:capt_int_temp\/clock_0               macrocell37         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorPWM:PWMUDB:prevCompare1\/q
Path End       : \MotorPWM:PWMUDB:status_0\/main_1
Capture Clock  : \MotorPWM:PWMUDB:status_0\/clock_0
Path slack     : 9992942p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:prevCompare1\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\MotorPWM:PWMUDB:prevCompare1\/q   macrocell32   1250   1250  9992942  RISE       1
\MotorPWM:PWMUDB:status_0\/main_1  macrocell34   2298   3548  9992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:status_0\/clock_0                         macrocell34         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ServoPWM:PWMUDB:prevCompare1\/q
Path End       : \ServoPWM:PWMUDB:status_0\/main_1
Capture Clock  : \ServoPWM:PWMUDB:status_0\/clock_0
Path slack     : 9992955p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3535
-------------------------------------   ---- 
End-of-path arrival time (ps)           3535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:prevCompare1\/clock_0                     macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\ServoPWM:PWMUDB:prevCompare1\/q   macrocell40   1250   1250  9992955  RISE       1
\ServoPWM:PWMUDB:status_0\/main_1  macrocell42   2285   3535  9992955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:status_0\/clock_0                         macrocell42         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \MotorPWM:PWMUDB:status_0\/q
Path End       : \MotorPWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \MotorPWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9994850p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -1570
------------------------------------------------   -------- 
End-of-path required time (ps)                      9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:status_0\/clock_0                         macrocell34         0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\MotorPWM:PWMUDB:status_0\/q                      macrocell34    1250   1250  9994850  RISE       1
\MotorPWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell2   2330   3580  9994850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\MotorPWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock              statusicell2        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \ServoPWM:PWMUDB:status_0\/q
Path End       : \ServoPWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \ServoPWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9994850p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -1570
------------------------------------------------   -------- 
End-of-path required time (ps)                      9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:status_0\/clock_0                         macrocell42         0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\ServoPWM:PWMUDB:status_0\/q                      macrocell42    1250   1250  9994850  RISE       1
\ServoPWM:PWMUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell4   2330   3580  9994850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\ServoPWM:PWMUDB:sSTSReg:rstSts:stsreg\/clock              statusicell4        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SensorTimer:TimerUDB:capt_int_temp\/q
Path End       : \SensorTimer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \SensorTimer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 9994865p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_pwm:R#1 vs. Clock_pwm:R#2)   10000000
- Setup time                                          -1570
------------------------------------------------   -------- 
End-of-path required time (ps)                      9998430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:capt_int_temp\/clock_0               macrocell37         0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\SensorTimer:TimerUDB:capt_int_temp\/q         macrocell37    1250   1250  9994865  RISE       1
\SensorTimer:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2315   3565  9994865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\SensorTimer:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

