// Seed: 222713300
module module_0 (
    input  tri0  id_0
    , id_6,
    input  tri   id_1,
    input  uwire id_2,
    output uwire id_3,
    output wire  id_4
);
  supply1 id_7 = id_0 && id_1;
  supply1 id_8;
  tri id_9 = id_7;
  assign id_4 = 1'd0 - id_8;
endmodule
module module_0 (
    input tri id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wand id_3,
    output supply1 id_4,
    input supply1 module_1,
    input supply0 id_6,
    input wor id_7,
    input tri1 id_8,
    output tri id_9,
    output wand id_10
);
  wire id_12;
  wire id_13;
  module_0(
      id_8, id_0, id_8, id_4, id_9
  );
  integer id_14 (
      .id_0(id_6),
      .id_1(1 != id_2),
      .id_2(1),
      .id_3(id_13)
  );
endmodule
