

================================================================
== Vivado HLS Report for 'qrf_top_Loop_1_proc3'
================================================================
* Date:           Fri Jul 31 00:56:14 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        DOA_Estimation_proj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.323|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |  118|  1666|  118|  1666|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+------+----------+-----------+-----------+------+----------+
        |                             |   Latency  | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          | min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+-----+------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |   19|    19|         5|          -|          -|     4|    no    |
        | + Loop 1.1                  |    3|     3|         1|          -|          -|     4|    no    |
        |- Loop 2                     |   19|    19|         5|          -|          -|     4|    no    |
        | + Loop 2.1                  |    3|     3|         1|          -|          -|     4|    no    |
        |- qrf_in_row_assign          |   52|    52|        13|          -|          -|     4|    no    |
        | + qrf_in_col_assign_Qi      |    4|     4|         1|          1|          1|     4|    yes   |
        | + qrf_in_col_assign_Ri      |    4|     4|         2|          1|          1|     4|    yes   |
        |- qrf_col_loop_qrf_row_loop  |   24|  1572|  2 ~ 131 |          -|          -|    12|    no    |
        | + qrf_r_update              |   41|    41|        18|          8|          8|     4|    yes   |
        | + qrf_q_update              |   41|    41|        18|          8|          8|     4|    yes   |
        +-----------------------------+-----+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 8, depth = 18
  * Pipeline-3: initiation interval (II) = 8, depth = 18


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 136
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 7 }
  Pipeline-1 : II = 1, D = 2, States = { 9 10 }
  Pipeline-2 : II = 8, D = 18, States = { 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 }
  Pipeline-3 : II = 8, D = 18, States = { 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 4 
4 --> 5 
5 --> 5 4 6 
6 --> 7 12 
7 --> 8 7 
8 --> 9 
9 --> 11 10 
10 --> 9 
11 --> 6 
12 --> 13 136 
13 --> 14 57 
14 --> 15 
15 --> 16 41 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 56 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 99 
57 --> 58 
58 --> 59 84 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 56 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 56 
99 --> 117 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 99 
117 --> 118 
118 --> 136 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 118 
136 --> 12 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 137 [1/1] (1.76ns)   --->   "br label %arrayctor.loop.i.i.i"   --->   Operation 137 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%phi_ln459 = phi i2 [ 0, %newFuncRoot ], [ %add_ln459, %arrayctor.loop1.i.i.i ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 138 'phi' 'phi_ln459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.56ns)   --->   "%add_ln459 = add i2 %phi_ln459, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 139 'add' 'add_ln459' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 140 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.76ns)   --->   "br label %arrayctor.loop3.i.i.i"   --->   Operation 141 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%phi_ln459_1 = phi i2 [ 0, %arrayctor.loop.i.i.i ], [ %add_ln459_1, %arrayctor.loop3.i.i.i ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 142 'phi' 'phi_ln459_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln459, i2 %phi_ln459_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 143 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i4 %tmp_3 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 144 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%Qi_M_real_addr = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1027" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 145 'getelementptr' 'Qi_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1027" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 146 'getelementptr' 'Qi_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (1.56ns)   --->   "%add_ln459_1 = add i2 %phi_ln459_1, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 147 'add' 'add_ln459_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_real_addr, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 149 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 149 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 150 [1/1] (0.95ns)   --->   "%icmp_ln459 = icmp eq i2 %phi_ln459_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 150 'icmp' 'icmp_ln459' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 151 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln459, label %arrayctor.loop1.i.i.i, label %arrayctor.loop3.i.i.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 152 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.95ns)   --->   "%icmp_ln459_1 = icmp eq i2 %phi_ln459, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 153 'icmp' 'icmp_ln459_1' <Predicate = (icmp_ln459)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln459_1, label %arrayctor.loop4.i.preheader, label %arrayctor.loop.i.i.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:459->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 154 'br' <Predicate = (icmp_ln459)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (1.76ns)   --->   "br label %arrayctor.loop4.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 155 'br' <Predicate = (icmp_ln459 & icmp_ln459_1)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%phi_ln460 = phi i2 [ %add_ln460, %arrayctor.loop45.i ], [ 0, %arrayctor.loop4.i.preheader ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 156 'phi' 'phi_ln460' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (1.56ns)   --->   "%add_ln460 = add i2 %phi_ln460, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 157 'add' 'add_ln460' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 158 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (1.76ns)   --->   "br label %arrayctor.loop7.i"   --->   Operation 159 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%phi_ln460_1 = phi i2 [ 0, %arrayctor.loop4.i ], [ %add_ln460_1, %arrayctor.loop7.i ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 160 'phi' 'phi_ln460_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %phi_ln460, i2 %phi_ln460_1)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 161 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1027_1 = zext i4 %tmp_9 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 162 'zext' 'zext_ln1027_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%Ri_M_real_addr = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln1027_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 163 'getelementptr' 'Ri_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln1027_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 164 'getelementptr' 'Ri_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (1.56ns)   --->   "%add_ln460_1 = add i2 %phi_ln460_1, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 165 'add' 'add_ln460_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_real_addr, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 166 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 167 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 167 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 168 [1/1] (0.95ns)   --->   "%icmp_ln460 = icmp eq i2 %phi_ln460_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 168 'icmp' 'icmp_ln460' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 169 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %icmp_ln460, label %arrayctor.loop45.i, label %arrayctor.loop7.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.95ns)   --->   "%icmp_ln460_1 = icmp eq i2 %phi_ln460, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 171 'icmp' 'icmp_ln460_1' <Predicate = (icmp_ln460)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "br i1 %icmp_ln460_1, label %.preheader.preheader, label %arrayctor.loop4.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:460->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 172 'br' <Predicate = (icmp_ln460)> <Delay = 0.00>
ST_5 : Operation 173 [1/1] (1.76ns)   --->   "br label %.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 173 'br' <Predicate = (icmp_ln460 & icmp_ln460_1)> <Delay = 1.76>

State 6 <SV = 5> <Delay = 1.78>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%r_0_i = phi i3 [ %r, %qrf_in_row_assign_end ], [ 0, %.preheader.preheader ]"   --->   Operation 174 'phi' 'r_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (1.13ns)   --->   "%icmp_ln471 = icmp eq i3 %r_0_i, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 175 'icmp' 'icmp_ln471' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 176 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (1.65ns)   --->   "%r = add i3 %r_0_i, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 177 'add' 'r' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %icmp_ln471, label %.preheader3.i.preheader.preheader, label %qrf_in_row_assign_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str19) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 179 'specloopname' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str19)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 180 'specregionbegin' 'tmp' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1067 = zext i3 %r_0_i to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 181 'zext' 'zext_ln1067' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %r_0_i, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 182 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln1067_1 = zext i5 %tmp_5 to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 183 'zext' 'zext_ln1067_1' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (1.78ns)   --->   "%add_ln1067 = add i6 %zext_ln1067, %zext_ln1067_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 184 'add' 'add_ln1067' <Predicate = (!icmp_ln471)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln1067_2 = zext i6 %add_ln1067 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 185 'zext' 'zext_ln1067_2' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_1 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1067_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 186 'getelementptr' 'Qi_M_real_addr_1' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_1 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1067_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 187 'getelementptr' 'Qi_M_imag_addr_1' <Predicate = (!icmp_ln471)> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (1.76ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 188 'br' <Predicate = (!icmp_ln471)> <Delay = 1.76>
ST_6 : Operation 189 [1/1] (1.76ns)   --->   "br label %.preheader3.i.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:490->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 189 'br' <Predicate = (icmp_ln471)> <Delay = 1.76>

State 7 <SV = 6> <Delay = 4.10>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%c_0_i = phi i3 [ 0, %qrf_in_row_assign_begin ], [ %c_2, %qrf_in_col_assign_Qi_end ]"   --->   Operation 190 'phi' 'c_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (1.13ns)   --->   "%icmp_ln472 = icmp eq i3 %c_0_i, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 191 'icmp' 'icmp_ln472' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 192 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (1.65ns)   --->   "%c_2 = add i3 %c_0_i, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 193 'add' 'c_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "br i1 %icmp_ln472, label %.preheader4.i.preheader, label %qrf_in_col_assign_Qi_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 194 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str20) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 195 'specloopname' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str20)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 196 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:473->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 197 'specpipeline' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (1.13ns)   --->   "%icmp_ln474 = icmp eq i3 %r_0_i, %c_0_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:474->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 198 'icmp' 'icmp_ln474' <Predicate = (!icmp_ln472)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %icmp_ln474, label %1, label %2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:474->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 199 'br' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln1067_3 = zext i3 %c_0_i to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 200 'zext' 'zext_ln1067_3' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (1.78ns)   --->   "%add_ln1067_1 = add i6 %zext_ln1067_1, %zext_ln1067_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 201 'add' 'add_ln1067_1' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1067_4 = zext i6 %add_ln1067_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 202 'zext' 'zext_ln1067_4' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_2 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln1067_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 203 'getelementptr' 'Qi_M_real_addr_2' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_2 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln1067_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 204 'getelementptr' 'Qi_M_imag_addr_2' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 205 'store' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 206 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:477->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 206 'store' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "br label %qrf_in_col_assign_Qi_end"   --->   Operation 207 'br' <Predicate = (!icmp_ln472 & !icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (2.32ns)   --->   "store float 1.000000e+00, float* %Qi_M_real_addr_1, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 208 'store' <Predicate = (!icmp_ln472 & icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 209 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Qi_M_imag_addr_1, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:475->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 209 'store' <Predicate = (!icmp_ln472 & icmp_ln474)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "br label %qrf_in_col_assign_Qi_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:476->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 210 'br' <Predicate = (!icmp_ln472 & icmp_ln474)> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str20, i32 %tmp_6)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:479->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 211 'specregionend' 'empty_63' <Predicate = (!icmp_ln472)> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "br label %0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:472->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 212 'br' <Predicate = (!icmp_ln472)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.76>
ST_8 : Operation 213 [1/1] (1.76ns)   --->   "br label %.preheader4.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 213 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 4.10>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%c12_0_i = phi i3 [ %c, %qrf_in_col_assign_Ri ], [ 0, %.preheader4.i.preheader ]"   --->   Operation 214 'phi' 'c12_0_i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (1.13ns)   --->   "%icmp_ln480 = icmp eq i3 %c12_0_i, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 215 'icmp' 'icmp_ln480' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 216 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (1.65ns)   --->   "%c = add i3 %c12_0_i, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 217 'add' 'c' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [1/1] (0.00ns)   --->   "br i1 %icmp_ln480, label %qrf_in_row_assign_end, label %qrf_in_col_assign_Ri" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln482 = zext i3 %c12_0_i to i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 219 'zext' 'zext_ln482' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_9 : Operation 220 [1/1] (1.78ns)   --->   "%add_ln482 = add i6 %zext_ln1067_1, %zext_ln482" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 220 'add' 'add_ln482' <Predicate = (!icmp_ln480)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln482_1 = zext i6 %add_ln482 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 221 'zext' 'zext_ln482_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%A_M_real_addr = getelementptr [16 x float]* %A_M_real, i64 0, i64 %zext_ln482_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 222 'getelementptr' 'A_M_real_addr' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%A_M_imag_addr = getelementptr [16 x float]* %A_M_imag, i64 0, i64 %zext_ln482_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 223 'getelementptr' 'A_M_imag_addr' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_9 : Operation 224 [2/2] (2.32ns)   --->   "%A_M_real_load = load float* %A_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 224 'load' 'A_M_real_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 225 [2/2] (2.32ns)   --->   "%A_M_imag_load = load float* %A_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 225 'load' 'A_M_imag_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 4.64>
ST_10 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str21) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 226 'specloopname' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str21)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 227 'specregionbegin' 'tmp_28' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:481->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 228 'specpipeline' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_1 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln482_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 229 'getelementptr' 'Ri_M_real_addr_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_1 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln482_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 230 'getelementptr' 'Ri_M_imag_addr_1' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 231 [1/2] (2.32ns)   --->   "%A_M_real_load = load float* %A_M_real_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 231 'load' 'A_M_real_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 232 [1/1] (2.32ns)   --->   "store float %A_M_real_load, float* %Ri_M_real_addr_1, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 232 'store' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 233 [1/2] (2.32ns)   --->   "%A_M_imag_load = load float* %A_M_imag_addr, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 233 'load' 'A_M_imag_load' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 234 [1/1] (2.32ns)   --->   "store float %A_M_imag_load, float* %Ri_M_imag_addr_1, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:482->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 234 'store' <Predicate = (!icmp_ln480)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str21, i32 %tmp_28)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:483->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 235 'specregionend' 'empty_62' <Predicate = (!icmp_ln480)> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "br label %.preheader4.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:480->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 236 'br' <Predicate = (!icmp_ln480)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str19, i32 %tmp)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:484->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 237 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "br label %.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:471->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 6> <Delay = 7.57>
ST_12 : Operation 239 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ %add_ln486, %._crit_edge.i ], [ 0, %.preheader3.i.preheader.preheader ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 239 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%j_0_i = phi i3 [ %select_ln486_3, %._crit_edge.i ], [ 0, %.preheader3.i.preheader.preheader ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 240 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ %i, %._crit_edge.i ], [ -1, %.preheader3.i.preheader.preheader ]"   --->   Operation 241 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 242 [1/1] (1.13ns)   --->   "%icmp_ln490 = icmp eq i3 %j_0_i, 3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:490->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 242 'icmp' 'icmp_ln490' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln499 = zext i1 %icmp_ln490 to i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 243 'zext' 'zext_ln499' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [1/1] (1.30ns)   --->   "%icmp_ln486 = icmp eq i4 %indvar_flatten, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 244 'icmp' 'icmp_ln486' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 245 [1/1] (1.73ns)   --->   "%add_ln486 = add i4 %indvar_flatten, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 245 'add' 'add_ln486' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "br i1 %icmp_ln486, label %.preheader1.i.exitStub, label %qrf_row_loop_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 246 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 247 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @qrf_col_loop_qrf_row)"   --->   Operation 247 'specloopname' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 248 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 248 'speclooptripcount' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 249 [1/1] (0.95ns)   --->   "%icmp_ln498 = icmp eq i2 %i_0_i, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 249 'icmp' 'icmp_ln498' <Predicate = (!icmp_ln486)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 250 [1/1] (0.99ns)   --->   "%select_ln486 = select i1 %icmp_ln498, i2 -1, i2 %i_0_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 250 'select' 'select_ln486' <Predicate = (!icmp_ln486)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 251 [1/1] (1.65ns)   --->   "%add_ln513_1 = add i3 %j_0_i, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 251 'add' 'add_ln513_1' <Predicate = (!icmp_ln486)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 252 [1/1] (1.13ns)   --->   "%icmp_ln490_1 = icmp eq i3 %add_ln513_1, 3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:490->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 252 'icmp' 'icmp_ln490_1' <Predicate = (!icmp_ln486)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 253 [1/1] (0.99ns)   --->   "%select_ln486_1 = select i1 %icmp_ln498, i1 %icmp_ln490_1, i1 %icmp_ln490" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 253 'select' 'select_ln486_1' <Predicate = (!icmp_ln486)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln499_1 = zext i1 %icmp_ln490_1 to i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 254 'zext' 'zext_ln499_1' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i1 %select_ln486_1 to i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 255 'zext' 'zext_ln486' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 256 [1/1] (1.65ns)   --->   "%sub_ln499 = sub i3 %add_ln513_1, %zext_ln499_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 256 'sub' 'sub_ln499' <Predicate = (!icmp_ln486)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 257 [1/1] (1.65ns)   --->   "%sub_ln499_1 = sub i3 %j_0_i, %zext_ln499" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 257 'sub' 'sub_ln499_1' <Predicate = (!icmp_ln486)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln499)   --->   "%select_ln486_2 = select i1 %icmp_ln498, i3 %sub_ln499, i3 %sub_ln499_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 258 'select' 'select_ln486_2' <Predicate = (!icmp_ln486)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 259 [1/1] (0.98ns)   --->   "%select_ln486_3 = select i1 %icmp_ln498, i3 %add_ln513_1, i3 %j_0_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 259 'select' 'select_ln486_3' <Predicate = (!icmp_ln486)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i3 %select_ln486_3 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 260 'zext' 'zext_ln513' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (1.65ns)   --->   "%add_ln513 = add i3 %j_0_i, 2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 261 'add' 'add_ln513' <Predicate = (!icmp_ln486)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 262 [1/1] (0.98ns)   --->   "%select_ln486_4 = select i1 %icmp_ln498, i3 %add_ln513, i3 %add_ln513_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 262 'select' 'select_ln486_4' <Predicate = (!icmp_ln486)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln486_1 = zext i3 %select_ln486_3 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 263 'zext' 'zext_ln486_1' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 264 [1/1] (0.96ns)   --->   "%xor_ln486 = xor i32 %zext_ln486_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:486->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 264 'xor' 'xor_ln486' <Predicate = (!icmp_ln486)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln498 = zext i2 %select_ln486 to i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 265 'zext' 'zext_ln498' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str23) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 266 'specloopname' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 267 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (1.13ns) (out node of the LUT)   --->   "%icmp_ln499 = icmp sgt i3 %zext_ln498, %select_ln486_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 268 'icmp' 'icmp_ln499' <Predicate = (!icmp_ln486)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 269 [1/1] (0.00ns)   --->   "br i1 %icmp_ln499, label %7, label %._crit_edge.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:499->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 269 'br' <Predicate = (!icmp_ln486)> <Delay = 0.00>
ST_12 : Operation 270 [1/1] (1.56ns)   --->   "%add_ln503 = add i2 %select_ln486, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 270 'add' 'add_ln503' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_7 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %add_ln503, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 271 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln503 = zext i4 %tmp_7 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 272 'zext' 'zext_ln503' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (1.73ns)   --->   "%add_ln503_1 = add i5 %zext_ln513, %zext_ln503" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 273 'add' 'add_ln503_1' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln503_1 = zext i5 %add_ln503_1 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 274 'zext' 'zext_ln503_1' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_2 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln503_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 275 'getelementptr' 'Ri_M_real_addr_2' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_2 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln503_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 276 'getelementptr' 'Ri_M_imag_addr_2' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 277 [2/2] (2.32ns)   --->   "%p_r_M_real_1 = load float* %Ri_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 277 'load' 'p_r_M_real_1' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 278 [2/2] (2.32ns)   --->   "%p_r_M_imag_1 = load float* %Ri_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 278 'load' 'p_r_M_imag_1' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_8 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln486, i2 0)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 279 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln503_2 = zext i4 %tmp_8 to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 280 'zext' 'zext_ln503_2' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 281 [1/1] (1.73ns)   --->   "%add_ln503_2 = add i5 %zext_ln513, %zext_ln503_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 281 'add' 'add_ln503_2' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln503_3 = zext i5 %add_ln503_2 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 282 'zext' 'zext_ln503_3' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 283 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_3 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln503_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 283 'getelementptr' 'Ri_M_real_addr_3' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 284 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_3 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln503_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 284 'getelementptr' 'Ri_M_imag_addr_3' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 0.00>
ST_12 : Operation 285 [2/2] (2.32ns)   --->   "%p_r_M_real = load float* %Ri_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 285 'load' 'p_r_M_real' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 286 [2/2] (2.32ns)   --->   "%p_r_M_imag = load float* %Ri_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 286 'load' 'p_r_M_imag' <Predicate = (!icmp_ln486 & icmp_ln499)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_12 : Operation 287 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 287 'ret' <Predicate = (icmp_ln486)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 7.75>
ST_13 : Operation 288 [1/2] (2.32ns)   --->   "%p_r_M_real_1 = load float* %Ri_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 288 'load' 'p_r_M_real_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 289 [1/2] (2.32ns)   --->   "%p_r_M_imag_1 = load float* %Ri_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 289 'load' 'p_r_M_imag_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 290 [1/2] (2.32ns)   --->   "%p_r_M_real = load float* %Ri_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 290 'load' 'p_r_M_real' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 291 [1/2] (2.32ns)   --->   "%p_r_M_imag = load float* %Ri_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 291 'load' 'p_r_M_imag' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_13 : Operation 292 [1/1] (0.00ns)   --->   "br i1 %select_ln486_1, label %._crit_edge.i.i.i, label %_ifconv" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:279->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 292 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 293 [1/1] (0.00ns)   --->   "%p_Val2_39 = bitcast float %p_r_M_real_1 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:173->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 293 'bitcast' 'p_Val2_39' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln368_2 = trunc i32 %p_Val2_39 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:173->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 294 'trunc' 'trunc_ln368_2' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln189_2 = trunc i32 %p_Val2_39 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 295 'trunc' 'trunc_ln189_2' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 296 [1/1] (0.00ns)   --->   "%p_Result_26 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_2) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:173->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 296 'bitconcatenate' 'p_Result_26' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 297 [1/1] (0.00ns)   --->   "%d1_4 = bitcast i32 %p_Result_26 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:173->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 297 'bitcast' 'd1_4' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 298 [1/1] (0.00ns)   --->   "%p_Val2_36 = bitcast float %p_r_M_imag_1 to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:174->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 298 'bitcast' 'p_Val2_36' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln368_3 = trunc i32 %p_Val2_36 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:174->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 299 'trunc' 'trunc_ln368_3' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln189_3 = trunc i32 %p_Val2_36 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 300 'trunc' 'trunc_ln189_3' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 301 [1/1] (0.00ns)   --->   "%p_Result_27 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:174->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 301 'bitconcatenate' 'p_Result_27' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 302 [1/1] (0.00ns)   --->   "%d2_5 = bitcast i32 %p_Result_27 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:174->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 302 'bitcast' 'd2_5' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 303 [1/1] (0.00ns)   --->   "%p_Val2_37 = bitcast float %p_r_M_real to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:175->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 303 'bitcast' 'p_Val2_37' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln368_4 = trunc i32 %p_Val2_37 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:175->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 304 'trunc' 'trunc_ln368_4' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 305 [1/1] (0.00ns)   --->   "%trunc_ln189_4 = trunc i32 %p_Val2_37 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 305 'trunc' 'trunc_ln189_4' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 306 [1/1] (0.00ns)   --->   "%p_Result_28 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_4) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:175->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 306 'bitconcatenate' 'p_Result_28' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 307 [1/1] (0.00ns)   --->   "%largest_9 = bitcast i32 %p_Result_28 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:175->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 307 'bitcast' 'largest_9' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 308 [1/1] (0.00ns)   --->   "%p_Val2_38 = bitcast float %p_r_M_imag to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:176->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 308 'bitcast' 'p_Val2_38' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln368_5 = trunc i32 %p_Val2_38 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:176->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 309 'trunc' 'trunc_ln368_5' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln189_5 = trunc i32 %p_Val2_38 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 310 'trunc' 'trunc_ln189_5' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 311 [1/1] (0.00ns)   --->   "%p_Result_29 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_5) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:176->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 311 'bitconcatenate' 'p_Result_29' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 312 [1/1] (0.00ns)   --->   "%d3_7 = bitcast i32 %p_Result_29 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:176->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 312 'bitcast' 'd3_7' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_39, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 313 'partselect' 'tmp_13' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_36, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 314 'partselect' 'tmp_14' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 315 [1/1] (1.55ns)   --->   "%icmp_ln179 = icmp ne i8 %tmp_13, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 315 'icmp' 'icmp_ln179' <Predicate = (!select_ln486_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 316 [1/1] (2.44ns)   --->   "%icmp_ln179_1 = icmp eq i23 %trunc_ln189_2, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 316 'icmp' 'icmp_ln179_1' <Predicate = (!select_ln486_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 317 [1/1] (0.97ns)   --->   "%or_ln179 = or i1 %icmp_ln179_1, %icmp_ln179" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 317 'or' 'or_ln179' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 318 [1/1] (1.55ns)   --->   "%icmp_ln179_2 = icmp ne i8 %tmp_14, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 318 'icmp' 'icmp_ln179_2' <Predicate = (!select_ln486_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 319 [1/1] (2.44ns)   --->   "%icmp_ln179_3 = icmp eq i23 %trunc_ln189_3, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 319 'icmp' 'icmp_ln179_3' <Predicate = (!select_ln486_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 320 [1/1] (0.97ns)   --->   "%or_ln179_1 = or i1 %icmp_ln179_3, %icmp_ln179_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 320 'or' 'or_ln179_1' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 321 [2/2] (5.43ns)   --->   "%tmp_15 = fcmp ogt float %d1_4, %d2_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 321 'fcmp' 'tmp_15' <Predicate = (!select_ln486_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_37, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 322 'partselect' 'tmp_16' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 323 [1/1] (1.55ns)   --->   "%icmp_ln179_4 = icmp ne i8 %tmp_16, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 323 'icmp' 'icmp_ln179_4' <Predicate = (!select_ln486_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 324 [1/1] (2.44ns)   --->   "%icmp_ln179_5 = icmp eq i23 %trunc_ln189_4, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 324 'icmp' 'icmp_ln179_5' <Predicate = (!select_ln486_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 325 [1/1] (0.97ns)   --->   "%or_ln179_2 = or i1 %icmp_ln179_5, %icmp_ln179_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 325 'or' 'or_ln179_2' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 326 [2/2] (5.43ns)   --->   "%tmp_17 = fcmp ogt float %d1_4, %largest_9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 326 'fcmp' 'tmp_17' <Predicate = (!select_ln486_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_38, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 327 'partselect' 'tmp_18' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (1.55ns)   --->   "%icmp_ln179_6 = icmp ne i8 %tmp_18, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 328 'icmp' 'icmp_ln179_6' <Predicate = (!select_ln486_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 329 [1/1] (2.44ns)   --->   "%icmp_ln179_7 = icmp eq i23 %trunc_ln189_5, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 329 'icmp' 'icmp_ln179_7' <Predicate = (!select_ln486_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 330 [1/1] (0.97ns)   --->   "%or_ln179_3 = or i1 %icmp_ln179_7, %icmp_ln179_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 330 'or' 'or_ln179_3' <Predicate = (!select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 331 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp ogt float %d1_4, %d3_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 331 'fcmp' 'tmp_19' <Predicate = (!select_ln486_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 332 [2/2] (5.43ns)   --->   "%tmp_20 = fcmp ogt float %d2_5, %d1_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 332 'fcmp' 'tmp_20' <Predicate = (!select_ln486_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 333 [2/2] (5.43ns)   --->   "%tmp_21 = fcmp ogt float %d2_5, %largest_9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 333 'fcmp' 'tmp_21' <Predicate = (!select_ln486_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 334 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %d2_5, %d3_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 334 'fcmp' 'tmp_22' <Predicate = (!select_ln486_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 335 [2/2] (5.43ns)   --->   "%tmp_23 = fcmp ogt float %largest_9, %d1_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 335 'fcmp' 'tmp_23' <Predicate = (!select_ln486_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 336 [2/2] (5.43ns)   --->   "%tmp_24 = fcmp ogt float %largest_9, %d2_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 336 'fcmp' 'tmp_24' <Predicate = (!select_ln486_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 337 [2/2] (5.43ns)   --->   "%tmp_25 = fcmp ogt float %largest_9, %d3_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 337 'fcmp' 'tmp_25' <Predicate = (!select_ln486_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %p_r_M_real to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:175->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 338 'bitcast' 'p_Val2_s' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %p_Val2_s to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:175->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 339 'trunc' 'trunc_ln368' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%trunc_ln189 = trunc i32 %p_Val2_s to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 340 'trunc' 'trunc_ln189' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%p_Result_30 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:175->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 341 'bitconcatenate' 'p_Result_30' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (0.00ns)   --->   "%largest_10 = bitcast i32 %p_Result_30 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:175->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 342 'bitcast' 'largest_10' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 343 [1/1] (0.00ns)   --->   "%p_Val2_34 = bitcast float %p_r_M_imag to i32" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:310->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:176->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 343 'bitcast' 'p_Val2_34' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i32 %p_Val2_34 to i31" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:176->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 344 'trunc' 'trunc_ln368_1' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln189_1 = trunc i32 %p_Val2_34 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 345 'trunc' 'trunc_ln189_1' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (0.00ns)   --->   "%p_Result_31 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 false, i31 %trunc_ln368_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:176->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 346 'bitconcatenate' 'p_Result_31' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%d3 = bitcast i32 %p_Result_31 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_fabs.h:13->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/absfloat.cpp:7->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:176->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 347 'bitcast' 'd3' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 348 'partselect' 'tmp_1' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (1.55ns)   --->   "%icmp_ln189 = icmp ne i8 %tmp_1, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 349 'icmp' 'icmp_ln189' <Predicate = (select_ln486_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 350 [1/1] (2.44ns)   --->   "%icmp_ln189_1 = icmp eq i23 %trunc_ln189, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 350 'icmp' 'icmp_ln189_1' <Predicate = (select_ln486_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 351 [1/1] (0.97ns)   --->   "%or_ln189 = or i1 %icmp_ln189_1, %icmp_ln189" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 351 'or' 'or_ln189' <Predicate = (select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 352 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp ogt float %largest_10, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 352 'fcmp' 'tmp_2' <Predicate = (select_ln486_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_34, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 353 'partselect' 'tmp_4' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_13 : Operation 354 [1/1] (1.55ns)   --->   "%icmp_ln189_2 = icmp ne i8 %tmp_4, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 354 'icmp' 'icmp_ln189_2' <Predicate = (select_ln486_1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 355 [1/1] (2.44ns)   --->   "%icmp_ln189_3 = icmp eq i23 %trunc_ln189_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 355 'icmp' 'icmp_ln189_3' <Predicate = (select_ln486_1)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 356 [1/1] (0.97ns)   --->   "%or_ln189_1 = or i1 %icmp_ln189_3, %icmp_ln189_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 356 'or' 'or_ln189_1' <Predicate = (select_ln486_1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 357 [2/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %largest_10, %d3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 357 'fcmp' 'tmp_10' <Predicate = (select_ln486_1)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 14.4>
ST_14 : Operation 358 [1/1] (0.97ns)   --->   "%and_ln179 = and i1 %or_ln179, %or_ln179_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 358 'and' 'and_ln179' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 359 [1/2] (5.43ns)   --->   "%tmp_15 = fcmp ogt float %d1_4, %d2_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 359 'fcmp' 'tmp_15' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_1)   --->   "%and_ln179_2 = and i1 %and_ln179, %tmp_15" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 360 'and' 'and_ln179_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 361 [1/1] (0.97ns)   --->   "%and_ln179_3 = and i1 %or_ln179, %or_ln179_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 361 'and' 'and_ln179_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 362 [1/2] (5.43ns)   --->   "%tmp_17 = fcmp ogt float %d1_4, %largest_9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 362 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_7)   --->   "%and_ln179_4 = and i1 %and_ln179_3, %tmp_17" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 363 'and' 'and_ln179_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_7)   --->   "%and_ln179_5 = and i1 %or_ln179, %or_ln179_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 364 'and' 'and_ln179_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 365 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp ogt float %d1_4, %d3_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 365 'fcmp' 'tmp_19' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node and_ln179_7)   --->   "%and_ln179_6 = and i1 %and_ln179_5, %tmp_19" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 366 'and' 'and_ln179_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 367 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln179_7 = and i1 %and_ln179_4, %and_ln179_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 367 'and' 'and_ln179_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 368 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln179_1 = and i1 %and_ln179_7, %and_ln179_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 368 'and' 'and_ln179_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 369 [1/2] (5.43ns)   --->   "%tmp_20 = fcmp ogt float %d2_5, %d1_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 369 'fcmp' 'tmp_20' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_7)   --->   "%and_ln184 = and i1 %and_ln179, %tmp_20" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 370 'and' 'and_ln184' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 371 [1/1] (0.97ns)   --->   "%and_ln184_1 = and i1 %or_ln179_1, %or_ln179_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 371 'and' 'and_ln184_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 372 [1/2] (5.43ns)   --->   "%tmp_21 = fcmp ogt float %d2_5, %largest_9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 372 'fcmp' 'tmp_21' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_5)   --->   "%and_ln184_2 = and i1 %and_ln184_1, %tmp_21" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 373 'and' 'and_ln184_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_5)   --->   "%and_ln184_3 = and i1 %or_ln179_1, %or_ln179_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 374 'and' 'and_ln184_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 375 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %d2_5, %d3_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 375 'fcmp' 'tmp_22' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_5)   --->   "%and_ln184_4 = and i1 %and_ln184_3, %tmp_22" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 376 'and' 'and_ln184_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 377 [1/2] (5.43ns)   --->   "%tmp_23 = fcmp ogt float %largest_9, %d1_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 377 'fcmp' 'tmp_23' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_2)   --->   "%and_ln189_4 = and i1 %and_ln179_3, %tmp_23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 378 'and' 'and_ln189_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 379 [1/2] (5.43ns)   --->   "%tmp_24 = fcmp ogt float %largest_9, %d2_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 379 'fcmp' 'tmp_24' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%and_ln189_5 = and i1 %and_ln184_1, %tmp_24" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 380 'and' 'and_ln189_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%and_ln189_6 = and i1 %or_ln179_2, %or_ln179_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 381 'and' 'and_ln189_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 382 [1/2] (5.43ns)   --->   "%tmp_25 = fcmp ogt float %largest_9, %d3_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 382 'fcmp' 'tmp_25' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node and_ln189_8)   --->   "%and_ln189_7 = and i1 %and_ln189_6, %tmp_25" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 383 'and' 'and_ln189_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 384 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln189_8 = and i1 %and_ln189_5, %and_ln189_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 384 'and' 'and_ln189_8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 385 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln189_2 = and i1 %and_ln189_8, %and_ln189_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 385 'and' 'and_ln189_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node d3_5)   --->   "%d3_4 = select i1 %and_ln189_2, float %d3_7, float %largest_9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 386 'select' 'd3_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node largest_7)   --->   "%largest_6 = select i1 %and_ln189_2, float %largest_9, float %d3_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 387 'select' 'largest_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_7)   --->   "%xor_ln179 = xor i1 %and_ln179_1, true" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 388 'xor' 'xor_ln179' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 389 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln184_5 = and i1 %and_ln184_2, %and_ln184_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 389 'and' 'and_ln184_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node and_ln184_7)   --->   "%and_ln184_6 = and i1 %and_ln184, %xor_ln179" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 390 'and' 'and_ln184_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 391 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln184_7 = and i1 %and_ln184_6, %and_ln184_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 391 'and' 'and_ln184_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 392 [1/1] (0.69ns) (out node of the LUT)   --->   "%d3_5 = select i1 %and_ln179_1, float %d3_7, float %d3_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 392 'select' 'd3_5' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 393 [1/1] (0.69ns) (out node of the LUT)   --->   "%largest_7 = select i1 %and_ln179_1, float %d1_4, float %largest_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 393 'select' 'largest_7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 394 [1/1] (0.69ns) (out node of the LUT)   --->   "%largest_8 = select i1 %and_ln184_7, float %d2_5, float %largest_7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 394 'select' 'largest_8' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 395 [2/2] (5.43ns)   --->   "%tmp_27 = fcmp oeq float %largest_8, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 395 'fcmp' 'tmp_27' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 17.3>
ST_15 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node d1_3)   --->   "%d1 = select i1 %and_ln179_1, float %d2_5, float %d1_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 396 'select' 'd1' <Predicate = (!and_ln184_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 397 [1/1] (0.69ns) (out node of the LUT)   --->   "%d1_3 = select i1 %and_ln184_7, float %d1_4, float %d1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 397 'select' 'd1_3' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node d2_4)   --->   "%d2 = select i1 %and_ln179_1, float %largest_9, float %d2_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:179->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 398 'select' 'd2' <Predicate = (!and_ln184_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 399 [1/1] (0.69ns) (out node of the LUT)   --->   "%d2_4 = select i1 %and_ln184_7, float %largest_9, float %d2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 399 'select' 'd2_4' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 400 [1/1] (0.69ns) (out node of the LUT)   --->   "%d3_6 = select i1 %and_ln184_7, float %d3_7, float %d3_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:184->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 400 'select' 'd3_6' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 401 [1/1] (0.00ns)   --->   "%bitcast_ln201_1 = bitcast float %largest_8 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 401 'bitcast' 'bitcast_ln201_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln201_1, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 402 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln201_1 = trunc i32 %bitcast_ln201_1 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 403 'trunc' 'trunc_ln201_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 404 [1/1] (1.55ns)   --->   "%icmp_ln201_2 = icmp ne i8 %tmp_26, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 404 'icmp' 'icmp_ln201_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 405 [1/1] (2.44ns)   --->   "%icmp_ln201_3 = icmp eq i23 %trunc_ln201_1, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 405 'icmp' 'icmp_ln201_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln201_1)   --->   "%or_ln201_1 = or i1 %icmp_ln201_3, %icmp_ln201_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 406 'or' 'or_ln201_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 407 [1/2] (5.43ns)   --->   "%tmp_27 = fcmp oeq float %largest_8, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 407 'fcmp' 'tmp_27' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 408 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln201_1 = and i1 %or_ln201_1, %tmp_27" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 408 'and' 'and_ln201_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 409 [1/1] (1.76ns)   --->   "br i1 %and_ln201_1, label %"qrf_magnitude<float>.exit42.i.i", label %8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 409 'br' <Predicate = true> <Delay = 1.76>
ST_15 : Operation 410 [8/8] (16.6ns)   --->   "%x1 = fdiv float %d1_3, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 410 'fdiv' 'x1' <Predicate = (!and_ln201_1)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 411 [8/8] (16.6ns)   --->   "%x2_1 = fdiv float %d2_4, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:205->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 411 'fdiv' 'x2_1' <Predicate = (!and_ln201_1)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 412 [8/8] (16.6ns)   --->   "%x3_1 = fdiv float %d3_6, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 412 'fdiv' 'x3_1' <Predicate = (!and_ln201_1)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 16.6>
ST_16 : Operation 413 [7/8] (16.6ns)   --->   "%x1 = fdiv float %d1_3, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 413 'fdiv' 'x1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 414 [7/8] (16.6ns)   --->   "%x2_1 = fdiv float %d2_4, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:205->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 414 'fdiv' 'x2_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 415 [7/8] (16.6ns)   --->   "%x3_1 = fdiv float %d3_6, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 415 'fdiv' 'x3_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 16.6>
ST_17 : Operation 416 [6/8] (16.6ns)   --->   "%x1 = fdiv float %d1_3, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 416 'fdiv' 'x1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 417 [6/8] (16.6ns)   --->   "%x2_1 = fdiv float %d2_4, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:205->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 417 'fdiv' 'x2_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 418 [6/8] (16.6ns)   --->   "%x3_1 = fdiv float %d3_6, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 418 'fdiv' 'x3_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 16.6>
ST_18 : Operation 419 [5/8] (16.6ns)   --->   "%x1 = fdiv float %d1_3, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 419 'fdiv' 'x1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 420 [5/8] (16.6ns)   --->   "%x2_1 = fdiv float %d2_4, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:205->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 420 'fdiv' 'x2_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 421 [5/8] (16.6ns)   --->   "%x3_1 = fdiv float %d3_6, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 421 'fdiv' 'x3_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 16.6>
ST_19 : Operation 422 [4/8] (16.6ns)   --->   "%x1 = fdiv float %d1_3, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 422 'fdiv' 'x1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 423 [4/8] (16.6ns)   --->   "%x2_1 = fdiv float %d2_4, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:205->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 423 'fdiv' 'x2_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 424 [4/8] (16.6ns)   --->   "%x3_1 = fdiv float %d3_6, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 424 'fdiv' 'x3_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 16.6>
ST_20 : Operation 425 [3/8] (16.6ns)   --->   "%x1 = fdiv float %d1_3, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 425 'fdiv' 'x1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 426 [3/8] (16.6ns)   --->   "%x2_1 = fdiv float %d2_4, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:205->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 426 'fdiv' 'x2_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 427 [3/8] (16.6ns)   --->   "%x3_1 = fdiv float %d3_6, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 427 'fdiv' 'x3_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 15> <Delay = 16.6>
ST_21 : Operation 428 [2/8] (16.6ns)   --->   "%x1 = fdiv float %d1_3, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 428 'fdiv' 'x1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 429 [2/8] (16.6ns)   --->   "%x2_1 = fdiv float %d2_4, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:205->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 429 'fdiv' 'x2_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 430 [2/8] (16.6ns)   --->   "%x3_1 = fdiv float %d3_6, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 430 'fdiv' 'x3_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 16> <Delay = 16.6>
ST_22 : Operation 431 [1/8] (16.6ns)   --->   "%x1 = fdiv float %d1_3, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 431 'fdiv' 'x1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 432 [1/8] (16.6ns)   --->   "%x2_1 = fdiv float %d2_4, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:205->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 432 'fdiv' 'x2_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 433 [1/8] (16.6ns)   --->   "%x3_1 = fdiv float %d3_6, %largest_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 433 'fdiv' 'x3_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 17> <Delay = 14.6>
ST_23 : Operation 434 [2/2] (14.6ns)   --->   "%x1_sqd = fmul float %x1, %x1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:207->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 434 'fmul' 'x1_sqd' <Predicate = true> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 435 [2/2] (14.5ns)   --->   "%x2_sqd_1 = fmul float %x2_1, %x2_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:208->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 435 'fmul' 'x2_sqd_1' <Predicate = true> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 436 [2/2] (12.3ns)   --->   "%x3_sqd_1 = fmul float %x3_1, %x3_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:209->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 436 'fmul' 'x3_sqd_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 18> <Delay = 12.3>
ST_24 : Operation 437 [1/2] (12.3ns)   --->   "%x1_sqd = fmul float %x1, %x1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:207->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 437 'fmul' 'x1_sqd' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 438 [1/2] (12.3ns)   --->   "%x2_sqd_1 = fmul float %x2_1, %x2_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:208->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 438 'fmul' 'x2_sqd_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 439 [1/2] (12.3ns)   --->   "%x3_sqd_1 = fmul float %x3_1, %x3_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:209->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 439 'fmul' 'x3_sqd_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 19> <Delay = 12.7>
ST_25 : Operation 440 [4/4] (12.7ns)   --->   "%s2_1 = fadd float %x2_sqd_1, %x3_sqd_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:212->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 440 'fadd' 's2_1' <Predicate = true> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 441 [4/4] (11.6ns)   --->   "%s1_1 = fadd float %x1_sqd, 1.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:211->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 441 'fadd' 's1_1' <Predicate = true> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 20> <Delay = 10.5>
ST_26 : Operation 442 [3/4] (10.5ns)   --->   "%s2_1 = fadd float %x2_sqd_1, %x3_sqd_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:212->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 442 'fadd' 's2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 443 [3/4] (10.5ns)   --->   "%s1_1 = fadd float %x1_sqd, 1.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:211->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 443 'fadd' 's1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 21> <Delay = 10.5>
ST_27 : Operation 444 [2/4] (10.5ns)   --->   "%s2_1 = fadd float %x2_sqd_1, %x3_sqd_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:212->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 444 'fadd' 's2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 445 [2/4] (10.5ns)   --->   "%s1_1 = fadd float %x1_sqd, 1.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:211->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 445 'fadd' 's1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 22> <Delay = 10.5>
ST_28 : Operation 446 [1/4] (10.5ns)   --->   "%s2_1 = fadd float %x2_sqd_1, %x3_sqd_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:212->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 446 'fadd' 's2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 447 [1/4] (10.5ns)   --->   "%s1_1 = fadd float %x1_sqd, 1.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:211->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 447 'fadd' 's1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 23> <Delay = 12.7>
ST_29 : Operation 448 [4/4] (12.7ns)   --->   "%s3 = fadd float %s1_1, %s2_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:213->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 448 'fadd' 's3' <Predicate = true> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 24> <Delay = 10.5>
ST_30 : Operation 449 [3/4] (10.5ns)   --->   "%s3 = fadd float %s1_1, %s2_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:213->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 449 'fadd' 's3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 25> <Delay = 10.5>
ST_31 : Operation 450 [2/4] (10.5ns)   --->   "%s3 = fadd float %s1_1, %s2_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:213->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 450 'fadd' 's3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 26> <Delay = 10.5>
ST_32 : Operation 451 [1/4] (10.5ns)   --->   "%s3 = fadd float %s1_1, %s2_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:213->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 451 'fadd' 's3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 27> <Delay = 16.8>
ST_33 : Operation 452 [7/7] (16.8ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 452 'fsqrt' 'tmp_i_i' <Predicate = true> <Delay = 16.8> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 6> <II = 1> <Delay = 16.8> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 28> <Delay = 16.8>
ST_34 : Operation 453 [6/7] (16.8ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 453 'fsqrt' 'tmp_i_i' <Predicate = true> <Delay = 16.8> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 6> <II = 1> <Delay = 16.8> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 29> <Delay = 16.8>
ST_35 : Operation 454 [5/7] (16.8ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 454 'fsqrt' 'tmp_i_i' <Predicate = true> <Delay = 16.8> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 6> <II = 1> <Delay = 16.8> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 30> <Delay = 16.8>
ST_36 : Operation 455 [4/7] (16.8ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 455 'fsqrt' 'tmp_i_i' <Predicate = true> <Delay = 16.8> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 6> <II = 1> <Delay = 16.8> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 31> <Delay = 16.8>
ST_37 : Operation 456 [3/7] (16.8ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 456 'fsqrt' 'tmp_i_i' <Predicate = true> <Delay = 16.8> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 6> <II = 1> <Delay = 16.8> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 32> <Delay = 16.8>
ST_38 : Operation 457 [2/7] (16.8ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 457 'fsqrt' 'tmp_i_i' <Predicate = true> <Delay = 16.8> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 6> <II = 1> <Delay = 16.8> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 33> <Delay = 16.8>
ST_39 : Operation 458 [1/7] (16.8ns)   --->   "%tmp_i_i = call float @llvm.sqrt.f32(float %s3) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 458 'fsqrt' 'tmp_i_i' <Predicate = true> <Delay = 16.8> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 6> <II = 1> <Delay = 16.8> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 34> <Delay = 14.6>
ST_40 : Operation 459 [2/2] (14.6ns)   --->   "%tmp_30 = fmul float %largest_8, %tmp_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 459 'fmul' 'tmp_30' <Predicate = true> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 35> <Delay = 12.3>
ST_41 : Operation 460 [1/2] (12.3ns)   --->   "%tmp_30 = fmul float %largest_8, %tmp_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 460 'fmul' 'tmp_30' <Predicate = (!and_ln201_1)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 461 [1/1] (1.76ns)   --->   "br label %"qrf_magnitude<float>.exit42.i.i"" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 461 'br' <Predicate = (!and_ln201_1)> <Delay = 1.76>
ST_41 : Operation 462 [2/2] (5.43ns)   --->   "%tmp_33 = fcmp oeq float %d1_4, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 462 'fcmp' 'tmp_33' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 463 [2/2] (5.43ns)   --->   "%tmp_34 = fcmp oeq float %d2_5, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 463 'fcmp' 'tmp_34' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 464 [2/2] (5.43ns)   --->   "%tmp_35 = fcmp oeq float %largest_9, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 464 'fcmp' 'tmp_35' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 465 [2/2] (5.43ns)   --->   "%tmp_36 = fcmp oeq float %d3_7, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 465 'fcmp' 'tmp_36' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 36> <Delay = 14.6>
ST_42 : Operation 466 [1/1] (0.00ns)   --->   "%sqrt_mag_a_mag_b = phi float [ %tmp_30, %8 ], [ 0.000000e+00, %_ifconv ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:282->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 466 'phi' 'sqrt_mag_a_mag_b' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 467 [1/2] (5.43ns)   --->   "%tmp_33 = fcmp oeq float %d1_4, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 467 'fcmp' 'tmp_33' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_5)   --->   "%and_ln284 = and i1 %or_ln179, %tmp_33" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 468 'and' 'and_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 469 [1/2] (5.43ns)   --->   "%tmp_34 = fcmp oeq float %d2_5, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 469 'fcmp' 'tmp_34' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_5)   --->   "%and_ln284_1 = and i1 %or_ln179_1, %tmp_34" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 470 'and' 'and_ln284_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 471 [1/2] (5.43ns)   --->   "%tmp_35 = fcmp oeq float %largest_9, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 471 'fcmp' 'tmp_35' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_2)   --->   "%and_ln284_3 = and i1 %or_ln179_2, %tmp_35" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 472 'and' 'and_ln284_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 473 [1/2] (5.43ns)   --->   "%tmp_36 = fcmp oeq float %d3_7, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 473 'fcmp' 'tmp_36' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_2)   --->   "%and_ln284_4 = and i1 %or_ln179_3, %tmp_36" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 474 'and' 'and_ln284_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 475 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_5 = and i1 %and_ln284, %and_ln284_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 475 'and' 'and_ln284_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_2)   --->   "%and_ln284_6 = and i1 %and_ln284_3, %and_ln284_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 476 'and' 'and_ln284_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 477 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_2 = and i1 %and_ln284_6, %and_ln284_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 477 'and' 'and_ln284_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 478 [1/1] (0.00ns)   --->   "br i1 %and_ln284_2, label %6, label %._crit_edge.i.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:284->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 478 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 479 [2/2] (14.6ns)   --->   "%tmp_i_i9 = fmul float %p_r_M_real_1, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 479 'fmul' 'tmp_i_i9' <Predicate = (!and_ln284_2)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 480 [2/2] (14.5ns)   --->   "%tmp_i_i_65 = fmul float %p_r_M_imag_1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 480 'fmul' 'tmp_i_i_65' <Predicate = (!and_ln284_2)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 481 [2/2] (12.3ns)   --->   "%tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 481 'fmul' 'tmp_3_i_i' <Predicate = (!and_ln284_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 482 [2/2] (12.3ns)   --->   "%tmp_5_i_i = fmul float %p_r_M_imag_1, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 482 'fmul' 'tmp_5_i_i' <Predicate = (!and_ln284_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 483 [2/2] (12.3ns)   --->   "%tmp_6_i_i = fmul float %p_r_M_real_1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 483 'fmul' 'tmp_6_i_i' <Predicate = (!and_ln284_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 484 [2/2] (12.3ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 484 'fmul' 'tmp_i_i1' <Predicate = (!and_ln284_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 485 [2/2] (12.3ns)   --->   "%tmp_i_i2 = fmul float %p_r_M_imag, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 485 'fmul' 'tmp_i_i2' <Predicate = (!and_ln284_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 486 [2/2] (12.3ns)   --->   "%tmp_5_i_i2 = fmul float %p_r_M_imag, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 486 'fmul' 'tmp_5_i_i2' <Predicate = (!and_ln284_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 487 [2/2] (12.3ns)   --->   "%tmp_6_i_i2 = fmul float %p_r_M_real, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 487 'fmul' 'tmp_6_i_i2' <Predicate = (!and_ln284_2)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 488 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_39, i32 31)" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:316->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:319->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:12->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:285->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 488 'bitselect' 'p_Result_s' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_42 : Operation 489 [1/1] (0.00ns)   --->   "%p_Result_25 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_s, i31 1065353216) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:335->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:285->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 489 'bitconcatenate' 'p_Result_25' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_42 : Operation 490 [1/1] (0.00ns)   --->   "%c_tmp_M_real = bitcast i32 %p_Result_25 to float" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:348->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:369->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:7->r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/copysignfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:124->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:285->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 490 'bitcast' 'c_tmp_M_real' <Predicate = (and_ln284_2)> <Delay = 0.00>
ST_42 : Operation 491 [1/1] (1.76ns)   --->   "br label %11" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:287->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 491 'br' <Predicate = (and_ln284_2)> <Delay = 1.76>

State 43 <SV = 37> <Delay = 12.3>
ST_43 : Operation 492 [1/2] (12.3ns)   --->   "%tmp_i_i9 = fmul float %p_r_M_real_1, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 492 'fmul' 'tmp_i_i9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 493 [1/2] (12.3ns)   --->   "%tmp_i_i_65 = fmul float %p_r_M_imag_1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 493 'fmul' 'tmp_i_i_65' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 494 [1/2] (12.3ns)   --->   "%tmp_3_i_i = fmul float %sqrt_mag_a_mag_b, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 494 'fmul' 'tmp_3_i_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 495 [1/2] (12.3ns)   --->   "%tmp_5_i_i = fmul float %p_r_M_imag_1, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 495 'fmul' 'tmp_5_i_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 496 [1/2] (12.3ns)   --->   "%tmp_6_i_i = fmul float %p_r_M_real_1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 496 'fmul' 'tmp_6_i_i' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 497 [1/2] (12.3ns)   --->   "%tmp_i_i1 = fmul float %p_r_M_real, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 497 'fmul' 'tmp_i_i1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 498 [1/2] (12.3ns)   --->   "%tmp_i_i2 = fmul float %p_r_M_imag, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 498 'fmul' 'tmp_i_i2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 499 [1/2] (12.3ns)   --->   "%tmp_5_i_i2 = fmul float %p_r_M_imag, %sqrt_mag_a_mag_b" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 499 'fmul' 'tmp_5_i_i2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 500 [1/2] (12.3ns)   --->   "%tmp_6_i_i2 = fmul float %p_r_M_real, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 500 'fmul' 'tmp_6_i_i2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 38> <Delay = 12.7>
ST_44 : Operation 501 [4/4] (12.7ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i9, %tmp_i_i_65" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 501 'fadd' 'tmp_2_i_i' <Predicate = true> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 502 [4/4] (11.6ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 502 'fadd' 'tmp_4_i_i' <Predicate = true> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 503 [4/4] (10.5ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 503 'fsub' 'tmp_7_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 504 [4/4] (10.5ns)   --->   "%tmp_2_i_i2 = fadd float %tmp_i_i1, %tmp_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 504 'fadd' 'tmp_2_i_i2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 505 [4/4] (10.5ns)   --->   "%tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 505 'fsub' 'tmp_7_i_i2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 39> <Delay = 10.5>
ST_45 : Operation 506 [3/4] (10.5ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i9, %tmp_i_i_65" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 506 'fadd' 'tmp_2_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 507 [3/4] (10.5ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 507 'fadd' 'tmp_4_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 508 [3/4] (10.5ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 508 'fsub' 'tmp_7_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 509 [3/4] (10.5ns)   --->   "%tmp_2_i_i2 = fadd float %tmp_i_i1, %tmp_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 509 'fadd' 'tmp_2_i_i2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 510 [3/4] (10.5ns)   --->   "%tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 510 'fsub' 'tmp_7_i_i2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 40> <Delay = 10.5>
ST_46 : Operation 511 [2/4] (10.5ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i9, %tmp_i_i_65" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 511 'fadd' 'tmp_2_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 512 [2/4] (10.5ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 512 'fadd' 'tmp_4_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 513 [2/4] (10.5ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 513 'fsub' 'tmp_7_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 514 [2/4] (10.5ns)   --->   "%tmp_2_i_i2 = fadd float %tmp_i_i1, %tmp_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 514 'fadd' 'tmp_2_i_i2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 515 [2/4] (10.5ns)   --->   "%tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 515 'fsub' 'tmp_7_i_i2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 41> <Delay = 10.5>
ST_47 : Operation 516 [1/4] (10.5ns)   --->   "%tmp_2_i_i = fadd float %tmp_i_i9, %tmp_i_i_65" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 516 'fadd' 'tmp_2_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 517 [1/4] (10.5ns)   --->   "%tmp_4_i_i = fadd float %tmp_3_i_i, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 517 'fadd' 'tmp_4_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 518 [1/4] (10.5ns)   --->   "%tmp_7_i_i = fsub float %tmp_5_i_i, %tmp_6_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 518 'fsub' 'tmp_7_i_i' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 519 [1/4] (10.5ns)   --->   "%tmp_2_i_i2 = fadd float %tmp_i_i1, %tmp_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 519 'fadd' 'tmp_2_i_i2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 520 [1/4] (10.5ns)   --->   "%tmp_7_i_i2 = fsub float %tmp_5_i_i2, %tmp_6_i_i2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 520 'fsub' 'tmp_7_i_i2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 42> <Delay = 16.6>
ST_48 : Operation 521 [8/8] (16.6ns)   --->   "%c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 521 'fdiv' 'c_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 522 [8/8] (16.6ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 522 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 523 [8/8] (16.6ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 523 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 524 [8/8] (16.6ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 524 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 43> <Delay = 16.6>
ST_49 : Operation 525 [7/8] (16.6ns)   --->   "%c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 525 'fdiv' 'c_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 526 [7/8] (16.6ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 526 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 527 [7/8] (16.6ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 527 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 528 [7/8] (16.6ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 528 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 44> <Delay = 16.6>
ST_50 : Operation 529 [6/8] (16.6ns)   --->   "%c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 529 'fdiv' 'c_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 530 [6/8] (16.6ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 530 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 531 [6/8] (16.6ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 531 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 532 [6/8] (16.6ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 532 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 45> <Delay = 16.6>
ST_51 : Operation 533 [5/8] (16.6ns)   --->   "%c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 533 'fdiv' 'c_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 534 [5/8] (16.6ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 534 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 535 [5/8] (16.6ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 535 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 536 [5/8] (16.6ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 536 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 46> <Delay = 16.6>
ST_52 : Operation 537 [4/8] (16.6ns)   --->   "%c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 537 'fdiv' 'c_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 538 [4/8] (16.6ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 538 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 539 [4/8] (16.6ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 539 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 540 [4/8] (16.6ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 540 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 47> <Delay = 16.6>
ST_53 : Operation 541 [3/8] (16.6ns)   --->   "%c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 541 'fdiv' 'c_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 542 [3/8] (16.6ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 542 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 543 [3/8] (16.6ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 543 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 544 [3/8] (16.6ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 544 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 48> <Delay = 16.6>
ST_54 : Operation 545 [2/8] (16.6ns)   --->   "%c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 545 'fdiv' 'c_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 546 [2/8] (16.6ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 546 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 547 [2/8] (16.6ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 547 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 548 [2/8] (16.6ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 548 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 49> <Delay = 16.6>
ST_55 : Operation 549 [1/8] (16.6ns)   --->   "%c_tmp_M_real_1 = fdiv float %tmp_2_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 549 'fdiv' 'c_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 550 [1/8] (16.6ns)   --->   "%c_tmp_M_imag = fdiv float %tmp_7_i_i, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:288->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 550 'fdiv' 'c_tmp_M_imag' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 551 [1/8] (16.6ns)   --->   "%s_tmp_M_real_1 = fdiv float %tmp_2_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 551 'fdiv' 's_tmp_M_real_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 552 [1/8] (16.6ns)   --->   "%complex_M_imag_writ = fdiv float %tmp_7_i_i2, %tmp_4_i_i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 552 'fdiv' 'complex_M_imag_writ' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 50> <Delay = 4.53>
ST_56 : Operation 553 [1/1] (1.76ns)   --->   "br label %11"   --->   Operation 553 'br' <Predicate = (!select_ln486_1 & !and_ln284_2)> <Delay = 1.76>
ST_56 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_M_real_1 = phi float [ %c_tmp_M_real, %6 ], [ %c_tmp_M_real_1, %._crit_edge.i.i ]"   --->   Operation 554 'phi' 'tmp_M_real_1' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_56 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_M_imag_3 = phi float [ 0.000000e+00, %6 ], [ %c_tmp_M_imag, %._crit_edge.i.i ]"   --->   Operation 555 'phi' 'tmp_M_imag_3' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_56 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_M_real_2 = phi float [ 0.000000e+00, %6 ], [ %s_tmp_M_real_1, %._crit_edge.i.i ]"   --->   Operation 556 'phi' 'tmp_M_real_2' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_56 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155_2)   --->   "%s_tmp_M_imag = phi float [ 0.000000e+00, %6 ], [ %complex_M_imag_writ, %._crit_edge.i.i ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:289->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 557 'phi' 's_tmp_M_imag' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_56 : Operation 558 [1/1] (0.00ns)   --->   "%bitcast_ln155_3 = bitcast float %tmp_M_imag_3 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:291->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 558 'bitcast' 'bitcast_ln155_3' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_56 : Operation 559 [1/1] (0.99ns)   --->   "%xor_ln155_1 = xor i32 %bitcast_ln155_3, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:291->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 559 'xor' 'xor_ln155_1' <Predicate = (!select_ln486_1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_M_imag_4 = bitcast i32 %xor_ln155_1 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:291->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 560 'bitcast' 'tmp_M_imag_4' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_56 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155_2)   --->   "%bitcast_ln155_5 = bitcast float %s_tmp_M_imag to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:293->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 561 'bitcast' 'bitcast_ln155_5' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_56 : Operation 562 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln155_2 = xor i32 %bitcast_ln155_5, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:293->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 562 'xor' 'xor_ln155_2' <Predicate = (!select_ln486_1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 563 [1/1] (0.00ns)   --->   "%tmp_M_imag_6 = bitcast i32 %xor_ln155_2 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:293->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 563 'bitcast' 'tmp_M_imag_6' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_56 : Operation 564 [1/1] (0.00ns)   --->   "%bitcast_ln444 = bitcast float %tmp_M_real_2 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:294->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 564 'bitcast' 'bitcast_ln444' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_56 : Operation 565 [1/1] (0.99ns)   --->   "%xor_ln444 = xor i32 %bitcast_ln444, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:294->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 565 'xor' 'xor_ln444' <Predicate = (!select_ln486_1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 566 [1/1] (0.00ns)   --->   "%bitcast_ln444_1 = bitcast i32 %xor_ln444 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:294->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 566 'bitcast' 'bitcast_ln444_1' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_56 : Operation 567 [1/1] (1.76ns)   --->   "br label %"qrf_givens<float>.exit.i272"" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:299->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 567 'br' <Predicate = (!select_ln486_1)> <Delay = 1.76>
ST_56 : Operation 568 [1/1] (1.76ns)   --->   "br label %12"   --->   Operation 568 'br' <Predicate = (select_ln486_1 & !and_ln306)> <Delay = 1.76>
ST_56 : Operation 569 [1/1] (0.00ns)   --->   "%tmp_M_real = phi float [ %s_tmp_M_real, %._crit_edge4.i.i ], [ 1.000000e+00, %"qrf_magnitude<float>.exit.i.i" ]"   --->   Operation 569 'phi' 'tmp_M_real' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_56 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155)   --->   "%s_tmp_M_imag_2 = phi float [ %complex_M_imag_writ_1, %._crit_edge4.i.i ], [ 0.000000e+00, %"qrf_magnitude<float>.exit.i.i" ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 570 'phi' 's_tmp_M_imag_2' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_56 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node xor_ln155)   --->   "%bitcast_ln155 = bitcast float %s_tmp_M_imag_2 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:313->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 571 'bitcast' 'bitcast_ln155' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_56 : Operation 572 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln155 = xor i32 %bitcast_ln155, -2147483648" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:313->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 572 'xor' 'xor_ln155' <Predicate = (select_ln486_1)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_M_imag_2 = bitcast i32 %xor_ln155 to float" [C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:155->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/std_complex_utils.h:163->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:313->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 573 'bitcast' 'tmp_M_imag_2' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_56 : Operation 574 [1/1] (1.76ns)   --->   "br label %"qrf_givens<float>.exit.i272""   --->   Operation 574 'br' <Predicate = (select_ln486_1)> <Delay = 1.76>
ST_56 : Operation 575 [1/1] (0.00ns)   --->   "%p_f_assign = phi float [ %mag_M_real, %12 ], [ %sqrt_mag_a_mag_b, %11 ]"   --->   Operation 575 'phi' 'p_f_assign' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 576 [1/1] (0.00ns)   --->   "%p_r_M_imag_5 = phi float [ %tmp_M_imag_2, %12 ], [ %tmp_M_imag_3, %11 ]"   --->   Operation 576 'phi' 'p_r_M_imag_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 577 [1/1] (0.00ns)   --->   "%p_r_M_real_6 = phi float [ %tmp_M_real, %12 ], [ %tmp_M_real_1, %11 ]"   --->   Operation 577 'phi' 'p_r_M_real_6' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 578 [1/1] (0.00ns)   --->   "%p_r_M_imag_3 = phi float [ 0.000000e+00, %12 ], [ %tmp_M_imag_6, %11 ]"   --->   Operation 578 'phi' 'p_r_M_imag_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 579 [1/1] (0.00ns)   --->   "%p_r_M_real_5 = phi float [ 0.000000e+00, %12 ], [ %bitcast_ln444_1, %11 ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:294->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 579 'phi' 'p_r_M_real_5' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 580 [1/1] (0.00ns)   --->   "%p_r_M_real_3 = phi float [ 0.000000e+00, %12 ], [ %tmp_M_real_2, %11 ]"   --->   Operation 580 'phi' 'p_r_M_real_3' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 581 [1/1] (0.00ns)   --->   "%p_r_M_imag_2 = phi float [ 0.000000e+00, %12 ], [ %tmp_M_imag_4, %11 ]"   --->   Operation 581 'phi' 'p_r_M_imag_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 582 [1/1] (0.00ns)   --->   "%p_r_M_real_2 = phi float [ 1.000000e+00, %12 ], [ %tmp_M_real_1, %11 ]"   --->   Operation 582 'phi' 'p_r_M_real_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 583 [1/1] (0.00ns)   --->   "br i1 %select_ln486_1, label %10, label %5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:505->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 583 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 584 [1/1] (2.32ns)   --->   "store float %p_f_assign, float* %Ri_M_real_addr_2, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 584 'store' <Predicate = (!select_ln486_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_56 : Operation 585 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_imag_addr_2, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:506->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 585 'store' <Predicate = (!select_ln486_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_56 : Operation 586 [1/1] (0.00ns)   --->   "br label %4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:507->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 586 'br' <Predicate = (!select_ln486_1)> <Delay = 0.00>
ST_56 : Operation 587 [1/1] (2.32ns)   --->   "store float %p_f_assign, float* %Ri_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:508->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 587 'store' <Predicate = (select_ln486_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_56 : Operation 588 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %Ri_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:508->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 588 'store' <Predicate = (select_ln486_1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_56 : Operation 589 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 589 'br' <Predicate = (select_ln486_1)> <Delay = 0.00>
ST_56 : Operation 590 [1/1] (1.76ns)   --->   "br label %3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 590 'br' <Predicate = true> <Delay = 1.76>

State 57 <SV = 8> <Delay = 12.5>
ST_57 : Operation 591 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp ogt float %largest_10, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 591 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node and_ln189)   --->   "%and_ln189_1 = and i1 %or_ln189, %or_ln189_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 592 'and' 'and_ln189_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 593 [1/2] (5.43ns)   --->   "%tmp_10 = fcmp ogt float %largest_10, %d3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 593 'fcmp' 'tmp_10' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln189)   --->   "%and_ln189_3 = and i1 %and_ln189_1, %tmp_10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 594 'and' 'and_ln189_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 595 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln189 = and i1 %and_ln189_3, %tmp_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 595 'and' 'and_ln189' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 596 [1/1] (0.69ns)   --->   "%largest_1 = select i1 %and_ln189, float %largest_10, float %d3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 596 'select' 'largest_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 597 [2/2] (5.43ns)   --->   "%tmp_12 = fcmp oeq float %largest_1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 597 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 9> <Delay = 17.3>
ST_58 : Operation 598 [1/1] (0.69ns)   --->   "%d3_1 = select i1 %and_ln189, float %d3, float %largest_10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:189->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 598 'select' 'd3_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 599 [1/1] (0.00ns)   --->   "%bitcast_ln201 = bitcast float %largest_1 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 599 'bitcast' 'bitcast_ln201' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln201, i32 23, i32 30)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 600 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln201 = trunc i32 %bitcast_ln201 to i23" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 601 'trunc' 'trunc_ln201' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 602 [1/1] (1.55ns)   --->   "%icmp_ln201 = icmp ne i8 %tmp_11, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 602 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 603 [1/1] (2.44ns)   --->   "%icmp_ln201_1 = icmp eq i23 %trunc_ln201, 0" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 603 'icmp' 'icmp_ln201_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln201)   --->   "%or_ln201 = or i1 %icmp_ln201_1, %icmp_ln201" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 604 'or' 'or_ln201' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 605 [1/2] (5.43ns)   --->   "%tmp_12 = fcmp oeq float %largest_1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 605 'fcmp' 'tmp_12' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 606 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln201 = and i1 %or_ln201, %tmp_12" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 606 'and' 'and_ln201' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 607 [1/1] (1.76ns)   --->   "br i1 %and_ln201, label %"qrf_magnitude<float>.exit.i.i", label %9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:201->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 607 'br' <Predicate = true> <Delay = 1.76>
ST_58 : Operation 608 [8/8] (16.6ns)   --->   "%x1_2 = fdiv float 0.000000e+00, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 608 'fdiv' 'x1_2' <Predicate = (!and_ln201)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 609 [8/8] (16.6ns)   --->   "%x3 = fdiv float %d3_1, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 609 'fdiv' 'x3' <Predicate = (!and_ln201)> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 10> <Delay = 16.6>
ST_59 : Operation 610 [7/8] (16.6ns)   --->   "%x1_2 = fdiv float 0.000000e+00, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 610 'fdiv' 'x1_2' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 611 [7/8] (16.6ns)   --->   "%x3 = fdiv float %d3_1, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 611 'fdiv' 'x3' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 11> <Delay = 16.6>
ST_60 : Operation 612 [6/8] (16.6ns)   --->   "%x1_2 = fdiv float 0.000000e+00, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 612 'fdiv' 'x1_2' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 613 [6/8] (16.6ns)   --->   "%x3 = fdiv float %d3_1, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 613 'fdiv' 'x3' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 12> <Delay = 16.6>
ST_61 : Operation 614 [5/8] (16.6ns)   --->   "%x1_2 = fdiv float 0.000000e+00, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 614 'fdiv' 'x1_2' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 615 [5/8] (16.6ns)   --->   "%x3 = fdiv float %d3_1, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 615 'fdiv' 'x3' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 13> <Delay = 16.6>
ST_62 : Operation 616 [4/8] (16.6ns)   --->   "%x1_2 = fdiv float 0.000000e+00, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 616 'fdiv' 'x1_2' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 617 [4/8] (16.6ns)   --->   "%x3 = fdiv float %d3_1, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 617 'fdiv' 'x3' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 14> <Delay = 16.6>
ST_63 : Operation 618 [3/8] (16.6ns)   --->   "%x1_2 = fdiv float 0.000000e+00, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 618 'fdiv' 'x1_2' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 619 [3/8] (16.6ns)   --->   "%x3 = fdiv float %d3_1, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 619 'fdiv' 'x3' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 15> <Delay = 16.6>
ST_64 : Operation 620 [2/8] (16.6ns)   --->   "%x1_2 = fdiv float 0.000000e+00, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 620 'fdiv' 'x1_2' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 621 [2/8] (16.6ns)   --->   "%x3 = fdiv float %d3_1, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 621 'fdiv' 'x3' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 16> <Delay = 16.6>
ST_65 : Operation 622 [1/8] (16.6ns)   --->   "%x1_2 = fdiv float 0.000000e+00, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:204->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 622 'fdiv' 'x1_2' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 623 [1/8] (16.6ns)   --->   "%x3 = fdiv float %d3_1, %largest_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:206->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 623 'fdiv' 'x3' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 17> <Delay = 14.6>
ST_66 : Operation 624 [2/2] (14.6ns)   --->   "%x1_sqd_2 = fmul float %x1_2, %x1_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:207->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 624 'fmul' 'x1_sqd_2' <Predicate = true> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 625 [2/2] (14.5ns)   --->   "%x3_sqd = fmul float %x3, %x3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:209->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 625 'fmul' 'x3_sqd' <Predicate = true> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 18> <Delay = 12.3>
ST_67 : Operation 626 [1/2] (12.3ns)   --->   "%x1_sqd_2 = fmul float %x1_2, %x1_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:207->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 626 'fmul' 'x1_sqd_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 627 [1/2] (12.3ns)   --->   "%x3_sqd = fmul float %x3, %x3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:209->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 627 'fmul' 'x3_sqd' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 19> <Delay = 12.7>
ST_68 : Operation 628 [4/4] (12.7ns)   --->   "%s2 = fadd float %x1_sqd_2, %x3_sqd" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:212->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 628 'fadd' 's2' <Predicate = true> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 629 [4/4] (11.6ns)   --->   "%s1 = fadd float %x1_sqd_2, 1.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:211->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 629 'fadd' 's1' <Predicate = true> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 20> <Delay = 10.5>
ST_69 : Operation 630 [3/4] (10.5ns)   --->   "%s2 = fadd float %x1_sqd_2, %x3_sqd" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:212->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 630 'fadd' 's2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 631 [3/4] (10.5ns)   --->   "%s1 = fadd float %x1_sqd_2, 1.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:211->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 631 'fadd' 's1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 21> <Delay = 10.5>
ST_70 : Operation 632 [2/4] (10.5ns)   --->   "%s2 = fadd float %x1_sqd_2, %x3_sqd" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:212->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 632 'fadd' 's2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 633 [2/4] (10.5ns)   --->   "%s1 = fadd float %x1_sqd_2, 1.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:211->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 633 'fadd' 's1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 22> <Delay = 10.5>
ST_71 : Operation 634 [1/4] (10.5ns)   --->   "%s2 = fadd float %x1_sqd_2, %x3_sqd" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:212->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 634 'fadd' 's2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 635 [1/4] (10.5ns)   --->   "%s1 = fadd float %x1_sqd_2, 1.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:211->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 635 'fadd' 's1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 23> <Delay = 12.7>
ST_72 : Operation 636 [4/4] (12.7ns)   --->   "%s3_1 = fadd float %s1, %s2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:213->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 636 'fadd' 's3_1' <Predicate = true> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 24> <Delay = 10.5>
ST_73 : Operation 637 [3/4] (10.5ns)   --->   "%s3_1 = fadd float %s1, %s2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:213->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 637 'fadd' 's3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 25> <Delay = 10.5>
ST_74 : Operation 638 [2/4] (10.5ns)   --->   "%s3_1 = fadd float %s1, %s2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:213->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 638 'fadd' 's3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 26> <Delay = 10.5>
ST_75 : Operation 639 [1/4] (10.5ns)   --->   "%s3_1 = fadd float %s1, %s2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:213->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 639 'fadd' 's3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 27> <Delay = 16.8>
ST_76 : Operation 640 [7/7] (16.8ns)   --->   "%tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 640 'fsqrt' 'tmp_i_i7' <Predicate = true> <Delay = 16.8> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 6> <II = 1> <Delay = 16.8> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 77 <SV = 28> <Delay = 16.8>
ST_77 : Operation 641 [6/7] (16.8ns)   --->   "%tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 641 'fsqrt' 'tmp_i_i7' <Predicate = true> <Delay = 16.8> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 6> <II = 1> <Delay = 16.8> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 78 <SV = 29> <Delay = 16.8>
ST_78 : Operation 642 [5/7] (16.8ns)   --->   "%tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 642 'fsqrt' 'tmp_i_i7' <Predicate = true> <Delay = 16.8> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 6> <II = 1> <Delay = 16.8> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 79 <SV = 30> <Delay = 16.8>
ST_79 : Operation 643 [4/7] (16.8ns)   --->   "%tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 643 'fsqrt' 'tmp_i_i7' <Predicate = true> <Delay = 16.8> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 6> <II = 1> <Delay = 16.8> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 80 <SV = 31> <Delay = 16.8>
ST_80 : Operation 644 [3/7] (16.8ns)   --->   "%tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 644 'fsqrt' 'tmp_i_i7' <Predicate = true> <Delay = 16.8> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 6> <II = 1> <Delay = 16.8> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 81 <SV = 32> <Delay = 16.8>
ST_81 : Operation 645 [2/7] (16.8ns)   --->   "%tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 645 'fsqrt' 'tmp_i_i7' <Predicate = true> <Delay = 16.8> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 6> <II = 1> <Delay = 16.8> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 82 <SV = 33> <Delay = 16.8>
ST_82 : Operation 646 [1/7] (16.8ns)   --->   "%tmp_i_i7 = call float @llvm.sqrt.f32(float %s3_1) nounwind" [r:/builds/2019.1/continuous/2019_05_24_2552052/src/products/hls/hls_lib/hlsmath/src/c++/sqrtfloat.cpp:11->C:/Xilinx/Vivado/2019.1/common/technology/autopilot\hls/linear_algebra/utils/x_hls_matrix_utils.h:110->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 646 'fsqrt' 'tmp_i_i7' <Predicate = true> <Delay = 16.8> <Core = "FSqrt">   --->   Core 108 'FSqrt' <Latency = 6> <II = 1> <Delay = 16.8> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>

State 83 <SV = 34> <Delay = 14.6>
ST_83 : Operation 647 [2/2] (14.6ns)   --->   "%tmp_29 = fmul float %largest_1, %tmp_i_i7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 647 'fmul' 'tmp_29' <Predicate = true> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 35> <Delay = 12.3>
ST_84 : Operation 648 [1/2] (12.3ns)   --->   "%tmp_29 = fmul float %largest_1, %tmp_i_i7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 648 'fmul' 'tmp_29' <Predicate = (!and_ln201)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 649 [1/1] (1.76ns)   --->   "br label %"qrf_magnitude<float>.exit.i.i"" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 649 'br' <Predicate = (!and_ln201)> <Delay = 1.76>
ST_84 : Operation 650 [2/2] (5.43ns)   --->   "%tmp_31 = fcmp oeq float %largest_10, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:306->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 650 'fcmp' 'tmp_31' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 651 [2/2] (5.43ns)   --->   "%tmp_32 = fcmp oeq float %d3, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:306->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 651 'fcmp' 'tmp_32' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 36> <Delay = 14.6>
ST_85 : Operation 652 [1/1] (0.00ns)   --->   "%mag_M_real = phi float [ %tmp_29, %9 ], [ 0.000000e+00, %._crit_edge.i.i.i ]" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:215->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:302->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 652 'phi' 'mag_M_real' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 653 [1/2] (5.43ns)   --->   "%tmp_31 = fcmp oeq float %largest_10, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:306->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 653 'fcmp' 'tmp_31' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node and_ln306)   --->   "%and_ln306_1 = and i1 %or_ln189, %tmp_31" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:306->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 654 'and' 'and_ln306_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 655 [1/2] (5.43ns)   --->   "%tmp_32 = fcmp oeq float %d3, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:306->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 655 'fcmp' 'tmp_32' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node and_ln306)   --->   "%and_ln306_2 = and i1 %or_ln189_1, %tmp_32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:306->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 656 'and' 'and_ln306_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 657 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln306 = and i1 %and_ln306_1, %and_ln306_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:306->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 657 'and' 'and_ln306' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 658 [1/1] (1.76ns)   --->   "br i1 %and_ln306, label %12, label %._crit_edge4.i.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:306->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 658 'br' <Predicate = true> <Delay = 1.76>
ST_85 : Operation 659 [2/2] (14.6ns)   --->   "%tmp_i_i8 = fmul float %p_r_M_real, %mag_M_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 659 'fmul' 'tmp_i_i8' <Predicate = (!and_ln306)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 660 [2/2] (14.5ns)   --->   "%tmp_i_i1_66 = fmul float %p_r_M_imag, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 660 'fmul' 'tmp_i_i1_66' <Predicate = (!and_ln306)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 661 [2/2] (12.3ns)   --->   "%tmp_3_i_i1 = fmul float %mag_M_real, %mag_M_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 661 'fmul' 'tmp_3_i_i1' <Predicate = (!and_ln306)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 662 [2/2] (12.3ns)   --->   "%tmp_5_i_i1 = fmul float %p_r_M_imag, %mag_M_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 662 'fmul' 'tmp_5_i_i1' <Predicate = (!and_ln306)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 663 [2/2] (12.3ns)   --->   "%tmp_6_i_i1 = fmul float %p_r_M_real, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 663 'fmul' 'tmp_6_i_i1' <Predicate = (!and_ln306)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 37> <Delay = 12.3>
ST_86 : Operation 664 [1/2] (12.3ns)   --->   "%tmp_i_i8 = fmul float %p_r_M_real, %mag_M_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 664 'fmul' 'tmp_i_i8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 665 [1/2] (12.3ns)   --->   "%tmp_i_i1_66 = fmul float %p_r_M_imag, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 665 'fmul' 'tmp_i_i1_66' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 666 [1/2] (12.3ns)   --->   "%tmp_3_i_i1 = fmul float %mag_M_real, %mag_M_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 666 'fmul' 'tmp_3_i_i1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 667 [1/2] (12.3ns)   --->   "%tmp_5_i_i1 = fmul float %p_r_M_imag, %mag_M_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 667 'fmul' 'tmp_5_i_i1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 668 [1/2] (12.3ns)   --->   "%tmp_6_i_i1 = fmul float %p_r_M_real, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 668 'fmul' 'tmp_6_i_i1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 38> <Delay = 12.7>
ST_87 : Operation 669 [4/4] (12.7ns)   --->   "%tmp_2_i_i1 = fadd float %tmp_i_i8, %tmp_i_i1_66" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 669 'fadd' 'tmp_2_i_i1' <Predicate = true> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 670 [4/4] (11.6ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 670 'fadd' 'tmp_4_i_i1' <Predicate = true> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 671 [4/4] (10.5ns)   --->   "%tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 671 'fsub' 'tmp_7_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 39> <Delay = 10.5>
ST_88 : Operation 672 [3/4] (10.5ns)   --->   "%tmp_2_i_i1 = fadd float %tmp_i_i8, %tmp_i_i1_66" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 672 'fadd' 'tmp_2_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 673 [3/4] (10.5ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 673 'fadd' 'tmp_4_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 674 [3/4] (10.5ns)   --->   "%tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 674 'fsub' 'tmp_7_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 40> <Delay = 10.5>
ST_89 : Operation 675 [2/4] (10.5ns)   --->   "%tmp_2_i_i1 = fadd float %tmp_i_i8, %tmp_i_i1_66" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 675 'fadd' 'tmp_2_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 676 [2/4] (10.5ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 676 'fadd' 'tmp_4_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 677 [2/4] (10.5ns)   --->   "%tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 677 'fsub' 'tmp_7_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 41> <Delay = 10.5>
ST_90 : Operation 678 [1/4] (10.5ns)   --->   "%tmp_2_i_i1 = fadd float %tmp_i_i8, %tmp_i_i1_66" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 678 'fadd' 'tmp_2_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 679 [1/4] (10.5ns)   --->   "%tmp_4_i_i1 = fadd float %tmp_3_i_i1, 0.000000e+00" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 679 'fadd' 'tmp_4_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 680 [1/4] (10.5ns)   --->   "%tmp_7_i_i1 = fsub float %tmp_5_i_i1, %tmp_6_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 680 'fsub' 'tmp_7_i_i1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 42> <Delay = 16.6>
ST_91 : Operation 681 [8/8] (16.6ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 681 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 682 [8/8] (16.6ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 682 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 43> <Delay = 16.6>
ST_92 : Operation 683 [7/8] (16.6ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 683 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 684 [7/8] (16.6ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 684 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 44> <Delay = 16.6>
ST_93 : Operation 685 [6/8] (16.6ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 685 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 686 [6/8] (16.6ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 686 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 45> <Delay = 16.6>
ST_94 : Operation 687 [5/8] (16.6ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 687 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 688 [5/8] (16.6ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 688 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 46> <Delay = 16.6>
ST_95 : Operation 689 [4/8] (16.6ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 689 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 690 [4/8] (16.6ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 690 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 47> <Delay = 16.6>
ST_96 : Operation 691 [3/8] (16.6ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 691 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 692 [3/8] (16.6ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 692 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 48> <Delay = 16.6>
ST_97 : Operation 693 [2/8] (16.6ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 693 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 694 [2/8] (16.6ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 694 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 49> <Delay = 16.6>
ST_98 : Operation 695 [1/8] (16.6ns)   --->   "%s_tmp_M_real = fdiv float %tmp_2_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 695 'fdiv' 's_tmp_M_real' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 696 [1/8] (16.6ns)   --->   "%complex_M_imag_writ_1 = fdiv float %tmp_7_i_i1, %tmp_4_i_i1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:309->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:503->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 696 'fdiv' 'complex_M_imag_writ_1' <Predicate = true> <Delay = 16.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 7> <II = 1> <Delay = 16.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 51> <Delay = 4.05>
ST_99 : Operation 697 [1/1] (0.00ns)   --->   "%k_0_i = phi i3 [ 0, %4 ], [ %k, %._crit_edge5.i ]"   --->   Operation 697 'phi' 'k_0_i' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 698 [1/1] (1.13ns)   --->   "%icmp_ln511 = icmp eq i3 %k_0_i, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 698 'icmp' 'icmp_ln511' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 699 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 699 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 700 [1/1] (1.65ns)   --->   "%k = add i3 %k_0_i, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 700 'add' 'k' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 701 [1/1] (0.00ns)   --->   "br i1 %icmp_ln511, label %.preheader2.preheader.i, label %qrf_r_update_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 701 'br' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 702 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str24) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 702 'specloopname' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_99 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 703 'specregionbegin' 'tmp_37' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_99 : Operation 704 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 8, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:512->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 704 'specpipeline' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_99 : Operation 705 [1/1] (1.13ns)   --->   "%icmp_ln513 = icmp ult i3 %k_0_i, %select_ln486_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 705 'icmp' 'icmp_ln513' <Predicate = (!icmp_ln511)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 706 [1/1] (0.00ns)   --->   "br i1 %icmp_ln513, label %._crit_edge5.i, label %qrf_r_update_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:513->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 706 'br' <Predicate = (!icmp_ln511)> <Delay = 0.00>
ST_99 : Operation 707 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i3 %k_0_i to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 707 'zext' 'zext_ln114' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_99 : Operation 708 [1/1] (1.73ns)   --->   "%add_ln114 = add i5 %zext_ln503, %zext_ln114" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 708 'add' 'add_ln114' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i5 %add_ln114 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 709 'zext' 'zext_ln114_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_99 : Operation 710 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_4 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln114_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 710 'getelementptr' 'Ri_M_real_addr_4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_99 : Operation 711 [1/1] (1.73ns)   --->   "%add_ln114_2 = add i5 %zext_ln503_2, %zext_ln114" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 711 'add' 'add_ln114_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i5 %add_ln114_2 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 712 'zext' 'zext_ln114_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_99 : Operation 713 [1/1] (0.00ns)   --->   "%Ri_M_real_addr_5 = getelementptr [16 x float]* %Ri_M_real, i64 0, i64 %zext_ln114_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 713 'getelementptr' 'Ri_M_real_addr_5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_99 : Operation 714 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_4 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln114_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 714 'getelementptr' 'Ri_M_imag_addr_4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_99 : Operation 715 [1/1] (0.00ns)   --->   "%Ri_M_imag_addr_5 = getelementptr [16 x float]* %Ri_M_imag, i64 0, i64 %zext_ln114_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 715 'getelementptr' 'Ri_M_imag_addr_5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 0.00>
ST_99 : Operation 716 [2/2] (2.32ns)   --->   "%p_t_real = load float* %Ri_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 716 'load' 'p_t_real' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_99 : Operation 717 [2/2] (2.32ns)   --->   "%p_t_imag = load float* %Ri_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 717 'load' 'p_t_imag' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_99 : Operation 718 [2/2] (2.32ns)   --->   "%p_t_real_1 = load float* %Ri_M_real_addr_5, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 718 'load' 'p_t_real_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_99 : Operation 719 [2/2] (2.32ns)   --->   "%p_t_imag_1 = load float* %Ri_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 719 'load' 'p_t_imag_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_99 : Operation 720 [1/1] (0.00ns)   --->   "br label %3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:511->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 720 'br' <Predicate = (!icmp_ln511)> <Delay = 0.00>

State 100 <SV = 52> <Delay = 16.9>
ST_100 : Operation 721 [1/2] (2.32ns)   --->   "%p_t_real = load float* %Ri_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 721 'load' 'p_t_real' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_100 : Operation 722 [1/2] (2.32ns)   --->   "%p_t_imag = load float* %Ri_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 722 'load' 'p_t_imag' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_100 : Operation 723 [1/2] (2.32ns)   --->   "%p_t_real_1 = load float* %Ri_M_real_addr_5, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 723 'load' 'p_t_real_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_100 : Operation 724 [1/2] (2.32ns)   --->   "%p_t_imag_1 = load float* %Ri_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 724 'load' 'p_t_imag_1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_100 : Operation 725 [2/2] (14.6ns)   --->   "%tmp_i_i2_67 = fmul float %p_r_M_real_2, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 725 'fmul' 'tmp_i_i2_67' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 726 [2/2] (14.5ns)   --->   "%tmp_i_i3 = fmul float %p_r_M_imag_2, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 726 'fmul' 'tmp_i_i3' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 53> <Delay = 14.6>
ST_101 : Operation 727 [1/2] (12.3ns)   --->   "%tmp_i_i2_67 = fmul float %p_r_M_real_2, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 727 'fmul' 'tmp_i_i2_67' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 728 [1/2] (12.3ns)   --->   "%tmp_i_i3 = fmul float %p_r_M_imag_2, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 728 'fmul' 'tmp_i_i3' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 729 [2/2] (14.6ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_imag_2, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 729 'fmul' 'tmp_1_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 730 [2/2] (14.5ns)   --->   "%tmp_2_i_i3 = fmul float %p_r_M_real_2, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 730 'fmul' 'tmp_2_i_i3' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 54> <Delay = 14.6>
ST_102 : Operation 731 [4/4] (12.7ns)   --->   "%p_r_M_real_4 = fsub float %tmp_i_i2_67, %tmp_i_i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 731 'fsub' 'p_r_M_real_4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 732 [1/2] (12.3ns)   --->   "%tmp_1_i_i = fmul float %p_r_M_imag_2, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 732 'fmul' 'tmp_1_i_i' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 733 [1/2] (12.3ns)   --->   "%tmp_2_i_i3 = fmul float %p_r_M_real_2, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 733 'fmul' 'tmp_2_i_i3' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 734 [2/2] (14.6ns)   --->   "%tmp_i_i3_68 = fmul float %p_r_M_real_3, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 734 'fmul' 'tmp_i_i3_68' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 735 [2/2] (14.5ns)   --->   "%tmp_i_i4 = fmul float %p_r_M_imag_3, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 735 'fmul' 'tmp_i_i4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 55> <Delay = 14.6>
ST_103 : Operation 736 [3/4] (10.5ns)   --->   "%p_r_M_real_4 = fsub float %tmp_i_i2_67, %tmp_i_i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 736 'fsub' 'p_r_M_real_4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 737 [4/4] (12.7ns)   --->   "%p_r_M_imag_4 = fadd float %tmp_1_i_i, %tmp_2_i_i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 737 'fadd' 'p_r_M_imag_4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 738 [1/2] (12.3ns)   --->   "%tmp_i_i3_68 = fmul float %p_r_M_real_3, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 738 'fmul' 'tmp_i_i3_68' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 739 [1/2] (12.3ns)   --->   "%tmp_i_i4 = fmul float %p_r_M_imag_3, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 739 'fmul' 'tmp_i_i4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 740 [2/2] (14.6ns)   --->   "%tmp_1_i_i1 = fmul float %p_r_M_imag_3, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 740 'fmul' 'tmp_1_i_i1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 741 [2/2] (14.5ns)   --->   "%tmp_2_i_i4 = fmul float %p_r_M_real_3, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 741 'fmul' 'tmp_2_i_i4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 56> <Delay = 14.6>
ST_104 : Operation 742 [2/4] (10.5ns)   --->   "%p_r_M_real_4 = fsub float %tmp_i_i2_67, %tmp_i_i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 742 'fsub' 'p_r_M_real_4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 743 [3/4] (10.5ns)   --->   "%p_r_M_imag_4 = fadd float %tmp_1_i_i, %tmp_2_i_i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 743 'fadd' 'p_r_M_imag_4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 744 [4/4] (12.7ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i3_68, %tmp_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 744 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 745 [1/2] (12.3ns)   --->   "%tmp_1_i_i1 = fmul float %p_r_M_imag_3, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 745 'fmul' 'tmp_1_i_i1' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 746 [1/2] (12.3ns)   --->   "%tmp_2_i_i4 = fmul float %p_r_M_real_3, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 746 'fmul' 'tmp_2_i_i4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 747 [2/2] (14.6ns)   --->   "%tmp_i_i4_69 = fmul float %p_r_M_real_5, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 747 'fmul' 'tmp_i_i4_69' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 748 [2/2] (14.5ns)   --->   "%tmp_i_i5 = fmul float %p_r_M_imag_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 748 'fmul' 'tmp_i_i5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 57> <Delay = 14.6>
ST_105 : Operation 749 [1/4] (10.5ns)   --->   "%p_r_M_real_4 = fsub float %tmp_i_i2_67, %tmp_i_i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 749 'fsub' 'p_r_M_real_4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 750 [2/4] (10.5ns)   --->   "%p_r_M_imag_4 = fadd float %tmp_1_i_i, %tmp_2_i_i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 750 'fadd' 'p_r_M_imag_4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 751 [3/4] (10.5ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i3_68, %tmp_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 751 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 752 [4/4] (12.7ns)   --->   "%complex_M_imag_writ_2 = fadd float %tmp_1_i_i1, %tmp_2_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 752 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 753 [1/2] (12.3ns)   --->   "%tmp_i_i4_69 = fmul float %p_r_M_real_5, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 753 'fmul' 'tmp_i_i4_69' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 754 [1/2] (12.3ns)   --->   "%tmp_i_i5 = fmul float %p_r_M_imag_3, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 754 'fmul' 'tmp_i_i5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 755 [2/2] (14.6ns)   --->   "%tmp_1_i_i2 = fmul float %p_r_M_imag_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 755 'fmul' 'tmp_1_i_i2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 756 [2/2] (14.5ns)   --->   "%tmp_2_i_i5 = fmul float %p_r_M_real_5, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 756 'fmul' 'tmp_2_i_i5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 58> <Delay = 14.6>
ST_106 : Operation 757 [1/4] (10.5ns)   --->   "%p_r_M_imag_4 = fadd float %tmp_1_i_i, %tmp_2_i_i3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 757 'fadd' 'p_r_M_imag_4' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 758 [2/4] (10.5ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i3_68, %tmp_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 758 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 759 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_2 = fadd float %tmp_1_i_i1, %tmp_2_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 759 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 760 [4/4] (12.7ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i4_69, %tmp_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 760 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 761 [1/2] (12.3ns)   --->   "%tmp_1_i_i2 = fmul float %p_r_M_imag_3, %p_t_real" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 761 'fmul' 'tmp_1_i_i2' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 762 [1/2] (12.3ns)   --->   "%tmp_2_i_i5 = fmul float %p_r_M_real_5, %p_t_imag" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 762 'fmul' 'tmp_2_i_i5' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 763 [2/2] (14.6ns)   --->   "%tmp_i_i5_70 = fmul float %p_r_M_real_6, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 763 'fmul' 'tmp_i_i5_70' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 764 [2/2] (14.5ns)   --->   "%tmp_i_i6 = fmul float %p_r_M_imag_5, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 764 'fmul' 'tmp_i_i6' <Predicate = (!icmp_ln511 & !icmp_ln513)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 59> <Delay = 14.6>
ST_107 : Operation 765 [1/4] (10.5ns)   --->   "%complex_M_real_writ = fsub float %tmp_i_i3_68, %tmp_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 765 'fsub' 'complex_M_real_writ' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 766 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_2 = fadd float %tmp_1_i_i1, %tmp_2_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 766 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 767 [3/4] (10.5ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i4_69, %tmp_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 767 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 768 [4/4] (12.7ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i2, %tmp_2_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 768 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln513)> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 769 [1/2] (12.3ns)   --->   "%tmp_i_i5_70 = fmul float %p_r_M_real_6, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 769 'fmul' 'tmp_i_i5_70' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 770 [1/2] (12.3ns)   --->   "%tmp_i_i6 = fmul float %p_r_M_imag_5, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 770 'fmul' 'tmp_i_i6' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 771 [2/2] (14.6ns)   --->   "%tmp_1_i_i3 = fmul float %p_r_M_imag_5, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 771 'fmul' 'tmp_1_i_i3' <Predicate = (!icmp_ln513)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 772 [2/2] (14.5ns)   --->   "%tmp_2_i_i6 = fmul float %p_r_M_real_6, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 772 'fmul' 'tmp_2_i_i6' <Predicate = (!icmp_ln513)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 60> <Delay = 12.7>
ST_108 : Operation 773 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_2 = fadd float %tmp_1_i_i1, %tmp_2_i_i4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 773 'fadd' 'complex_M_imag_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 774 [4/4] (12.7ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_4, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 774 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln513)> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 775 [2/4] (10.5ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i4_69, %tmp_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 775 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 776 [3/4] (10.5ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i2, %tmp_2_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 776 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 777 [4/4] (11.6ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i5_70, %tmp_i_i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 777 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln513)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 778 [1/2] (12.3ns)   --->   "%tmp_1_i_i3 = fmul float %p_r_M_imag_5, %p_t_real_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 778 'fmul' 'tmp_1_i_i3' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 779 [1/2] (12.3ns)   --->   "%tmp_2_i_i6 = fmul float %p_r_M_real_6, %p_t_imag_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 779 'fmul' 'tmp_2_i_i6' <Predicate = (!icmp_ln513)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 61> <Delay = 12.7>
ST_109 : Operation 780 [3/4] (10.5ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_4, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 780 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 781 [4/4] (12.7ns)   --->   "%complex_M_imag_writ_3 = fadd float %p_r_M_imag_4, %complex_M_imag_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 781 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln513)> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 782 [1/4] (10.5ns)   --->   "%p_r_M_real_7 = fsub float %tmp_i_i4_69, %tmp_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 782 'fsub' 'p_r_M_real_7' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 783 [2/4] (10.5ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i2, %tmp_2_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 783 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 784 [3/4] (10.5ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i5_70, %tmp_i_i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 784 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 785 [4/4] (11.6ns)   --->   "%complex_M_imag_writ_4 = fadd float %tmp_1_i_i3, %tmp_2_i_i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 785 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln513)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 62> <Delay = 10.5>
ST_110 : Operation 786 [2/4] (10.5ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_4, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 786 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 787 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_3 = fadd float %p_r_M_imag_4, %complex_M_imag_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 787 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 788 [1/4] (10.5ns)   --->   "%p_r_M_imag_6 = fadd float %tmp_1_i_i2, %tmp_2_i_i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 788 'fadd' 'p_r_M_imag_6' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 789 [2/4] (10.5ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i5_70, %tmp_i_i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 789 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 790 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_4 = fadd float %tmp_1_i_i3, %tmp_2_i_i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 790 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 63> <Delay = 12.8>
ST_111 : Operation 791 [1/4] (10.5ns)   --->   "%complex_M_real_writ_1 = fadd float %p_r_M_real_4, %complex_M_real_writ" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 791 'fadd' 'complex_M_real_writ_1' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 792 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_3 = fadd float %p_r_M_imag_4, %complex_M_imag_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 792 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 793 [1/4] (10.5ns)   --->   "%complex_M_real_writ_2 = fsub float %tmp_i_i5_70, %tmp_i_i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 793 'fsub' 'complex_M_real_writ_2' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 794 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_4 = fadd float %tmp_1_i_i3, %tmp_2_i_i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 794 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 795 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_1, float* %Ri_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:116->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 795 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 112 <SV = 64> <Delay = 12.8>
ST_112 : Operation 796 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_3 = fadd float %p_r_M_imag_4, %complex_M_imag_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 796 'fadd' 'complex_M_imag_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 797 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_4 = fadd float %tmp_1_i_i3, %tmp_2_i_i6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 797 'fadd' 'complex_M_imag_writ_4' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 798 [4/4] (11.6ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_7, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 798 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln513)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 799 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_3, float* %Ri_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:116->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 799 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 113 <SV = 65> <Delay = 11.6>
ST_113 : Operation 800 [3/4] (10.5ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_7, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 800 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 801 [4/4] (11.6ns)   --->   "%complex_M_imag_writ_5 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 801 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln513)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 66> <Delay = 10.5>
ST_114 : Operation 802 [2/4] (10.5ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_7, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 802 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 803 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_5 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 803 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 67> <Delay = 10.5>
ST_115 : Operation 804 [1/4] (10.5ns)   --->   "%complex_M_real_writ_3 = fadd float %p_r_M_real_7, %complex_M_real_writ_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 804 'fadd' 'complex_M_real_writ_3' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 805 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_5 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 805 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 68> <Delay = 12.8>
ST_116 : Operation 806 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_5 = fadd float %p_r_M_imag_6, %complex_M_imag_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 806 'fadd' 'complex_M_imag_writ_5' <Predicate = (!icmp_ln513)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 807 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_3, float* %Ri_M_real_addr_5, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:117->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 807 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_116 : Operation 808 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_5, float* %Ri_M_imag_addr_5, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:117->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:516->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 808 'store' <Predicate = (!icmp_ln513)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_116 : Operation 809 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_37)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:518->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 809 'specregionend' 'empty_71' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_116 : Operation 810 [1/1] (0.00ns)   --->   "br label %._crit_edge5.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:518->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 810 'br' <Predicate = (!icmp_ln513)> <Delay = 0.00>

State 117 <SV = 52> <Delay = 4.11>
ST_117 : Operation 811 [1/1] (1.56ns)   --->   "%add_ln521 = add i3 %zext_ln498, %zext_ln486" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 811 'add' 'add_ln521' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln521 = zext i3 %add_ln521 to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 812 'zext' 'zext_ln521' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 813 [1/1] (2.55ns)   --->   "%add_ln521_1 = add i32 %zext_ln521, %xor_ln486" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 813 'add' 'add_ln521_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 814 [1/1] (1.76ns)   --->   "br label %.preheader2.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 814 'br' <Predicate = true> <Delay = 1.76>

State 118 <SV = 53> <Delay = 4.05>
ST_118 : Operation 815 [1/1] (0.00ns)   --->   "%k13_0_i = phi i3 [ 0, %.preheader2.preheader.i ], [ %k_1, %._crit_edge6.i ]"   --->   Operation 815 'phi' 'k13_0_i' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 816 [1/1] (1.13ns)   --->   "%icmp_ln519 = icmp eq i3 %k13_0_i, -4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 816 'icmp' 'icmp_ln519' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 817 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 817 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 818 [1/1] (1.65ns)   --->   "%k_1 = add i3 %k13_0_i, 1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 818 'add' 'k_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 819 [1/1] (0.00ns)   --->   "br i1 %icmp_ln519, label %qrf_row_loop_end, label %qrf_q_update_begin" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 819 'br' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln519 = zext i3 %k13_0_i to i32" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 820 'zext' 'zext_ln519' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_118 : Operation 821 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str25) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 821 'specloopname' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_118 : Operation 822 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 822 'specregionbegin' 'tmp_38' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_118 : Operation 823 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 8, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:520->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 823 'specpipeline' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_118 : Operation 824 [1/1] (2.47ns)   --->   "%icmp_ln521 = icmp slt i32 %zext_ln519, %add_ln521_1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 824 'icmp' 'icmp_ln521' <Predicate = (!icmp_ln519)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 825 [1/1] (0.00ns)   --->   "br i1 %icmp_ln521, label %._crit_edge6.i, label %qrf_q_update_end" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:521->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 825 'br' <Predicate = (!icmp_ln519)> <Delay = 0.00>
ST_118 : Operation 826 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i3 %k13_0_i to i5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 826 'zext' 'zext_ln114_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_118 : Operation 827 [1/1] (1.73ns)   --->   "%add_ln114_3 = add i5 %zext_ln503, %zext_ln114_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 827 'add' 'add_ln114_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln114_4 = zext i5 %add_ln114_3 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 828 'zext' 'zext_ln114_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_118 : Operation 829 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_3 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln114_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 829 'getelementptr' 'Qi_M_real_addr_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_118 : Operation 830 [1/1] (1.73ns)   --->   "%add_ln114_4 = add i5 %zext_ln503_2, %zext_ln114_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 830 'add' 'add_ln114_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln114_5 = zext i5 %add_ln114_4 to i64" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 831 'zext' 'zext_ln114_5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_118 : Operation 832 [1/1] (0.00ns)   --->   "%Qi_M_real_addr_4 = getelementptr [16 x float]* %Qi_M_real, i64 0, i64 %zext_ln114_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 832 'getelementptr' 'Qi_M_real_addr_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_118 : Operation 833 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_3 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln114_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 833 'getelementptr' 'Qi_M_imag_addr_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_118 : Operation 834 [1/1] (0.00ns)   --->   "%Qi_M_imag_addr_4 = getelementptr [16 x float]* %Qi_M_imag, i64 0, i64 %zext_ln114_5" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 834 'getelementptr' 'Qi_M_imag_addr_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 0.00>
ST_118 : Operation 835 [2/2] (2.32ns)   --->   "%p_t_real_2 = load float* %Qi_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 835 'load' 'p_t_real_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_118 : Operation 836 [2/2] (2.32ns)   --->   "%p_t_imag_2 = load float* %Qi_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 836 'load' 'p_t_imag_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_118 : Operation 837 [2/2] (2.32ns)   --->   "%p_t_real_3 = load float* %Qi_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 837 'load' 'p_t_real_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_118 : Operation 838 [2/2] (2.32ns)   --->   "%p_t_imag_3 = load float* %Qi_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 838 'load' 'p_t_imag_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_118 : Operation 839 [1/1] (0.00ns)   --->   "br label %.preheader2.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:519->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 839 'br' <Predicate = (!icmp_ln519)> <Delay = 0.00>

State 119 <SV = 54> <Delay = 16.9>
ST_119 : Operation 840 [1/2] (2.32ns)   --->   "%p_t_real_2 = load float* %Qi_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 840 'load' 'p_t_real_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_119 : Operation 841 [1/2] (2.32ns)   --->   "%p_t_imag_2 = load float* %Qi_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 841 'load' 'p_t_imag_2' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_119 : Operation 842 [1/2] (2.32ns)   --->   "%p_t_real_3 = load float* %Qi_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 842 'load' 'p_t_real_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_119 : Operation 843 [1/2] (2.32ns)   --->   "%p_t_imag_3 = load float* %Qi_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 843 'load' 'p_t_imag_3' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_119 : Operation 844 [2/2] (14.6ns)   --->   "%tmp_i_i6_72 = fmul float %p_r_M_real_2, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 844 'fmul' 'tmp_i_i6_72' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 845 [2/2] (14.5ns)   --->   "%tmp_i_i7_73 = fmul float %p_r_M_imag_2, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 845 'fmul' 'tmp_i_i7_73' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 55> <Delay = 14.6>
ST_120 : Operation 846 [1/2] (12.3ns)   --->   "%tmp_i_i6_72 = fmul float %p_r_M_real_2, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 846 'fmul' 'tmp_i_i6_72' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 847 [1/2] (12.3ns)   --->   "%tmp_i_i7_73 = fmul float %p_r_M_imag_2, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 847 'fmul' 'tmp_i_i7_73' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 848 [2/2] (14.6ns)   --->   "%tmp_1_i_i4 = fmul float %p_r_M_imag_2, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 848 'fmul' 'tmp_1_i_i4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 849 [2/2] (14.5ns)   --->   "%tmp_2_i_i7 = fmul float %p_r_M_real_2, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 849 'fmul' 'tmp_2_i_i7' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 56> <Delay = 14.6>
ST_121 : Operation 850 [4/4] (12.7ns)   --->   "%p_r_M_real_8 = fsub float %tmp_i_i6_72, %tmp_i_i7_73" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 850 'fsub' 'p_r_M_real_8' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 851 [1/2] (12.3ns)   --->   "%tmp_1_i_i4 = fmul float %p_r_M_imag_2, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 851 'fmul' 'tmp_1_i_i4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 852 [1/2] (12.3ns)   --->   "%tmp_2_i_i7 = fmul float %p_r_M_real_2, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 852 'fmul' 'tmp_2_i_i7' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 853 [2/2] (14.6ns)   --->   "%tmp_i_i10 = fmul float %p_r_M_real_3, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 853 'fmul' 'tmp_i_i10' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 854 [2/2] (14.5ns)   --->   "%tmp_i_i8_74 = fmul float %p_r_M_imag_3, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 854 'fmul' 'tmp_i_i8_74' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 57> <Delay = 14.6>
ST_122 : Operation 855 [3/4] (10.5ns)   --->   "%p_r_M_real_8 = fsub float %tmp_i_i6_72, %tmp_i_i7_73" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 855 'fsub' 'p_r_M_real_8' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 856 [4/4] (12.7ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i4, %tmp_2_i_i7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 856 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 857 [1/2] (12.3ns)   --->   "%tmp_i_i10 = fmul float %p_r_M_real_3, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 857 'fmul' 'tmp_i_i10' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 858 [1/2] (12.3ns)   --->   "%tmp_i_i8_74 = fmul float %p_r_M_imag_3, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 858 'fmul' 'tmp_i_i8_74' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 859 [2/2] (14.6ns)   --->   "%tmp_1_i_i5 = fmul float %p_r_M_imag_3, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 859 'fmul' 'tmp_1_i_i5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 860 [2/2] (14.5ns)   --->   "%tmp_2_i_i8 = fmul float %p_r_M_real_3, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 860 'fmul' 'tmp_2_i_i8' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 58> <Delay = 14.6>
ST_123 : Operation 861 [2/4] (10.5ns)   --->   "%p_r_M_real_8 = fsub float %tmp_i_i6_72, %tmp_i_i7_73" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 861 'fsub' 'p_r_M_real_8' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 862 [3/4] (10.5ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i4, %tmp_2_i_i7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 862 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 863 [4/4] (12.7ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i10, %tmp_i_i8_74" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 863 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 864 [1/2] (12.3ns)   --->   "%tmp_1_i_i5 = fmul float %p_r_M_imag_3, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 864 'fmul' 'tmp_1_i_i5' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 865 [1/2] (12.3ns)   --->   "%tmp_2_i_i8 = fmul float %p_r_M_real_3, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 865 'fmul' 'tmp_2_i_i8' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 866 [2/2] (14.6ns)   --->   "%tmp_i_i11 = fmul float %p_r_M_real_5, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 866 'fmul' 'tmp_i_i11' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 867 [2/2] (14.5ns)   --->   "%tmp_i_i9_75 = fmul float %p_r_M_imag_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 867 'fmul' 'tmp_i_i9_75' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 59> <Delay = 14.6>
ST_124 : Operation 868 [1/4] (10.5ns)   --->   "%p_r_M_real_8 = fsub float %tmp_i_i6_72, %tmp_i_i7_73" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 868 'fsub' 'p_r_M_real_8' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 869 [2/4] (10.5ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i4, %tmp_2_i_i7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 869 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 870 [3/4] (10.5ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i10, %tmp_i_i8_74" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 870 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 871 [4/4] (12.7ns)   --->   "%complex_M_imag_writ_6 = fadd float %tmp_1_i_i5, %tmp_2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 871 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 872 [1/2] (12.3ns)   --->   "%tmp_i_i11 = fmul float %p_r_M_real_5, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 872 'fmul' 'tmp_i_i11' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 873 [1/2] (12.3ns)   --->   "%tmp_i_i9_75 = fmul float %p_r_M_imag_3, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 873 'fmul' 'tmp_i_i9_75' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 874 [2/2] (14.6ns)   --->   "%tmp_1_i_i6 = fmul float %p_r_M_imag_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 874 'fmul' 'tmp_1_i_i6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_124 : Operation 875 [2/2] (14.5ns)   --->   "%tmp_2_i_i9 = fmul float %p_r_M_real_5, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 875 'fmul' 'tmp_2_i_i9' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 60> <Delay = 14.6>
ST_125 : Operation 876 [1/4] (10.5ns)   --->   "%p_r_M_imag_7 = fadd float %tmp_1_i_i4, %tmp_2_i_i7" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 876 'fadd' 'p_r_M_imag_7' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 877 [2/4] (10.5ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i10, %tmp_i_i8_74" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 877 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 878 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_6 = fadd float %tmp_1_i_i5, %tmp_2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 878 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 879 [4/4] (12.7ns)   --->   "%p_r_M_real_9 = fsub float %tmp_i_i11, %tmp_i_i9_75" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 879 'fsub' 'p_r_M_real_9' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 880 [1/2] (12.3ns)   --->   "%tmp_1_i_i6 = fmul float %p_r_M_imag_3, %p_t_real_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 880 'fmul' 'tmp_1_i_i6' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 881 [1/2] (12.3ns)   --->   "%tmp_2_i_i9 = fmul float %p_r_M_real_5, %p_t_imag_2" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 881 'fmul' 'tmp_2_i_i9' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 882 [2/2] (14.6ns)   --->   "%tmp_i_i12 = fmul float %p_r_M_real_6, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 882 'fmul' 'tmp_i_i12' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 883 [2/2] (14.5ns)   --->   "%tmp_i_i10_76 = fmul float %p_r_M_imag_5, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 883 'fmul' 'tmp_i_i10_76' <Predicate = (!icmp_ln519 & !icmp_ln521)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 61> <Delay = 14.6>
ST_126 : Operation 884 [1/4] (10.5ns)   --->   "%complex_M_real_writ_4 = fsub float %tmp_i_i10, %tmp_i_i8_74" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 884 'fsub' 'complex_M_real_writ_4' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 885 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_6 = fadd float %tmp_1_i_i5, %tmp_2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 885 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 886 [3/4] (10.5ns)   --->   "%p_r_M_real_9 = fsub float %tmp_i_i11, %tmp_i_i9_75" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 886 'fsub' 'p_r_M_real_9' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 887 [4/4] (12.7ns)   --->   "%p_r_M_imag_8 = fadd float %tmp_1_i_i6, %tmp_2_i_i9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 887 'fadd' 'p_r_M_imag_8' <Predicate = (!icmp_ln521)> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 888 [1/2] (12.3ns)   --->   "%tmp_i_i12 = fmul float %p_r_M_real_6, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 888 'fmul' 'tmp_i_i12' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 889 [1/2] (12.3ns)   --->   "%tmp_i_i10_76 = fmul float %p_r_M_imag_5, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 889 'fmul' 'tmp_i_i10_76' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 890 [2/2] (14.6ns)   --->   "%tmp_1_i_i7 = fmul float %p_r_M_imag_5, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 890 'fmul' 'tmp_1_i_i7' <Predicate = (!icmp_ln521)> <Delay = 14.6> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_126 : Operation 891 [2/2] (14.5ns)   --->   "%tmp_2_i_i10 = fmul float %p_r_M_real_6, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 891 'fmul' 'tmp_2_i_i10' <Predicate = (!icmp_ln521)> <Delay = 14.5> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 62> <Delay = 12.7>
ST_127 : Operation 892 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_6 = fadd float %tmp_1_i_i5, %tmp_2_i_i8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 892 'fadd' 'complex_M_imag_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 893 [4/4] (12.7ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_8, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 893 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln521)> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 894 [2/4] (10.5ns)   --->   "%p_r_M_real_9 = fsub float %tmp_i_i11, %tmp_i_i9_75" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 894 'fsub' 'p_r_M_real_9' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 895 [3/4] (10.5ns)   --->   "%p_r_M_imag_8 = fadd float %tmp_1_i_i6, %tmp_2_i_i9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 895 'fadd' 'p_r_M_imag_8' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 896 [4/4] (11.6ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i12, %tmp_i_i10_76" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 896 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln521)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 897 [1/2] (12.3ns)   --->   "%tmp_1_i_i7 = fmul float %p_r_M_imag_5, %p_t_real_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 897 'fmul' 'tmp_1_i_i7' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 898 [1/2] (12.3ns)   --->   "%tmp_2_i_i10 = fmul float %p_r_M_real_6, %p_t_imag_3" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 898 'fmul' 'tmp_2_i_i10' <Predicate = (!icmp_ln521)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 63> <Delay = 12.7>
ST_128 : Operation 899 [3/4] (10.5ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_8, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 899 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 900 [4/4] (12.7ns)   --->   "%complex_M_imag_writ_7 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 900 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln521)> <Delay = 12.7> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 901 [1/4] (10.5ns)   --->   "%p_r_M_real_9 = fsub float %tmp_i_i11, %tmp_i_i9_75" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 901 'fsub' 'p_r_M_real_9' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 902 [2/4] (10.5ns)   --->   "%p_r_M_imag_8 = fadd float %tmp_1_i_i6, %tmp_2_i_i9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 902 'fadd' 'p_r_M_imag_8' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 903 [3/4] (10.5ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i12, %tmp_i_i10_76" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 903 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 904 [4/4] (11.6ns)   --->   "%complex_M_imag_writ_8 = fadd float %tmp_1_i_i7, %tmp_2_i_i10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 904 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln521)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 64> <Delay = 10.5>
ST_129 : Operation 905 [2/4] (10.5ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_8, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 905 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 906 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_7 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 906 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 907 [1/4] (10.5ns)   --->   "%p_r_M_imag_8 = fadd float %tmp_1_i_i6, %tmp_2_i_i9" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 907 'fadd' 'p_r_M_imag_8' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 908 [2/4] (10.5ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i12, %tmp_i_i10_76" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 908 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 909 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_8 = fadd float %tmp_1_i_i7, %tmp_2_i_i10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 909 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 65> <Delay = 12.8>
ST_130 : Operation 910 [1/4] (10.5ns)   --->   "%complex_M_real_writ_5 = fadd float %p_r_M_real_8, %complex_M_real_writ_4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 910 'fadd' 'complex_M_real_writ_5' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 911 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_7 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 911 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 912 [1/4] (10.5ns)   --->   "%complex_M_real_writ_6 = fsub float %tmp_i_i12, %tmp_i_i10_76" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 912 'fsub' 'complex_M_real_writ_6' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 913 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_8 = fadd float %tmp_1_i_i7, %tmp_2_i_i10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 913 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 914 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_5, float* %Qi_M_real_addr_3, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:116->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 914 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 131 <SV = 66> <Delay = 12.8>
ST_131 : Operation 915 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_7 = fadd float %p_r_M_imag_7, %complex_M_imag_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:114->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 915 'fadd' 'complex_M_imag_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 916 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_8 = fadd float %tmp_1_i_i7, %tmp_2_i_i10" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 916 'fadd' 'complex_M_imag_writ_8' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 917 [4/4] (11.6ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_9, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 917 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln521)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_131 : Operation 918 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_7, float* %Qi_M_imag_addr_3, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:116->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 918 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 132 <SV = 67> <Delay = 11.6>
ST_132 : Operation 919 [3/4] (10.5ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_9, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 919 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 920 [4/4] (11.6ns)   --->   "%complex_M_imag_writ_9 = fadd float %p_r_M_imag_8, %complex_M_imag_writ_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 920 'fadd' 'complex_M_imag_writ_9' <Predicate = (!icmp_ln521)> <Delay = 11.6> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 68> <Delay = 10.5>
ST_133 : Operation 921 [2/4] (10.5ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_9, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 921 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 922 [3/4] (10.5ns)   --->   "%complex_M_imag_writ_9 = fadd float %p_r_M_imag_8, %complex_M_imag_writ_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 922 'fadd' 'complex_M_imag_writ_9' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 69> <Delay = 10.5>
ST_134 : Operation 923 [1/4] (10.5ns)   --->   "%complex_M_real_writ_7 = fadd float %p_r_M_real_9, %complex_M_real_writ_6" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 923 'fadd' 'complex_M_real_writ_7' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 924 [2/4] (10.5ns)   --->   "%complex_M_imag_writ_9 = fadd float %p_r_M_imag_8, %complex_M_imag_writ_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 924 'fadd' 'complex_M_imag_writ_9' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 70> <Delay = 12.8>
ST_135 : Operation 925 [1/4] (10.5ns)   --->   "%complex_M_imag_writ_9 = fadd float %p_r_M_imag_8, %complex_M_imag_writ_8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:108->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:115->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 925 'fadd' 'complex_M_imag_writ_9' <Predicate = (!icmp_ln521)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 926 [1/1] (2.32ns)   --->   "store float %complex_M_real_writ_7, float* %Qi_M_real_addr_4, align 8" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:117->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 926 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_135 : Operation 927 [1/1] (2.32ns)   --->   "store float %complex_M_imag_writ_9, float* %Qi_M_imag_addr_4, align 4" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:117->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:524->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 927 'store' <Predicate = (!icmp_ln521)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_135 : Operation 928 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_38)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:526->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 928 'specregionend' 'empty_77' <Predicate = (!icmp_ln521)> <Delay = 0.00>
ST_135 : Operation 929 [1/1] (0.00ns)   --->   "br label %._crit_edge6.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:526->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 929 'br' <Predicate = (!icmp_ln521)> <Delay = 0.00>

State 136 <SV = 54> <Delay = 1.56>
ST_136 : Operation 930 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_s)" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:528->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 930 'specregionend' 'empty_64' <Predicate = (icmp_ln499)> <Delay = 0.00>
ST_136 : Operation 931 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:528->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 931 'br' <Predicate = (icmp_ln499)> <Delay = 0.00>
ST_136 : Operation 932 [1/1] (1.56ns)   --->   "%i = add i2 %select_ln486, -1" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 932 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 933 [1/1] (0.00ns)   --->   "br label %.preheader3.i.preheader" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:498->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 933 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Qi_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ Qi_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ Ri_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ Ri_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=1; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ A_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln0                (br               ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln459             (phi              ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln459             (add              ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln459_1           (phi              ) [ 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Qi_M_real_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Qi_M_imag_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln459_1           (add              ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln459           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln459           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln459            (icmp             ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln459              (br               ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln459_1          (icmp             ) [ 00110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln459              (br               ) [ 01110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln460              (br               ) [ 00111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln460             (phi              ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln460             (add              ) [ 00011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phi_ln460_1           (phi              ) [ 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1027_1         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ri_M_imag_addr        (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln460_1           (add              ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln460           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln460           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln460            (icmp             ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln460              (br               ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln460_1          (icmp             ) [ 00001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln460              (br               ) [ 00011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln471              (br               ) [ 00001111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r_0_i                 (phi              ) [ 00000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln471            (icmp             ) [ 00000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
r                     (add              ) [ 00000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln471              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln471    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                   (specregionbegin  ) [ 00000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1067           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1067_1         (zext             ) [ 00000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1067            (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1067_2         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_1      (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Qi_M_imag_addr_1      (getelementptr    ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln472              (br               ) [ 00000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln490              (br               ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
c_0_i                 (phi              ) [ 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln472            (icmp             ) [ 00000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_2                   (add              ) [ 00000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln472              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln472    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6                 (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln473    (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln474            (icmp             ) [ 00000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln474              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1067_3         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1067_1          (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1067_4         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_2      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Qi_M_imag_addr_2      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln477           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln477           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln475           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln475           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln476              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_63              (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln472              (br               ) [ 00000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln480              (br               ) [ 00000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c12_0_i               (phi              ) [ 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln480            (icmp             ) [ 00000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c                     (add              ) [ 00000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln480              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln482            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln482             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln482_1          (zext             ) [ 00000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_M_real_addr         (getelementptr    ) [ 00000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_M_imag_addr         (getelementptr    ) [ 00000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln480    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_28                (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln481    (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ri_M_imag_addr_1      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_M_real_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln482           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
A_M_imag_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln482           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_62              (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln480              (br               ) [ 00000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                 (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln471              (br               ) [ 00000111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten        (phi              ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
j_0_i                 (phi              ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i_0_i                 (phi              ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln490            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln499            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln486            (icmp             ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln486             (add              ) [ 00000010000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln486              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln498            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln486          (select           ) [ 00000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln513_1           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln490_1          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln486_1        (select           ) [ 00000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000]
zext_ln499_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln486            (zext             ) [ 00000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000]
sub_ln499             (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sub_ln499_1           (sub              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln486_2        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln486_3        (select           ) [ 00000010000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln513            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln513             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln486_4        (select           ) [ 00000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000]
zext_ln486_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln486             (xor              ) [ 00000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000]
zext_ln498            (zext             ) [ 00000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110000000000000000000]
specloopname_ln498    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s                 (specregionbegin  ) [ 00000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln499            (icmp             ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln499              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln503             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln503            (zext             ) [ 00000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
add_ln503_1           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln503_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_2      (getelementptr    ) [ 00000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000]
Ri_M_imag_addr_2      (getelementptr    ) [ 00000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000]
tmp_8                 (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln503_2          (zext             ) [ 00000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110]
add_ln503_2           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln503_3          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_3      (getelementptr    ) [ 00000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000]
Ri_M_imag_addr_3      (getelementptr    ) [ 00000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111100000000000000000000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_M_real_1          (load             ) [ 00000000000000111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_M_imag_1          (load             ) [ 00000000000000111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_M_real            (load             ) [ 00000000000000111111111111111111111111111111000000000000011111111111111111111111111111100000000000000000000000000000000000000000000000000]
p_r_M_imag            (load             ) [ 00000000000000111111111111111111111111111111000000000000011111111111111111111111111111100000000000000000000000000000000000000000000000000]
br_ln279              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_39             (bitcast          ) [ 00000000000000111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_2         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_2         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_26           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d1_4                  (bitcast          ) [ 00000000000000111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_36             (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_3         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_3         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_27           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d2_5                  (bitcast          ) [ 00000000000000111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_37             (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_4         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_4         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_28           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
largest_9             (bitcast          ) [ 00000000000000111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_38             (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_5         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_5         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_29           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d3_7                  (bitcast          ) [ 00000000000000111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_13                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_14                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln179            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln179_1          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln179              (or               ) [ 00000000000000111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln179_2          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln179_3          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln179_1            (or               ) [ 00000000000000111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_16                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln179_4          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln179_5          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln179_2            (or               ) [ 00000000000000111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_18                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln179_6          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln179_7          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln179_3            (or               ) [ 00000000000000111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s              (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln189           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_30           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
largest_10            (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000011111111111111111111111111111000000000000000000000000000000000000000000000000000]
p_Val2_34             (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln368_1         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln189_1         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_31           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d3                    (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000011111111111111111111111111111000000000000000000000000000000000000000000000000000]
tmp_1                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln189            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln189_1          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln189              (or               ) [ 00000000000000000000000000000000000000000000000000000000011111111111111111111111111111000000000000000000000000000000000000000000000000000]
tmp_4                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln189_2          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln189_3          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln189_1            (or               ) [ 00000000000000000000000000000000000000000000000000000000011111111111111111111111111111000000000000000000000000000000000000000000000000000]
and_ln179             (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_15                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln179_2           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln179_3           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_17                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln179_4           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln179_5           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_19                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln179_6           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln179_7           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln179_1           (and              ) [ 00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_20                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln184             (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln184_1           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_21                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln184_2           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln184_3           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln184_4           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_23                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln189_4           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_24                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln189_5           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln189_6           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_25                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln189_7           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln189_8           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln189_2           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d3_4                  (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
largest_6             (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln179             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln184_5           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln184_6           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln184_7           (and              ) [ 00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d3_5                  (select           ) [ 00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
largest_7             (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
largest_8             (select           ) [ 00000000000000011111111111111111111111111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d1                    (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d1_3                  (select           ) [ 00000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d2                    (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d2_4                  (select           ) [ 00000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
d3_6                  (select           ) [ 00000000000000001111111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln201_1       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_26                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln201_1         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln201_2          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln201_3          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln201_1            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_27                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln201_1           (and              ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln201              (br               ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x1                    (fdiv             ) [ 00000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x2_1                  (fdiv             ) [ 00000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x3_1                  (fdiv             ) [ 00000000000000000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x1_sqd                (fmul             ) [ 00000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x2_sqd_1              (fmul             ) [ 00000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
x3_sqd_1              (fmul             ) [ 00000000000000000000000001111000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
s2_1                  (fadd             ) [ 00000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
s1_1                  (fadd             ) [ 00000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
s3                    (fadd             ) [ 00000000000000000000000000000000011111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i               (fsqrt            ) [ 00000000000011110000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_30                (fmul             ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln215              (br               ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sqrt_mag_a_mag_b      (phi              ) [ 00000000000011000000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_33                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284             (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_34                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284_1           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_35                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284_3           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_36                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284_4           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284_5           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284_6           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln284_2           (and              ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln284              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s            (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_25           (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_tmp_M_real          (bitcast          ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln287              (br               ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_i_i9              (fmul             ) [ 00000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i_65            (fmul             ) [ 00000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3_i_i             (fmul             ) [ 00000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_i_i             (fmul             ) [ 00000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_i_i             (fmul             ) [ 00000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i1              (fmul             ) [ 00000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_i_i2              (fmul             ) [ 00000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5_i_i2            (fmul             ) [ 00000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6_i_i2            (fmul             ) [ 00000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_i_i             (fadd             ) [ 00000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4_i_i             (fadd             ) [ 00000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7_i_i             (fsub             ) [ 00000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2_i_i2            (fadd             ) [ 00000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7_i_i2            (fsub             ) [ 00000000000000000000000000000000000000000000000011111111000000000000000000000000000000000000000000000000000000000000000000000000000000000]
c_tmp_M_real_1        (fdiv             ) [ 00000000000011111111111111111111111111111110000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111]
c_tmp_M_imag          (fdiv             ) [ 00000000000011111111111111111111111111111110000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111]
s_tmp_M_real_1        (fdiv             ) [ 00000000000011111111111111111111111111111110000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111]
complex_M_imag_writ   (fdiv             ) [ 00000000000011111111111111111111111111111110000000000000111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_real_1          (phi              ) [ 00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_3          (phi              ) [ 00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_real_2          (phi              ) [ 00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
s_tmp_M_imag          (phi              ) [ 00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln155_3       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln155_1           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_4          (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln155_5       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln155_2           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_6          (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln444         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln444             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln444_1       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln299              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_real            (phi              ) [ 00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
s_tmp_M_imag_2        (phi              ) [ 00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln155         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln155             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_M_imag_2          (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_f_assign            (phi              ) [ 00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_r_M_imag_5          (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111110]
p_r_M_real_6          (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111110]
p_r_M_imag_3          (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111110]
p_r_M_real_5          (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111110]
p_r_M_real_3          (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111110]
p_r_M_imag_2          (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111110]
p_r_M_real_2          (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111111111111111111110]
br_ln505              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln506           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln506           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln507              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln508           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln508           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln511              (br               ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_2                 (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln189_1           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln189_3           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln189             (and              ) [ 00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000]
largest_1             (select           ) [ 00000000000000000000000000000000000000000000000000000000001111111111111111111111111110000000000000000000000000000000000000000000000000000]
d3_1                  (select           ) [ 00000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln201         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_11                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln201           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln201            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln201_1          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln201              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_12                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln201             (and              ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln201              (br               ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
x1_2                  (fdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000]
x3                    (fdiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000]
x1_sqd_2              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000]
x3_sqd                (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000111100000000000000000000000000000000000000000000000000000000000000000]
s2                    (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000]
s1                    (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000000000000000000]
s3_1                  (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000001111111000000000000000000000000000000000000000000000000000000]
tmp_i_i7              (fsqrt            ) [ 00000000000011111111111111111111111111111111111111111111111000000000000000000000000111111111111111111111111111111111111111111111111111111]
tmp_29                (fmul             ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln215              (br               ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
mag_M_real            (phi              ) [ 00000000000011111111111111111111111111111111111111111111100000000000000000000000000001111111111111111111111111111111111111111111111111111]
tmp_31                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln306_1           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_32                (fcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln306_2           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln306             (and              ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln306              (br               ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_i_i8              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000]
tmp_i_i1_66           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000]
tmp_3_i_i1            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000]
tmp_5_i_i1            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000]
tmp_6_i_i1            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000000000000000000]
tmp_2_i_i1            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000]
tmp_4_i_i1            (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000]
tmp_7_i_i1            (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000]
s_tmp_M_real          (fdiv             ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111000000000000011111111111111111111111111111111111111]
complex_M_imag_writ_1 (fdiv             ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111000000000000011111111111111111111111111111111111111]
k_0_i                 (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000]
icmp_ln511            (icmp             ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k                     (add              ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln511              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln511    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_37                (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000]
specpipeline_ln512    (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln513            (icmp             ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln513              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln114             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114_1          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_4      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111110000000000000000000000000]
add_ln114_2           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114_2          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Ri_M_real_addr_5      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000]
Ri_M_imag_addr_4      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111000000000000000000000000]
Ri_M_imag_addr_5      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111100000000000000000000]
br_ln511              (br               ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_t_real              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000]
p_t_imag              (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000]
p_t_real_1            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000000000000000]
p_t_imag_1            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111110000000000000000000000000000]
tmp_i_i2_67           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000]
tmp_i_i3              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000000000000000000000000000000]
tmp_1_i_i             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000]
tmp_2_i_i3            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000]
tmp_i_i3_68           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111100000000000000000000000000000]
tmp_i_i4              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111100000000000000000000000000000]
tmp_1_i_i1            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000011110000000000000000000000000000]
tmp_2_i_i4            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000011110000000000000000000000000000]
p_r_M_real_4          (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111001111110000000000000000000000000]
tmp_i_i4_69           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100001111000000000000000000000000000]
tmp_i_i5              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011100001111000000000000000000000000000]
p_r_M_imag_4          (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100111111000000000000000000000000]
tmp_1_i_i2            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000111100000000000000000000000000]
tmp_2_i_i5            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000111100000000000000000000000000]
complex_M_real_writ   (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000011110000000000000000000000000]
tmp_i_i5_70           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000011110000000000000000000000000]
tmp_i_i6              (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000011110000000000000000000000000]
complex_M_imag_writ_2 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100001111000000000000000000000000]
tmp_1_i_i3            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100001111000000000000000000000000]
tmp_2_i_i6            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100001111000000000000000000000000]
p_r_M_real_7          (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010011111000111111000000000000000000000]
p_r_M_imag_6          (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001111000011111100000000000000000000]
complex_M_real_writ_1 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_2 (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000111000001111000000000000000000000]
store_ln116           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_3 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_4 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000011000000111100000000000000000000]
store_ln116           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_3 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000100000000000000000000]
complex_M_imag_writ_5 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln117           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln117           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_71              (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln518              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln521             (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln521            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln521_1           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110]
br_ln519              (br               ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
k13_0_i               (phi              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110]
icmp_ln519            (icmp             ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k_1                   (add              ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln519              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln519            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln519    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_38                (specregionbegin  ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110]
specpipeline_ln520    (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln521            (icmp             ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln521              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114_3          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln114_3           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114_4          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_3      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111000000]
add_ln114_4           (add              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln114_5          (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
Qi_M_real_addr_4      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110]
Qi_M_imag_addr_3      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111100000]
Qi_M_imag_addr_4      (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111111111110]
br_ln519              (br               ) [ 00000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
p_t_real_2            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000]
p_t_imag_2            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000]
p_t_real_3            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000]
p_t_imag_3            (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111111000000000]
tmp_i_i6_72           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000]
tmp_i_i7_73           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000000000000]
tmp_1_i_i4            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000]
tmp_2_i_i7            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100000000000]
tmp_i_i10             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011110000000000]
tmp_i_i8_74           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011110000000000]
tmp_1_i_i5            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100001111000000000]
tmp_2_i_i8            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100001111000000000]
p_r_M_real_8          (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100111111000000]
tmp_i_i11             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000111100000000]
tmp_i_i9_75           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000111100000000]
p_r_M_imag_7          (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110011111100000]
tmp_1_i_i6            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000011110000000]
tmp_2_i_i9            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111000011110000000]
complex_M_real_writ_4 (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100001111000000]
tmp_i_i12             (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100001111000000]
tmp_i_i10_76          (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100001111000000]
complex_M_imag_writ_6 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000111100000]
tmp_1_i_i7            (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000111100000]
tmp_2_i_i10           (fmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110000111100000]
p_r_M_real_9          (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001111100011111100]
p_r_M_imag_8          (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100111100001111110]
complex_M_real_writ_5 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_6 (fsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000011100000111100]
store_ln116           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_7 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_imag_writ_8 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100001100000011110]
store_ln116           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
complex_M_real_writ_7 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000010]
complex_M_imag_writ_9 (fadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln117           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln117           (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_77              (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln526              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_64              (specregionend    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln528              (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
i                     (add              ) [ 00000010000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln498              (br               ) [ 00000010000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Qi_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Qi_M_real"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Qi_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Qi_M_imag"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Ri_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ri_M_real"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Ri_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Ri_M_imag"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_M_real">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_M_imag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="qrf_col_loop_qrf_row"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.sqrt.f32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="Qi_M_real_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="4" slack="0"/>
<pin id="112" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr/3 "/>
</bind>
</comp>

<comp id="115" class="1004" name="Qi_M_imag_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="342" dir="0" index="4" bw="4" slack="0"/>
<pin id="343" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
<pin id="345" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln459/3 store_ln477/7 store_ln475/7 p_t_real_2/118 p_t_real_3/118 store_ln116/130 store_ln117/135 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="0" slack="0"/>
<pin id="347" dir="0" index="4" bw="4" slack="0"/>
<pin id="348" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="349" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="32" slack="0"/>
<pin id="350" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln459/3 store_ln477/7 store_ln475/7 p_t_imag_2/118 p_t_imag_3/118 store_ln116/131 store_ln117/135 "/>
</bind>
</comp>

<comp id="136" class="1004" name="Ri_M_real_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="Ri_M_imag_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="0"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr/5 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_access_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="0" slack="0"/>
<pin id="269" dir="0" index="4" bw="4" slack="0"/>
<pin id="270" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="3" bw="32" slack="0"/>
<pin id="272" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln460/5 store_ln482/10 p_r_M_real_1/12 p_r_M_real/12 store_ln506/56 store_ln508/56 p_t_real/99 p_t_real_1/99 store_ln116/111 store_ln117/116 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="0"/>
<pin id="274" dir="0" index="4" bw="4" slack="0"/>
<pin id="275" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="0"/>
<pin id="277" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln460/5 store_ln482/10 p_r_M_imag_1/12 p_r_M_imag/12 store_ln506/56 store_ln508/56 p_t_imag/99 p_t_imag_1/99 store_ln116/112 store_ln117/116 "/>
</bind>
</comp>

<comp id="164" class="1004" name="Qi_M_real_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_1/6 "/>
</bind>
</comp>

<comp id="171" class="1004" name="Qi_M_imag_addr_1_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_1/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="Qi_M_real_addr_2_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="6" slack="0"/>
<pin id="182" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_2/7 "/>
</bind>
</comp>

<comp id="185" class="1004" name="Qi_M_imag_addr_2_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_2/7 "/>
</bind>
</comp>

<comp id="195" class="1004" name="A_M_real_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_real_addr/9 "/>
</bind>
</comp>

<comp id="202" class="1004" name="A_M_imag_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="6" slack="0"/>
<pin id="206" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_M_imag_addr/9 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_M_real_load/9 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_M_imag_load/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="Ri_M_real_addr_1_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="6" slack="1"/>
<pin id="225" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_1/10 "/>
</bind>
</comp>

<comp id="228" class="1004" name="Ri_M_imag_addr_1_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="6" slack="1"/>
<pin id="232" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_1/10 "/>
</bind>
</comp>

<comp id="239" class="1004" name="Ri_M_real_addr_2_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="5" slack="0"/>
<pin id="243" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_2/12 "/>
</bind>
</comp>

<comp id="246" class="1004" name="Ri_M_imag_addr_2_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="5" slack="0"/>
<pin id="250" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_2/12 "/>
</bind>
</comp>

<comp id="255" class="1004" name="Ri_M_real_addr_3_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="5" slack="0"/>
<pin id="259" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_3/12 "/>
</bind>
</comp>

<comp id="262" class="1004" name="Ri_M_imag_addr_3_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="5" slack="0"/>
<pin id="266" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_3/12 "/>
</bind>
</comp>

<comp id="280" class="1004" name="Ri_M_real_addr_4_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="5" slack="0"/>
<pin id="284" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_4/99 "/>
</bind>
</comp>

<comp id="287" class="1004" name="Ri_M_real_addr_5_gep_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_real_addr_5/99 "/>
</bind>
</comp>

<comp id="294" class="1004" name="Ri_M_imag_addr_4_gep_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="5" slack="0"/>
<pin id="298" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_4/99 "/>
</bind>
</comp>

<comp id="301" class="1004" name="Ri_M_imag_addr_5_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="5" slack="0"/>
<pin id="305" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Ri_M_imag_addr_5/99 "/>
</bind>
</comp>

<comp id="312" class="1004" name="Qi_M_real_addr_3_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="5" slack="0"/>
<pin id="316" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_3/118 "/>
</bind>
</comp>

<comp id="319" class="1004" name="Qi_M_real_addr_4_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="5" slack="0"/>
<pin id="323" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_real_addr_4/118 "/>
</bind>
</comp>

<comp id="326" class="1004" name="Qi_M_imag_addr_3_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_3/118 "/>
</bind>
</comp>

<comp id="333" class="1004" name="Qi_M_imag_addr_4_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="5" slack="0"/>
<pin id="337" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Qi_M_imag_addr_4/118 "/>
</bind>
</comp>

<comp id="352" class="1005" name="phi_ln459_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="1"/>
<pin id="354" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln459 (phireg) "/>
</bind>
</comp>

<comp id="356" class="1004" name="phi_ln459_phi_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="1"/>
<pin id="358" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="2" slack="0"/>
<pin id="360" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln459/2 "/>
</bind>
</comp>

<comp id="364" class="1005" name="phi_ln459_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="1"/>
<pin id="366" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln459_1 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="phi_ln459_1_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="2" slack="0"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln459_1/3 "/>
</bind>
</comp>

<comp id="375" class="1005" name="phi_ln460_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="1"/>
<pin id="377" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln460 (phireg) "/>
</bind>
</comp>

<comp id="379" class="1004" name="phi_ln460_phi_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="1" slack="1"/>
<pin id="383" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="384" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln460/4 "/>
</bind>
</comp>

<comp id="387" class="1005" name="phi_ln460_1_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="1"/>
<pin id="389" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln460_1 (phireg) "/>
</bind>
</comp>

<comp id="391" class="1004" name="phi_ln460_1_phi_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="1"/>
<pin id="393" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="2" bw="2" slack="0"/>
<pin id="395" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln460_1/5 "/>
</bind>
</comp>

<comp id="398" class="1005" name="r_0_i_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="3" slack="1"/>
<pin id="400" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0_i (phireg) "/>
</bind>
</comp>

<comp id="402" class="1004" name="r_0_i_phi_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="1" slack="1"/>
<pin id="406" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0_i/6 "/>
</bind>
</comp>

<comp id="410" class="1005" name="c_0_i_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="1"/>
<pin id="412" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0_i (phireg) "/>
</bind>
</comp>

<comp id="414" class="1004" name="c_0_i_phi_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="1"/>
<pin id="416" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="3" slack="0"/>
<pin id="418" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="419" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0_i/7 "/>
</bind>
</comp>

<comp id="421" class="1005" name="c12_0_i_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="3" slack="1"/>
<pin id="423" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c12_0_i (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="c12_0_i_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="0"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="1" slack="1"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c12_0_i/9 "/>
</bind>
</comp>

<comp id="432" class="1005" name="indvar_flatten_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="1"/>
<pin id="434" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="indvar_flatten_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="0"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="1" slack="1"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/12 "/>
</bind>
</comp>

<comp id="443" class="1005" name="j_0_i_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="3" slack="1"/>
<pin id="445" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="j_0_i_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="0"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="1" slack="1"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/12 "/>
</bind>
</comp>

<comp id="454" class="1005" name="i_0_i_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="1"/>
<pin id="456" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="i_0_i_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="1" slack="1"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/12 "/>
</bind>
</comp>

<comp id="465" class="1005" name="sqrt_mag_a_mag_b_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="1"/>
<pin id="467" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="sqrt_mag_a_mag_b (phireg) "/>
</bind>
</comp>

<comp id="469" class="1004" name="sqrt_mag_a_mag_b_phi_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="32" slack="27"/>
<pin id="473" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sqrt_mag_a_mag_b/42 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_M_real_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="479" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_M_real_1 (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_M_real_1_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="14"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="32" slack="1"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_M_real_1/56 "/>
</bind>
</comp>

<comp id="486" class="1005" name="tmp_M_imag_3_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="14"/>
<pin id="488" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_M_imag_3 (phireg) "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_M_imag_3_phi_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="14"/>
<pin id="492" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="493" dir="0" index="2" bw="32" slack="1"/>
<pin id="494" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_M_imag_3/56 "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_M_real_2_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="14"/>
<pin id="499" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_M_real_2 (phireg) "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_M_real_2_phi_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="14"/>
<pin id="503" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="2" bw="32" slack="1"/>
<pin id="505" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_M_real_2/56 "/>
</bind>
</comp>

<comp id="508" class="1005" name="s_tmp_M_imag_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="14"/>
<pin id="510" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="s_tmp_M_imag (phireg) "/>
</bind>
</comp>

<comp id="512" class="1004" name="s_tmp_M_imag_phi_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="14"/>
<pin id="514" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="32" slack="1"/>
<pin id="516" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="517" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_tmp_M_imag/56 "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp_M_real_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="14"/>
<pin id="521" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="tmp_M_real (phireg) "/>
</bind>
</comp>

<comp id="523" class="1004" name="tmp_M_real_phi_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="526" dir="0" index="2" bw="32" slack="14"/>
<pin id="527" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="528" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_M_real/56 "/>
</bind>
</comp>

<comp id="530" class="1005" name="s_tmp_M_imag_2_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="14"/>
<pin id="532" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="s_tmp_M_imag_2 (phireg) "/>
</bind>
</comp>

<comp id="534" class="1004" name="s_tmp_M_imag_2_phi_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="537" dir="0" index="2" bw="32" slack="14"/>
<pin id="538" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="539" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="s_tmp_M_imag_2/56 "/>
</bind>
</comp>

<comp id="541" class="1005" name="p_f_assign_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="543" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_f_assign (phireg) "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_f_assign_phi_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="14"/>
<pin id="546" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="547" dir="0" index="2" bw="32" slack="14"/>
<pin id="548" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_f_assign/56 "/>
</bind>
</comp>

<comp id="552" class="1005" name="p_r_M_imag_5_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="8"/>
<pin id="554" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_r_M_imag_5 (phireg) "/>
</bind>
</comp>

<comp id="555" class="1004" name="p_r_M_imag_5_phi_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="558" dir="0" index="2" bw="32" slack="0"/>
<pin id="559" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="560" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_r_M_imag_5/56 "/>
</bind>
</comp>

<comp id="563" class="1005" name="p_r_M_real_6_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="8"/>
<pin id="565" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="p_r_M_real_6 (phireg) "/>
</bind>
</comp>

<comp id="566" class="1004" name="p_r_M_real_6_phi_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="0"/>
<pin id="568" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="2" bw="32" slack="0"/>
<pin id="570" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="571" dir="1" index="4" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_r_M_real_6/56 "/>
</bind>
</comp>

<comp id="575" class="1005" name="p_r_M_imag_3_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="4"/>
<pin id="577" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_r_M_imag_3 (phireg) "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_r_M_imag_3_phi_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="581" dir="0" index="2" bw="32" slack="0"/>
<pin id="582" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="583" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_r_M_imag_3/56 "/>
</bind>
</comp>

<comp id="586" class="1005" name="p_r_M_real_5_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="6"/>
<pin id="588" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="p_r_M_real_5 (phireg) "/>
</bind>
</comp>

<comp id="589" class="1004" name="p_r_M_real_5_phi_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="592" dir="0" index="2" bw="32" slack="0"/>
<pin id="593" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="594" dir="1" index="4" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_r_M_real_5/56 "/>
</bind>
</comp>

<comp id="597" class="1005" name="p_r_M_real_3_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="4"/>
<pin id="599" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_r_M_real_3 (phireg) "/>
</bind>
</comp>

<comp id="600" class="1004" name="p_r_M_real_3_phi_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="603" dir="0" index="2" bw="32" slack="0"/>
<pin id="604" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="605" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_r_M_real_3/56 "/>
</bind>
</comp>

<comp id="609" class="1005" name="p_r_M_imag_2_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="2"/>
<pin id="611" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag_2 (phireg) "/>
</bind>
</comp>

<comp id="612" class="1004" name="p_r_M_imag_2_phi_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="615" dir="0" index="2" bw="32" slack="0"/>
<pin id="616" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="617" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_r_M_imag_2/56 "/>
</bind>
</comp>

<comp id="620" class="1005" name="p_r_M_real_2_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="2"/>
<pin id="622" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real_2 (phireg) "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_r_M_real_2_phi_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="626" dir="0" index="2" bw="32" slack="0"/>
<pin id="627" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="628" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_r_M_real_2/56 "/>
</bind>
</comp>

<comp id="632" class="1005" name="mag_M_real_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="1"/>
<pin id="634" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="mag_M_real (phireg) "/>
</bind>
</comp>

<comp id="637" class="1004" name="mag_M_real_phi_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="640" dir="0" index="2" bw="32" slack="27"/>
<pin id="641" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="642" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="mag_M_real/85 "/>
</bind>
</comp>

<comp id="645" class="1005" name="k_0_i_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="3" slack="1"/>
<pin id="647" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_0_i (phireg) "/>
</bind>
</comp>

<comp id="649" class="1004" name="k_0_i_phi_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="1"/>
<pin id="651" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="652" dir="0" index="2" bw="3" slack="0"/>
<pin id="653" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="654" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0_i/99 "/>
</bind>
</comp>

<comp id="656" class="1005" name="k13_0_i_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="3" slack="1"/>
<pin id="658" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k13_0_i (phireg) "/>
</bind>
</comp>

<comp id="660" class="1004" name="k13_0_i_phi_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="663" dir="0" index="2" bw="3" slack="0"/>
<pin id="664" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="665" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k13_0_i/118 "/>
</bind>
</comp>

<comp id="667" class="1004" name="grp_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="0" index="1" bw="32" slack="1"/>
<pin id="670" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="s2_1/25 s3/29 tmp_2_i_i/44 s2/68 s3_1/72 tmp_2_i_i1/87 p_r_M_real_4/102 p_r_M_imag_4/103 complex_M_real_writ/104 complex_M_imag_writ_2/105 p_r_M_real_7/106 p_r_M_imag_6/107 complex_M_real_writ_1/108 complex_M_imag_writ_3/109 p_r_M_real_8/121 p_r_M_imag_7/122 complex_M_real_writ_4/123 complex_M_imag_writ_6/124 p_r_M_real_9/125 p_r_M_imag_8/126 complex_M_real_writ_5/127 complex_M_imag_writ_7/128 "/>
</bind>
</comp>

<comp id="671" class="1004" name="grp_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="1"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="s1_1/25 tmp_4_i_i/44 s1/68 tmp_4_i_i1/87 complex_M_real_writ_2/108 complex_M_imag_writ_4/109 complex_M_real_writ_3/112 complex_M_imag_writ_5/113 complex_M_real_writ_6/127 complex_M_imag_writ_8/128 complex_M_real_writ_7/131 complex_M_imag_writ_9/132 "/>
</bind>
</comp>

<comp id="677" class="1004" name="grp_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="0" index="1" bw="32" slack="1"/>
<pin id="680" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_7_i_i/44 tmp_7_i_i1/87 "/>
</bind>
</comp>

<comp id="681" class="1004" name="grp_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="0" index="1" bw="32" slack="1"/>
<pin id="684" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2_i_i2/44 "/>
</bind>
</comp>

<comp id="685" class="1004" name="grp_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="0" index="1" bw="32" slack="1"/>
<pin id="688" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_7_i_i2/44 "/>
</bind>
</comp>

<comp id="695" class="1004" name="grp_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="0" index="1" bw="32" slack="0"/>
<pin id="698" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="x1_sqd/23 tmp_30/40 tmp_i_i9/42 x1_sqd_2/66 tmp_29/83 tmp_i_i8/85 tmp_i_i2_67/100 tmp_1_i_i/101 tmp_i_i3_68/102 tmp_1_i_i1/103 tmp_i_i4_69/104 tmp_1_i_i2/105 tmp_i_i5_70/106 tmp_1_i_i3/107 tmp_i_i6_72/119 tmp_1_i_i4/120 tmp_i_i10/121 tmp_1_i_i5/122 tmp_i_i11/123 tmp_1_i_i6/124 tmp_i_i12/125 tmp_1_i_i7/126 "/>
</bind>
</comp>

<comp id="699" class="1004" name="grp_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="1"/>
<pin id="701" dir="0" index="1" bw="32" slack="0"/>
<pin id="702" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="x2_sqd_1/23 tmp_i_i_65/42 x3_sqd/66 tmp_i_i1_66/85 tmp_i_i3/100 tmp_2_i_i3/101 tmp_i_i4/102 tmp_2_i_i4/103 tmp_i_i5/104 tmp_2_i_i5/105 tmp_i_i6/106 tmp_2_i_i6/107 tmp_i_i7_73/119 tmp_2_i_i7/120 tmp_i_i8_74/121 tmp_2_i_i8/122 tmp_i_i9_75/123 tmp_2_i_i9/124 tmp_i_i10_76/125 tmp_2_i_i10/126 "/>
</bind>
</comp>

<comp id="703" class="1004" name="grp_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="32" slack="0"/>
<pin id="706" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="x3_sqd_1/23 tmp_3_i_i/42 tmp_3_i_i1/85 "/>
</bind>
</comp>

<comp id="711" class="1004" name="grp_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="29"/>
<pin id="713" dir="0" index="1" bw="32" slack="0"/>
<pin id="714" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5_i_i/42 tmp_5_i_i1/85 "/>
</bind>
</comp>

<comp id="716" class="1004" name="grp_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="29"/>
<pin id="718" dir="0" index="1" bw="32" slack="0"/>
<pin id="719" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6_i_i/42 tmp_6_i_i1/85 "/>
</bind>
</comp>

<comp id="721" class="1004" name="grp_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="29"/>
<pin id="723" dir="0" index="1" bw="32" slack="0"/>
<pin id="724" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i1/42 "/>
</bind>
</comp>

<comp id="726" class="1004" name="grp_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="29"/>
<pin id="728" dir="0" index="1" bw="32" slack="0"/>
<pin id="729" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i_i2/42 "/>
</bind>
</comp>

<comp id="731" class="1004" name="grp_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="29"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5_i_i2/42 "/>
</bind>
</comp>

<comp id="736" class="1004" name="grp_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="29"/>
<pin id="738" dir="0" index="1" bw="32" slack="0"/>
<pin id="739" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_6_i_i2/42 "/>
</bind>
</comp>

<comp id="763" class="1004" name="grp_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="1"/>
<pin id="766" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="x1/15 c_tmp_M_real_1/48 x1_2/58 s_tmp_M_real/91 "/>
</bind>
</comp>

<comp id="767" class="1004" name="grp_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="0" index="1" bw="32" slack="1"/>
<pin id="770" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="x2_1/15 c_tmp_M_imag/48 x3/58 complex_M_imag_writ_1/91 "/>
</bind>
</comp>

<comp id="771" class="1004" name="grp_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="1"/>
<pin id="774" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="x3_1/15 s_tmp_M_real_1/48 "/>
</bind>
</comp>

<comp id="775" class="1004" name="grp_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="0" index="1" bw="32" slack="1"/>
<pin id="778" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="complex_M_imag_writ/48 "/>
</bind>
</comp>

<comp id="780" class="1004" name="grp_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="0"/>
<pin id="783" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_15/13 tmp_2/13 tmp_27/14 tmp_33/41 tmp_12/57 tmp_31/84 "/>
</bind>
</comp>

<comp id="784" class="1004" name="grp_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="0" index="1" bw="32" slack="0"/>
<pin id="787" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_17/13 tmp_10/13 tmp_34/41 tmp_32/84 "/>
</bind>
</comp>

<comp id="788" class="1004" name="grp_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_19/13 tmp_35/41 "/>
</bind>
</comp>

<comp id="792" class="1004" name="grp_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="0"/>
<pin id="794" dir="0" index="1" bw="32" slack="0"/>
<pin id="795" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_20/13 tmp_36/41 "/>
</bind>
</comp>

<comp id="796" class="1004" name="grp_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="0"/>
<pin id="798" dir="0" index="1" bw="32" slack="0"/>
<pin id="799" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_21/13 "/>
</bind>
</comp>

<comp id="800" class="1004" name="grp_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_22/13 "/>
</bind>
</comp>

<comp id="804" class="1004" name="grp_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_23/13 "/>
</bind>
</comp>

<comp id="808" class="1004" name="grp_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="0"/>
<pin id="810" dir="0" index="1" bw="32" slack="0"/>
<pin id="811" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_24/13 "/>
</bind>
</comp>

<comp id="812" class="1004" name="grp_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="0" index="1" bw="32" slack="0"/>
<pin id="815" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_25/13 "/>
</bind>
</comp>

<comp id="820" class="1004" name="grp_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="0"/>
<pin id="822" dir="0" index="1" bw="32" slack="1"/>
<pin id="823" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsqrt(503) " fcode="fsqrt"/>
<opset="tmp_i_i/33 tmp_i_i7/76 "/>
</bind>
</comp>

<comp id="825" class="1004" name="grp_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="2" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln503/12 i/136 "/>
</bind>
</comp>

<comp id="830" class="1005" name="reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_real_1 p_t_real "/>
</bind>
</comp>

<comp id="837" class="1005" name="reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="1"/>
<pin id="839" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_imag_1 p_t_imag "/>
</bind>
</comp>

<comp id="844" class="1005" name="reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="2"/>
<pin id="846" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_real p_t_real_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="2"/>
<pin id="855" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_r_M_imag p_t_imag_1 "/>
</bind>
</comp>

<comp id="862" class="1005" name="reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="1"/>
<pin id="864" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x1 x1_2 "/>
</bind>
</comp>

<comp id="868" class="1005" name="reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="1"/>
<pin id="870" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x2_1 x3 "/>
</bind>
</comp>

<comp id="874" class="1005" name="reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x1_sqd tmp_i_i9 x1_sqd_2 tmp_i_i8 tmp_i_i2_67 tmp_i_i4_69 tmp_i_i6_72 tmp_i_i11 "/>
</bind>
</comp>

<comp id="880" class="1005" name="reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="1"/>
<pin id="882" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x2_sqd_1 tmp_i_i_65 x3_sqd tmp_i_i1_66 tmp_i_i3 tmp_i_i5 tmp_i_i7_73 tmp_i_i9_75 "/>
</bind>
</comp>

<comp id="886" class="1005" name="reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="1"/>
<pin id="888" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x3_sqd_1 tmp_3_i_i tmp_3_i_i1 "/>
</bind>
</comp>

<comp id="892" class="1005" name="reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="1"/>
<pin id="894" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s2_1 s3 tmp_2_i_i s2 s3_1 tmp_2_i_i1 p_r_M_real_4 p_r_M_real_8 "/>
</bind>
</comp>

<comp id="900" class="1005" name="reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s1_1 tmp_4_i_i s1 tmp_4_i_i1 complex_M_real_writ_2 complex_M_real_writ_3 complex_M_real_writ_6 complex_M_real_writ_7 "/>
</bind>
</comp>

<comp id="912" class="1005" name="reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="1"/>
<pin id="914" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i_i tmp_5_i_i1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i_i tmp_6_i_i1 "/>
</bind>
</comp>

<comp id="922" class="1005" name="reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i tmp_7_i_i1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i tmp_1_i_i2 tmp_1_i_i4 tmp_1_i_i6 "/>
</bind>
</comp>

<comp id="932" class="1005" name="reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i3 tmp_2_i_i5 tmp_2_i_i7 tmp_2_i_i9 "/>
</bind>
</comp>

<comp id="937" class="1005" name="reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i3_68 tmp_i_i5_70 tmp_i_i10 tmp_i_i12 "/>
</bind>
</comp>

<comp id="943" class="1005" name="reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="1"/>
<pin id="945" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i4 tmp_i_i6 tmp_i_i8_74 tmp_i_i10_76 "/>
</bind>
</comp>

<comp id="949" class="1005" name="reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_i_i1 tmp_1_i_i3 tmp_1_i_i5 tmp_1_i_i7 "/>
</bind>
</comp>

<comp id="955" class="1005" name="reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i4 tmp_2_i_i6 tmp_2_i_i8 tmp_2_i_i10 "/>
</bind>
</comp>

<comp id="961" class="1005" name="reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="3"/>
<pin id="963" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_r_M_imag_4 p_r_M_imag_7 "/>
</bind>
</comp>

<comp id="966" class="1005" name="reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="32" slack="1"/>
<pin id="968" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_real_writ complex_M_real_writ_4 "/>
</bind>
</comp>

<comp id="971" class="1005" name="reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="1"/>
<pin id="973" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_2 complex_M_imag_writ_6 "/>
</bind>
</comp>

<comp id="976" class="1005" name="reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="3"/>
<pin id="978" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_r_M_real_7 p_r_M_real_9 "/>
</bind>
</comp>

<comp id="981" class="1005" name="reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="3"/>
<pin id="983" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_r_M_imag_6 p_r_M_imag_8 "/>
</bind>
</comp>

<comp id="986" class="1005" name="reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="1"/>
<pin id="988" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_4 complex_M_imag_writ_8 "/>
</bind>
</comp>

<comp id="991" class="1004" name="add_ln459_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="2" slack="0"/>
<pin id="993" dir="0" index="1" bw="1" slack="0"/>
<pin id="994" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln459/2 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_3_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="4" slack="0"/>
<pin id="999" dir="0" index="1" bw="2" slack="1"/>
<pin id="1000" dir="0" index="2" bw="2" slack="0"/>
<pin id="1001" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="zext_ln1027_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="4" slack="0"/>
<pin id="1007" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027/3 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="add_ln459_1_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="2" slack="0"/>
<pin id="1013" dir="0" index="1" bw="1" slack="0"/>
<pin id="1014" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln459_1/3 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="icmp_ln459_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="2" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln459/3 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="icmp_ln459_1_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="2" slack="1"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln459_1/3 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="add_ln460_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="2" slack="0"/>
<pin id="1031" dir="0" index="1" bw="1" slack="0"/>
<pin id="1032" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln460/4 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="tmp_9_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="4" slack="0"/>
<pin id="1037" dir="0" index="1" bw="2" slack="1"/>
<pin id="1038" dir="0" index="2" bw="2" slack="0"/>
<pin id="1039" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="zext_ln1027_1_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="4" slack="0"/>
<pin id="1045" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1027_1/5 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="add_ln460_1_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="2" slack="0"/>
<pin id="1051" dir="0" index="1" bw="1" slack="0"/>
<pin id="1052" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln460_1/5 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="icmp_ln460_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="2" slack="0"/>
<pin id="1057" dir="0" index="1" bw="1" slack="0"/>
<pin id="1058" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln460/5 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="icmp_ln460_1_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="2" slack="1"/>
<pin id="1063" dir="0" index="1" bw="1" slack="0"/>
<pin id="1064" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln460_1/5 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="icmp_ln471_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="3" slack="0"/>
<pin id="1069" dir="0" index="1" bw="3" slack="0"/>
<pin id="1070" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln471/6 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="r_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="3" slack="0"/>
<pin id="1075" dir="0" index="1" bw="1" slack="0"/>
<pin id="1076" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/6 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="zext_ln1067_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="3" slack="0"/>
<pin id="1081" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067/6 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="tmp_5_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="5" slack="0"/>
<pin id="1085" dir="0" index="1" bw="3" slack="0"/>
<pin id="1086" dir="0" index="2" bw="1" slack="0"/>
<pin id="1087" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="zext_ln1067_1_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="5" slack="0"/>
<pin id="1093" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_1/6 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="add_ln1067_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="3" slack="0"/>
<pin id="1097" dir="0" index="1" bw="5" slack="0"/>
<pin id="1098" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1067/6 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="zext_ln1067_2_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="6" slack="0"/>
<pin id="1103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_2/6 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="icmp_ln472_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="3" slack="0"/>
<pin id="1109" dir="0" index="1" bw="3" slack="0"/>
<pin id="1110" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln472/7 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="c_2_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="3" slack="0"/>
<pin id="1115" dir="0" index="1" bw="1" slack="0"/>
<pin id="1116" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/7 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="icmp_ln474_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="3" slack="1"/>
<pin id="1121" dir="0" index="1" bw="3" slack="0"/>
<pin id="1122" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln474/7 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="zext_ln1067_3_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="3" slack="0"/>
<pin id="1127" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_3/7 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="add_ln1067_1_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="5" slack="1"/>
<pin id="1131" dir="0" index="1" bw="3" slack="0"/>
<pin id="1132" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1067_1/7 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="zext_ln1067_4_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="6" slack="0"/>
<pin id="1136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1067_4/7 "/>
</bind>
</comp>

<comp id="1140" class="1004" name="icmp_ln480_fu_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="3" slack="0"/>
<pin id="1142" dir="0" index="1" bw="3" slack="0"/>
<pin id="1143" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln480/9 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="c_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="3" slack="0"/>
<pin id="1148" dir="0" index="1" bw="1" slack="0"/>
<pin id="1149" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/9 "/>
</bind>
</comp>

<comp id="1152" class="1004" name="zext_ln482_fu_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="3" slack="0"/>
<pin id="1154" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln482/9 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="add_ln482_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="5" slack="3"/>
<pin id="1158" dir="0" index="1" bw="3" slack="0"/>
<pin id="1159" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln482/9 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="zext_ln482_1_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="6" slack="0"/>
<pin id="1163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln482_1/9 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="icmp_ln490_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="3" slack="0"/>
<pin id="1169" dir="0" index="1" bw="3" slack="0"/>
<pin id="1170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln490/12 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="zext_ln499_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="0"/>
<pin id="1175" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln499/12 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="icmp_ln486_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="4" slack="0"/>
<pin id="1179" dir="0" index="1" bw="3" slack="0"/>
<pin id="1180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln486/12 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="add_ln486_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="4" slack="0"/>
<pin id="1185" dir="0" index="1" bw="1" slack="0"/>
<pin id="1186" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln486/12 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="icmp_ln498_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="2" slack="0"/>
<pin id="1191" dir="0" index="1" bw="1" slack="0"/>
<pin id="1192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln498/12 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="select_ln486_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="0"/>
<pin id="1197" dir="0" index="1" bw="1" slack="0"/>
<pin id="1198" dir="0" index="2" bw="2" slack="0"/>
<pin id="1199" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln486/12 "/>
</bind>
</comp>

<comp id="1204" class="1004" name="add_ln513_1_fu_1204">
<pin_list>
<pin id="1205" dir="0" index="0" bw="3" slack="0"/>
<pin id="1206" dir="0" index="1" bw="1" slack="0"/>
<pin id="1207" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln513_1/12 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="icmp_ln490_1_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="3" slack="0"/>
<pin id="1212" dir="0" index="1" bw="3" slack="0"/>
<pin id="1213" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln490_1/12 "/>
</bind>
</comp>

<comp id="1216" class="1004" name="select_ln486_1_fu_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="1" slack="0"/>
<pin id="1218" dir="0" index="1" bw="1" slack="0"/>
<pin id="1219" dir="0" index="2" bw="1" slack="0"/>
<pin id="1220" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln486_1/12 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="zext_ln499_1_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="0"/>
<pin id="1226" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln499_1/12 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="zext_ln486_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="1" slack="0"/>
<pin id="1230" dir="1" index="1" bw="3" slack="46"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486/12 "/>
</bind>
</comp>

<comp id="1232" class="1004" name="sub_ln499_fu_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="3" slack="0"/>
<pin id="1234" dir="0" index="1" bw="1" slack="0"/>
<pin id="1235" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln499/12 "/>
</bind>
</comp>

<comp id="1238" class="1004" name="sub_ln499_1_fu_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="3" slack="0"/>
<pin id="1240" dir="0" index="1" bw="1" slack="0"/>
<pin id="1241" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln499_1/12 "/>
</bind>
</comp>

<comp id="1244" class="1004" name="select_ln486_2_fu_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="1" slack="0"/>
<pin id="1246" dir="0" index="1" bw="3" slack="0"/>
<pin id="1247" dir="0" index="2" bw="3" slack="0"/>
<pin id="1248" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln486_2/12 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="select_ln486_3_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="1" slack="0"/>
<pin id="1254" dir="0" index="1" bw="3" slack="0"/>
<pin id="1255" dir="0" index="2" bw="3" slack="0"/>
<pin id="1256" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln486_3/12 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="zext_ln513_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="3" slack="0"/>
<pin id="1262" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513/12 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="add_ln513_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="3" slack="0"/>
<pin id="1266" dir="0" index="1" bw="3" slack="0"/>
<pin id="1267" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln513/12 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="select_ln486_4_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="1" slack="0"/>
<pin id="1272" dir="0" index="1" bw="3" slack="0"/>
<pin id="1273" dir="0" index="2" bw="3" slack="0"/>
<pin id="1274" dir="1" index="3" bw="3" slack="45"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln486_4/12 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="zext_ln486_1_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="3" slack="0"/>
<pin id="1280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln486_1/12 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="xor_ln486_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="3" slack="0"/>
<pin id="1284" dir="0" index="1" bw="1" slack="0"/>
<pin id="1285" dir="1" index="2" bw="32" slack="46"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln486/12 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="zext_ln498_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="2" slack="0"/>
<pin id="1290" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln498/12 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="icmp_ln499_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="2" slack="0"/>
<pin id="1294" dir="0" index="1" bw="3" slack="0"/>
<pin id="1295" dir="1" index="2" bw="1" slack="48"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln499/12 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="tmp_7_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="4" slack="0"/>
<pin id="1300" dir="0" index="1" bw="2" slack="0"/>
<pin id="1301" dir="0" index="2" bw="1" slack="0"/>
<pin id="1302" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/12 "/>
</bind>
</comp>

<comp id="1306" class="1004" name="zext_ln503_fu_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="4" slack="0"/>
<pin id="1308" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503/12 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="add_ln503_1_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="3" slack="0"/>
<pin id="1312" dir="0" index="1" bw="4" slack="0"/>
<pin id="1313" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln503_1/12 "/>
</bind>
</comp>

<comp id="1316" class="1004" name="zext_ln503_1_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="5" slack="0"/>
<pin id="1318" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503_1/12 "/>
</bind>
</comp>

<comp id="1322" class="1004" name="tmp_8_fu_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="4" slack="0"/>
<pin id="1324" dir="0" index="1" bw="2" slack="0"/>
<pin id="1325" dir="0" index="2" bw="1" slack="0"/>
<pin id="1326" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="zext_ln503_2_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="4" slack="0"/>
<pin id="1332" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503_2/12 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="add_ln503_2_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="3" slack="0"/>
<pin id="1336" dir="0" index="1" bw="4" slack="0"/>
<pin id="1337" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln503_2/12 "/>
</bind>
</comp>

<comp id="1340" class="1004" name="zext_ln503_3_fu_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="5" slack="0"/>
<pin id="1342" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln503_3/12 "/>
</bind>
</comp>

<comp id="1346" class="1004" name="p_Val2_39_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="32" slack="0"/>
<pin id="1348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_39/13 "/>
</bind>
</comp>

<comp id="1350" class="1004" name="trunc_ln368_2_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="0"/>
<pin id="1352" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_2/13 "/>
</bind>
</comp>

<comp id="1354" class="1004" name="trunc_ln189_2_fu_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="32" slack="0"/>
<pin id="1356" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_2/13 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="p_Result_26_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="32" slack="0"/>
<pin id="1360" dir="0" index="1" bw="1" slack="0"/>
<pin id="1361" dir="0" index="2" bw="31" slack="0"/>
<pin id="1362" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_26/13 "/>
</bind>
</comp>

<comp id="1366" class="1004" name="d1_4_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="32" slack="0"/>
<pin id="1368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d1_4/13 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="p_Val2_36_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="32" slack="0"/>
<pin id="1377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_36/13 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="trunc_ln368_3_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="32" slack="0"/>
<pin id="1381" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_3/13 "/>
</bind>
</comp>

<comp id="1383" class="1004" name="trunc_ln189_3_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="32" slack="0"/>
<pin id="1385" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_3/13 "/>
</bind>
</comp>

<comp id="1387" class="1004" name="p_Result_27_fu_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="32" slack="0"/>
<pin id="1389" dir="0" index="1" bw="1" slack="0"/>
<pin id="1390" dir="0" index="2" bw="31" slack="0"/>
<pin id="1391" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_27/13 "/>
</bind>
</comp>

<comp id="1395" class="1004" name="d2_5_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="32" slack="0"/>
<pin id="1397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d2_5/13 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="p_Val2_37_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="32" slack="0"/>
<pin id="1406" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_37/13 "/>
</bind>
</comp>

<comp id="1408" class="1004" name="trunc_ln368_4_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="32" slack="0"/>
<pin id="1410" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_4/13 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="trunc_ln189_4_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="32" slack="0"/>
<pin id="1414" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_4/13 "/>
</bind>
</comp>

<comp id="1416" class="1004" name="p_Result_28_fu_1416">
<pin_list>
<pin id="1417" dir="0" index="0" bw="32" slack="0"/>
<pin id="1418" dir="0" index="1" bw="1" slack="0"/>
<pin id="1419" dir="0" index="2" bw="31" slack="0"/>
<pin id="1420" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_28/13 "/>
</bind>
</comp>

<comp id="1424" class="1004" name="largest_9_fu_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="32" slack="0"/>
<pin id="1426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="largest_9/13 "/>
</bind>
</comp>

<comp id="1433" class="1004" name="p_Val2_38_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="32" slack="0"/>
<pin id="1435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_38/13 "/>
</bind>
</comp>

<comp id="1437" class="1004" name="trunc_ln368_5_fu_1437">
<pin_list>
<pin id="1438" dir="0" index="0" bw="32" slack="0"/>
<pin id="1439" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_5/13 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="trunc_ln189_5_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="32" slack="0"/>
<pin id="1443" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_5/13 "/>
</bind>
</comp>

<comp id="1445" class="1004" name="p_Result_29_fu_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="32" slack="0"/>
<pin id="1447" dir="0" index="1" bw="1" slack="0"/>
<pin id="1448" dir="0" index="2" bw="31" slack="0"/>
<pin id="1449" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_29/13 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="d3_7_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="32" slack="0"/>
<pin id="1455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d3_7/13 "/>
</bind>
</comp>

<comp id="1460" class="1004" name="tmp_13_fu_1460">
<pin_list>
<pin id="1461" dir="0" index="0" bw="8" slack="0"/>
<pin id="1462" dir="0" index="1" bw="32" slack="0"/>
<pin id="1463" dir="0" index="2" bw="6" slack="0"/>
<pin id="1464" dir="0" index="3" bw="6" slack="0"/>
<pin id="1465" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/13 "/>
</bind>
</comp>

<comp id="1470" class="1004" name="tmp_14_fu_1470">
<pin_list>
<pin id="1471" dir="0" index="0" bw="8" slack="0"/>
<pin id="1472" dir="0" index="1" bw="32" slack="0"/>
<pin id="1473" dir="0" index="2" bw="6" slack="0"/>
<pin id="1474" dir="0" index="3" bw="6" slack="0"/>
<pin id="1475" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/13 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="icmp_ln179_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="8" slack="0"/>
<pin id="1482" dir="0" index="1" bw="1" slack="0"/>
<pin id="1483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179/13 "/>
</bind>
</comp>

<comp id="1486" class="1004" name="icmp_ln179_1_fu_1486">
<pin_list>
<pin id="1487" dir="0" index="0" bw="23" slack="0"/>
<pin id="1488" dir="0" index="1" bw="1" slack="0"/>
<pin id="1489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_1/13 "/>
</bind>
</comp>

<comp id="1492" class="1004" name="or_ln179_fu_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="1" slack="0"/>
<pin id="1494" dir="0" index="1" bw="1" slack="0"/>
<pin id="1495" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179/13 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="icmp_ln179_2_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="8" slack="0"/>
<pin id="1500" dir="0" index="1" bw="1" slack="0"/>
<pin id="1501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_2/13 "/>
</bind>
</comp>

<comp id="1504" class="1004" name="icmp_ln179_3_fu_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="23" slack="0"/>
<pin id="1506" dir="0" index="1" bw="1" slack="0"/>
<pin id="1507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_3/13 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="or_ln179_1_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="1" slack="0"/>
<pin id="1512" dir="0" index="1" bw="1" slack="0"/>
<pin id="1513" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179_1/13 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="tmp_16_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="8" slack="0"/>
<pin id="1518" dir="0" index="1" bw="32" slack="0"/>
<pin id="1519" dir="0" index="2" bw="6" slack="0"/>
<pin id="1520" dir="0" index="3" bw="6" slack="0"/>
<pin id="1521" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/13 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="icmp_ln179_4_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="8" slack="0"/>
<pin id="1528" dir="0" index="1" bw="1" slack="0"/>
<pin id="1529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_4/13 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="icmp_ln179_5_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="23" slack="0"/>
<pin id="1534" dir="0" index="1" bw="1" slack="0"/>
<pin id="1535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_5/13 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="or_ln179_2_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="1" slack="0"/>
<pin id="1540" dir="0" index="1" bw="1" slack="0"/>
<pin id="1541" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179_2/13 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="tmp_18_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="8" slack="0"/>
<pin id="1546" dir="0" index="1" bw="32" slack="0"/>
<pin id="1547" dir="0" index="2" bw="6" slack="0"/>
<pin id="1548" dir="0" index="3" bw="6" slack="0"/>
<pin id="1549" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/13 "/>
</bind>
</comp>

<comp id="1554" class="1004" name="icmp_ln179_6_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="8" slack="0"/>
<pin id="1556" dir="0" index="1" bw="1" slack="0"/>
<pin id="1557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_6/13 "/>
</bind>
</comp>

<comp id="1560" class="1004" name="icmp_ln179_7_fu_1560">
<pin_list>
<pin id="1561" dir="0" index="0" bw="23" slack="0"/>
<pin id="1562" dir="0" index="1" bw="1" slack="0"/>
<pin id="1563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln179_7/13 "/>
</bind>
</comp>

<comp id="1566" class="1004" name="or_ln179_3_fu_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="1" slack="0"/>
<pin id="1568" dir="0" index="1" bw="1" slack="0"/>
<pin id="1569" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln179_3/13 "/>
</bind>
</comp>

<comp id="1572" class="1004" name="p_Val2_s_fu_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="32" slack="0"/>
<pin id="1574" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/13 "/>
</bind>
</comp>

<comp id="1576" class="1004" name="trunc_ln368_fu_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="32" slack="0"/>
<pin id="1578" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/13 "/>
</bind>
</comp>

<comp id="1580" class="1004" name="trunc_ln189_fu_1580">
<pin_list>
<pin id="1581" dir="0" index="0" bw="32" slack="0"/>
<pin id="1582" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189/13 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="p_Result_30_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="32" slack="0"/>
<pin id="1586" dir="0" index="1" bw="1" slack="0"/>
<pin id="1587" dir="0" index="2" bw="31" slack="0"/>
<pin id="1588" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_30/13 "/>
</bind>
</comp>

<comp id="1592" class="1004" name="largest_10_fu_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="32" slack="0"/>
<pin id="1594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="largest_10/13 "/>
</bind>
</comp>

<comp id="1598" class="1004" name="p_Val2_34_fu_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="32" slack="0"/>
<pin id="1600" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_34/13 "/>
</bind>
</comp>

<comp id="1602" class="1004" name="trunc_ln368_1_fu_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="32" slack="0"/>
<pin id="1604" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_1/13 "/>
</bind>
</comp>

<comp id="1606" class="1004" name="trunc_ln189_1_fu_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="32" slack="0"/>
<pin id="1608" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln189_1/13 "/>
</bind>
</comp>

<comp id="1610" class="1004" name="p_Result_31_fu_1610">
<pin_list>
<pin id="1611" dir="0" index="0" bw="32" slack="0"/>
<pin id="1612" dir="0" index="1" bw="1" slack="0"/>
<pin id="1613" dir="0" index="2" bw="31" slack="0"/>
<pin id="1614" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_31/13 "/>
</bind>
</comp>

<comp id="1618" class="1004" name="d3_fu_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="32" slack="0"/>
<pin id="1620" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="d3/13 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="tmp_1_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="8" slack="0"/>
<pin id="1625" dir="0" index="1" bw="32" slack="0"/>
<pin id="1626" dir="0" index="2" bw="6" slack="0"/>
<pin id="1627" dir="0" index="3" bw="6" slack="0"/>
<pin id="1628" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="1633" class="1004" name="icmp_ln189_fu_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="8" slack="0"/>
<pin id="1635" dir="0" index="1" bw="1" slack="0"/>
<pin id="1636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189/13 "/>
</bind>
</comp>

<comp id="1639" class="1004" name="icmp_ln189_1_fu_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="23" slack="0"/>
<pin id="1641" dir="0" index="1" bw="1" slack="0"/>
<pin id="1642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189_1/13 "/>
</bind>
</comp>

<comp id="1645" class="1004" name="or_ln189_fu_1645">
<pin_list>
<pin id="1646" dir="0" index="0" bw="1" slack="0"/>
<pin id="1647" dir="0" index="1" bw="1" slack="0"/>
<pin id="1648" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln189/13 "/>
</bind>
</comp>

<comp id="1651" class="1004" name="tmp_4_fu_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="8" slack="0"/>
<pin id="1653" dir="0" index="1" bw="32" slack="0"/>
<pin id="1654" dir="0" index="2" bw="6" slack="0"/>
<pin id="1655" dir="0" index="3" bw="6" slack="0"/>
<pin id="1656" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/13 "/>
</bind>
</comp>

<comp id="1661" class="1004" name="icmp_ln189_2_fu_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="8" slack="0"/>
<pin id="1663" dir="0" index="1" bw="1" slack="0"/>
<pin id="1664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189_2/13 "/>
</bind>
</comp>

<comp id="1667" class="1004" name="icmp_ln189_3_fu_1667">
<pin_list>
<pin id="1668" dir="0" index="0" bw="23" slack="0"/>
<pin id="1669" dir="0" index="1" bw="1" slack="0"/>
<pin id="1670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln189_3/13 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="or_ln189_1_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="1" slack="0"/>
<pin id="1675" dir="0" index="1" bw="1" slack="0"/>
<pin id="1676" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln189_1/13 "/>
</bind>
</comp>

<comp id="1679" class="1004" name="and_ln179_fu_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="1" slack="1"/>
<pin id="1681" dir="0" index="1" bw="1" slack="1"/>
<pin id="1682" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179/14 "/>
</bind>
</comp>

<comp id="1683" class="1004" name="and_ln179_2_fu_1683">
<pin_list>
<pin id="1684" dir="0" index="0" bw="1" slack="0"/>
<pin id="1685" dir="0" index="1" bw="1" slack="0"/>
<pin id="1686" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_2/14 "/>
</bind>
</comp>

<comp id="1689" class="1004" name="and_ln179_3_fu_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="1" slack="1"/>
<pin id="1691" dir="0" index="1" bw="1" slack="1"/>
<pin id="1692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_3/14 "/>
</bind>
</comp>

<comp id="1693" class="1004" name="and_ln179_4_fu_1693">
<pin_list>
<pin id="1694" dir="0" index="0" bw="1" slack="0"/>
<pin id="1695" dir="0" index="1" bw="1" slack="0"/>
<pin id="1696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_4/14 "/>
</bind>
</comp>

<comp id="1699" class="1004" name="and_ln179_5_fu_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="1" slack="1"/>
<pin id="1701" dir="0" index="1" bw="1" slack="1"/>
<pin id="1702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_5/14 "/>
</bind>
</comp>

<comp id="1703" class="1004" name="and_ln179_6_fu_1703">
<pin_list>
<pin id="1704" dir="0" index="0" bw="1" slack="0"/>
<pin id="1705" dir="0" index="1" bw="1" slack="0"/>
<pin id="1706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_6/14 "/>
</bind>
</comp>

<comp id="1709" class="1004" name="and_ln179_7_fu_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="1" slack="0"/>
<pin id="1711" dir="0" index="1" bw="1" slack="0"/>
<pin id="1712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_7/14 "/>
</bind>
</comp>

<comp id="1715" class="1004" name="and_ln179_1_fu_1715">
<pin_list>
<pin id="1716" dir="0" index="0" bw="1" slack="0"/>
<pin id="1717" dir="0" index="1" bw="1" slack="0"/>
<pin id="1718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln179_1/14 "/>
</bind>
</comp>

<comp id="1721" class="1004" name="and_ln184_fu_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="1" slack="0"/>
<pin id="1723" dir="0" index="1" bw="1" slack="0"/>
<pin id="1724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184/14 "/>
</bind>
</comp>

<comp id="1727" class="1004" name="and_ln184_1_fu_1727">
<pin_list>
<pin id="1728" dir="0" index="0" bw="1" slack="1"/>
<pin id="1729" dir="0" index="1" bw="1" slack="1"/>
<pin id="1730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_1/14 "/>
</bind>
</comp>

<comp id="1731" class="1004" name="and_ln184_2_fu_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="1" slack="0"/>
<pin id="1733" dir="0" index="1" bw="1" slack="0"/>
<pin id="1734" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_2/14 "/>
</bind>
</comp>

<comp id="1737" class="1004" name="and_ln184_3_fu_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="1" slack="1"/>
<pin id="1739" dir="0" index="1" bw="1" slack="1"/>
<pin id="1740" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_3/14 "/>
</bind>
</comp>

<comp id="1741" class="1004" name="and_ln184_4_fu_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="1" slack="0"/>
<pin id="1743" dir="0" index="1" bw="1" slack="0"/>
<pin id="1744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_4/14 "/>
</bind>
</comp>

<comp id="1747" class="1004" name="and_ln189_4_fu_1747">
<pin_list>
<pin id="1748" dir="0" index="0" bw="1" slack="0"/>
<pin id="1749" dir="0" index="1" bw="1" slack="0"/>
<pin id="1750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_4/14 "/>
</bind>
</comp>

<comp id="1753" class="1004" name="and_ln189_5_fu_1753">
<pin_list>
<pin id="1754" dir="0" index="0" bw="1" slack="0"/>
<pin id="1755" dir="0" index="1" bw="1" slack="0"/>
<pin id="1756" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_5/14 "/>
</bind>
</comp>

<comp id="1759" class="1004" name="and_ln189_6_fu_1759">
<pin_list>
<pin id="1760" dir="0" index="0" bw="1" slack="1"/>
<pin id="1761" dir="0" index="1" bw="1" slack="1"/>
<pin id="1762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_6/14 "/>
</bind>
</comp>

<comp id="1763" class="1004" name="and_ln189_7_fu_1763">
<pin_list>
<pin id="1764" dir="0" index="0" bw="1" slack="0"/>
<pin id="1765" dir="0" index="1" bw="1" slack="0"/>
<pin id="1766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_7/14 "/>
</bind>
</comp>

<comp id="1769" class="1004" name="and_ln189_8_fu_1769">
<pin_list>
<pin id="1770" dir="0" index="0" bw="1" slack="0"/>
<pin id="1771" dir="0" index="1" bw="1" slack="0"/>
<pin id="1772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_8/14 "/>
</bind>
</comp>

<comp id="1775" class="1004" name="and_ln189_2_fu_1775">
<pin_list>
<pin id="1776" dir="0" index="0" bw="1" slack="0"/>
<pin id="1777" dir="0" index="1" bw="1" slack="0"/>
<pin id="1778" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_2/14 "/>
</bind>
</comp>

<comp id="1781" class="1004" name="d3_4_fu_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="1" slack="0"/>
<pin id="1783" dir="0" index="1" bw="32" slack="1"/>
<pin id="1784" dir="0" index="2" bw="32" slack="1"/>
<pin id="1785" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d3_4/14 "/>
</bind>
</comp>

<comp id="1787" class="1004" name="largest_6_fu_1787">
<pin_list>
<pin id="1788" dir="0" index="0" bw="1" slack="0"/>
<pin id="1789" dir="0" index="1" bw="32" slack="1"/>
<pin id="1790" dir="0" index="2" bw="32" slack="1"/>
<pin id="1791" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="largest_6/14 "/>
</bind>
</comp>

<comp id="1793" class="1004" name="xor_ln179_fu_1793">
<pin_list>
<pin id="1794" dir="0" index="0" bw="1" slack="0"/>
<pin id="1795" dir="0" index="1" bw="1" slack="0"/>
<pin id="1796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln179/14 "/>
</bind>
</comp>

<comp id="1799" class="1004" name="and_ln184_5_fu_1799">
<pin_list>
<pin id="1800" dir="0" index="0" bw="1" slack="0"/>
<pin id="1801" dir="0" index="1" bw="1" slack="0"/>
<pin id="1802" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_5/14 "/>
</bind>
</comp>

<comp id="1805" class="1004" name="and_ln184_6_fu_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="1" slack="0"/>
<pin id="1807" dir="0" index="1" bw="1" slack="0"/>
<pin id="1808" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_6/14 "/>
</bind>
</comp>

<comp id="1811" class="1004" name="and_ln184_7_fu_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="1" slack="0"/>
<pin id="1813" dir="0" index="1" bw="1" slack="0"/>
<pin id="1814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln184_7/14 "/>
</bind>
</comp>

<comp id="1817" class="1004" name="d3_5_fu_1817">
<pin_list>
<pin id="1818" dir="0" index="0" bw="1" slack="0"/>
<pin id="1819" dir="0" index="1" bw="32" slack="1"/>
<pin id="1820" dir="0" index="2" bw="32" slack="0"/>
<pin id="1821" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d3_5/14 "/>
</bind>
</comp>

<comp id="1824" class="1004" name="largest_7_fu_1824">
<pin_list>
<pin id="1825" dir="0" index="0" bw="1" slack="0"/>
<pin id="1826" dir="0" index="1" bw="32" slack="1"/>
<pin id="1827" dir="0" index="2" bw="32" slack="0"/>
<pin id="1828" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="largest_7/14 "/>
</bind>
</comp>

<comp id="1831" class="1004" name="largest_8_fu_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="1" slack="0"/>
<pin id="1833" dir="0" index="1" bw="32" slack="1"/>
<pin id="1834" dir="0" index="2" bw="32" slack="0"/>
<pin id="1835" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="largest_8/14 "/>
</bind>
</comp>

<comp id="1839" class="1004" name="d1_fu_1839">
<pin_list>
<pin id="1840" dir="0" index="0" bw="1" slack="1"/>
<pin id="1841" dir="0" index="1" bw="32" slack="2"/>
<pin id="1842" dir="0" index="2" bw="32" slack="2"/>
<pin id="1843" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d1/15 "/>
</bind>
</comp>

<comp id="1844" class="1004" name="d1_3_fu_1844">
<pin_list>
<pin id="1845" dir="0" index="0" bw="1" slack="1"/>
<pin id="1846" dir="0" index="1" bw="32" slack="2"/>
<pin id="1847" dir="0" index="2" bw="32" slack="0"/>
<pin id="1848" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d1_3/15 "/>
</bind>
</comp>

<comp id="1851" class="1004" name="d2_fu_1851">
<pin_list>
<pin id="1852" dir="0" index="0" bw="1" slack="1"/>
<pin id="1853" dir="0" index="1" bw="32" slack="2"/>
<pin id="1854" dir="0" index="2" bw="32" slack="2"/>
<pin id="1855" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d2/15 "/>
</bind>
</comp>

<comp id="1856" class="1004" name="d2_4_fu_1856">
<pin_list>
<pin id="1857" dir="0" index="0" bw="1" slack="1"/>
<pin id="1858" dir="0" index="1" bw="32" slack="2"/>
<pin id="1859" dir="0" index="2" bw="32" slack="0"/>
<pin id="1860" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d2_4/15 "/>
</bind>
</comp>

<comp id="1863" class="1004" name="d3_6_fu_1863">
<pin_list>
<pin id="1864" dir="0" index="0" bw="1" slack="1"/>
<pin id="1865" dir="0" index="1" bw="32" slack="2"/>
<pin id="1866" dir="0" index="2" bw="32" slack="1"/>
<pin id="1867" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d3_6/15 "/>
</bind>
</comp>

<comp id="1869" class="1004" name="bitcast_ln201_1_fu_1869">
<pin_list>
<pin id="1870" dir="0" index="0" bw="32" slack="1"/>
<pin id="1871" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln201_1/15 "/>
</bind>
</comp>

<comp id="1872" class="1004" name="tmp_26_fu_1872">
<pin_list>
<pin id="1873" dir="0" index="0" bw="8" slack="0"/>
<pin id="1874" dir="0" index="1" bw="32" slack="0"/>
<pin id="1875" dir="0" index="2" bw="6" slack="0"/>
<pin id="1876" dir="0" index="3" bw="6" slack="0"/>
<pin id="1877" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/15 "/>
</bind>
</comp>

<comp id="1882" class="1004" name="trunc_ln201_1_fu_1882">
<pin_list>
<pin id="1883" dir="0" index="0" bw="32" slack="0"/>
<pin id="1884" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln201_1/15 "/>
</bind>
</comp>

<comp id="1886" class="1004" name="icmp_ln201_2_fu_1886">
<pin_list>
<pin id="1887" dir="0" index="0" bw="8" slack="0"/>
<pin id="1888" dir="0" index="1" bw="1" slack="0"/>
<pin id="1889" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201_2/15 "/>
</bind>
</comp>

<comp id="1892" class="1004" name="icmp_ln201_3_fu_1892">
<pin_list>
<pin id="1893" dir="0" index="0" bw="23" slack="0"/>
<pin id="1894" dir="0" index="1" bw="1" slack="0"/>
<pin id="1895" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201_3/15 "/>
</bind>
</comp>

<comp id="1898" class="1004" name="or_ln201_1_fu_1898">
<pin_list>
<pin id="1899" dir="0" index="0" bw="1" slack="0"/>
<pin id="1900" dir="0" index="1" bw="1" slack="0"/>
<pin id="1901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln201_1/15 "/>
</bind>
</comp>

<comp id="1904" class="1004" name="and_ln201_1_fu_1904">
<pin_list>
<pin id="1905" dir="0" index="0" bw="1" slack="0"/>
<pin id="1906" dir="0" index="1" bw="1" slack="0"/>
<pin id="1907" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln201_1/15 "/>
</bind>
</comp>

<comp id="1910" class="1004" name="and_ln284_fu_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="1" slack="29"/>
<pin id="1912" dir="0" index="1" bw="1" slack="0"/>
<pin id="1913" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284/42 "/>
</bind>
</comp>

<comp id="1915" class="1004" name="and_ln284_1_fu_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="1" slack="29"/>
<pin id="1917" dir="0" index="1" bw="1" slack="0"/>
<pin id="1918" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_1/42 "/>
</bind>
</comp>

<comp id="1920" class="1004" name="and_ln284_3_fu_1920">
<pin_list>
<pin id="1921" dir="0" index="0" bw="1" slack="29"/>
<pin id="1922" dir="0" index="1" bw="1" slack="0"/>
<pin id="1923" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_3/42 "/>
</bind>
</comp>

<comp id="1925" class="1004" name="and_ln284_4_fu_1925">
<pin_list>
<pin id="1926" dir="0" index="0" bw="1" slack="29"/>
<pin id="1927" dir="0" index="1" bw="1" slack="0"/>
<pin id="1928" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_4/42 "/>
</bind>
</comp>

<comp id="1930" class="1004" name="and_ln284_5_fu_1930">
<pin_list>
<pin id="1931" dir="0" index="0" bw="1" slack="0"/>
<pin id="1932" dir="0" index="1" bw="1" slack="0"/>
<pin id="1933" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_5/42 "/>
</bind>
</comp>

<comp id="1936" class="1004" name="and_ln284_6_fu_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="1" slack="0"/>
<pin id="1938" dir="0" index="1" bw="1" slack="0"/>
<pin id="1939" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_6/42 "/>
</bind>
</comp>

<comp id="1942" class="1004" name="and_ln284_2_fu_1942">
<pin_list>
<pin id="1943" dir="0" index="0" bw="1" slack="0"/>
<pin id="1944" dir="0" index="1" bw="1" slack="0"/>
<pin id="1945" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln284_2/42 "/>
</bind>
</comp>

<comp id="1948" class="1004" name="p_Result_s_fu_1948">
<pin_list>
<pin id="1949" dir="0" index="0" bw="1" slack="0"/>
<pin id="1950" dir="0" index="1" bw="32" slack="29"/>
<pin id="1951" dir="0" index="2" bw="6" slack="0"/>
<pin id="1952" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/42 "/>
</bind>
</comp>

<comp id="1955" class="1004" name="p_Result_25_fu_1955">
<pin_list>
<pin id="1956" dir="0" index="0" bw="32" slack="0"/>
<pin id="1957" dir="0" index="1" bw="1" slack="0"/>
<pin id="1958" dir="0" index="2" bw="31" slack="0"/>
<pin id="1959" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_25/42 "/>
</bind>
</comp>

<comp id="1963" class="1004" name="c_tmp_M_real_fu_1963">
<pin_list>
<pin id="1964" dir="0" index="0" bw="32" slack="0"/>
<pin id="1965" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c_tmp_M_real/42 "/>
</bind>
</comp>

<comp id="1967" class="1004" name="bitcast_ln155_3_fu_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="32" slack="0"/>
<pin id="1969" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln155_3/56 "/>
</bind>
</comp>

<comp id="1971" class="1004" name="xor_ln155_1_fu_1971">
<pin_list>
<pin id="1972" dir="0" index="0" bw="32" slack="0"/>
<pin id="1973" dir="0" index="1" bw="32" slack="0"/>
<pin id="1974" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155_1/56 "/>
</bind>
</comp>

<comp id="1977" class="1004" name="tmp_M_imag_4_fu_1977">
<pin_list>
<pin id="1978" dir="0" index="0" bw="32" slack="0"/>
<pin id="1979" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_M_imag_4/56 "/>
</bind>
</comp>

<comp id="1982" class="1004" name="bitcast_ln155_5_fu_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="32" slack="0"/>
<pin id="1984" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln155_5/56 "/>
</bind>
</comp>

<comp id="1986" class="1004" name="xor_ln155_2_fu_1986">
<pin_list>
<pin id="1987" dir="0" index="0" bw="32" slack="0"/>
<pin id="1988" dir="0" index="1" bw="32" slack="0"/>
<pin id="1989" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155_2/56 "/>
</bind>
</comp>

<comp id="1992" class="1004" name="tmp_M_imag_6_fu_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="32" slack="0"/>
<pin id="1994" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_M_imag_6/56 "/>
</bind>
</comp>

<comp id="1997" class="1004" name="bitcast_ln444_fu_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="32" slack="0"/>
<pin id="1999" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln444/56 "/>
</bind>
</comp>

<comp id="2001" class="1004" name="xor_ln444_fu_2001">
<pin_list>
<pin id="2002" dir="0" index="0" bw="32" slack="0"/>
<pin id="2003" dir="0" index="1" bw="32" slack="0"/>
<pin id="2004" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln444/56 "/>
</bind>
</comp>

<comp id="2007" class="1004" name="bitcast_ln444_1_fu_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="32" slack="0"/>
<pin id="2009" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln444_1/56 "/>
</bind>
</comp>

<comp id="2012" class="1004" name="bitcast_ln155_fu_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="32" slack="0"/>
<pin id="2014" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln155/56 "/>
</bind>
</comp>

<comp id="2016" class="1004" name="xor_ln155_fu_2016">
<pin_list>
<pin id="2017" dir="0" index="0" bw="32" slack="0"/>
<pin id="2018" dir="0" index="1" bw="32" slack="0"/>
<pin id="2019" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln155/56 "/>
</bind>
</comp>

<comp id="2022" class="1004" name="tmp_M_imag_2_fu_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="32" slack="0"/>
<pin id="2024" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_M_imag_2/56 "/>
</bind>
</comp>

<comp id="2027" class="1004" name="and_ln189_1_fu_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="1" slack="1"/>
<pin id="2029" dir="0" index="1" bw="1" slack="1"/>
<pin id="2030" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_1/57 "/>
</bind>
</comp>

<comp id="2031" class="1004" name="and_ln189_3_fu_2031">
<pin_list>
<pin id="2032" dir="0" index="0" bw="1" slack="0"/>
<pin id="2033" dir="0" index="1" bw="1" slack="0"/>
<pin id="2034" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189_3/57 "/>
</bind>
</comp>

<comp id="2037" class="1004" name="and_ln189_fu_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="1" slack="0"/>
<pin id="2039" dir="0" index="1" bw="1" slack="0"/>
<pin id="2040" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln189/57 "/>
</bind>
</comp>

<comp id="2043" class="1004" name="largest_1_fu_2043">
<pin_list>
<pin id="2044" dir="0" index="0" bw="1" slack="0"/>
<pin id="2045" dir="0" index="1" bw="32" slack="1"/>
<pin id="2046" dir="0" index="2" bw="32" slack="1"/>
<pin id="2047" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="largest_1/57 "/>
</bind>
</comp>

<comp id="2050" class="1004" name="d3_1_fu_2050">
<pin_list>
<pin id="2051" dir="0" index="0" bw="1" slack="1"/>
<pin id="2052" dir="0" index="1" bw="32" slack="2"/>
<pin id="2053" dir="0" index="2" bw="32" slack="2"/>
<pin id="2054" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="d3_1/58 "/>
</bind>
</comp>

<comp id="2056" class="1004" name="bitcast_ln201_fu_2056">
<pin_list>
<pin id="2057" dir="0" index="0" bw="32" slack="1"/>
<pin id="2058" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln201/58 "/>
</bind>
</comp>

<comp id="2059" class="1004" name="tmp_11_fu_2059">
<pin_list>
<pin id="2060" dir="0" index="0" bw="8" slack="0"/>
<pin id="2061" dir="0" index="1" bw="32" slack="0"/>
<pin id="2062" dir="0" index="2" bw="6" slack="0"/>
<pin id="2063" dir="0" index="3" bw="6" slack="0"/>
<pin id="2064" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/58 "/>
</bind>
</comp>

<comp id="2069" class="1004" name="trunc_ln201_fu_2069">
<pin_list>
<pin id="2070" dir="0" index="0" bw="32" slack="0"/>
<pin id="2071" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln201/58 "/>
</bind>
</comp>

<comp id="2073" class="1004" name="icmp_ln201_fu_2073">
<pin_list>
<pin id="2074" dir="0" index="0" bw="8" slack="0"/>
<pin id="2075" dir="0" index="1" bw="1" slack="0"/>
<pin id="2076" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201/58 "/>
</bind>
</comp>

<comp id="2079" class="1004" name="icmp_ln201_1_fu_2079">
<pin_list>
<pin id="2080" dir="0" index="0" bw="23" slack="0"/>
<pin id="2081" dir="0" index="1" bw="1" slack="0"/>
<pin id="2082" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201_1/58 "/>
</bind>
</comp>

<comp id="2085" class="1004" name="or_ln201_fu_2085">
<pin_list>
<pin id="2086" dir="0" index="0" bw="1" slack="0"/>
<pin id="2087" dir="0" index="1" bw="1" slack="0"/>
<pin id="2088" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln201/58 "/>
</bind>
</comp>

<comp id="2091" class="1004" name="and_ln201_fu_2091">
<pin_list>
<pin id="2092" dir="0" index="0" bw="1" slack="0"/>
<pin id="2093" dir="0" index="1" bw="1" slack="0"/>
<pin id="2094" dir="1" index="2" bw="1" slack="26"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln201/58 "/>
</bind>
</comp>

<comp id="2097" class="1004" name="and_ln306_1_fu_2097">
<pin_list>
<pin id="2098" dir="0" index="0" bw="1" slack="29"/>
<pin id="2099" dir="0" index="1" bw="1" slack="0"/>
<pin id="2100" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln306_1/85 "/>
</bind>
</comp>

<comp id="2102" class="1004" name="and_ln306_2_fu_2102">
<pin_list>
<pin id="2103" dir="0" index="0" bw="1" slack="29"/>
<pin id="2104" dir="0" index="1" bw="1" slack="0"/>
<pin id="2105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln306_2/85 "/>
</bind>
</comp>

<comp id="2107" class="1004" name="and_ln306_fu_2107">
<pin_list>
<pin id="2108" dir="0" index="0" bw="1" slack="0"/>
<pin id="2109" dir="0" index="1" bw="1" slack="0"/>
<pin id="2110" dir="1" index="2" bw="1" slack="14"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln306/85 "/>
</bind>
</comp>

<comp id="2113" class="1004" name="icmp_ln511_fu_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="3" slack="0"/>
<pin id="2115" dir="0" index="1" bw="3" slack="0"/>
<pin id="2116" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln511/99 "/>
</bind>
</comp>

<comp id="2119" class="1004" name="k_fu_2119">
<pin_list>
<pin id="2120" dir="0" index="0" bw="3" slack="0"/>
<pin id="2121" dir="0" index="1" bw="1" slack="0"/>
<pin id="2122" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/99 "/>
</bind>
</comp>

<comp id="2125" class="1004" name="icmp_ln513_fu_2125">
<pin_list>
<pin id="2126" dir="0" index="0" bw="3" slack="0"/>
<pin id="2127" dir="0" index="1" bw="3" slack="45"/>
<pin id="2128" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln513/99 "/>
</bind>
</comp>

<comp id="2130" class="1004" name="zext_ln114_fu_2130">
<pin_list>
<pin id="2131" dir="0" index="0" bw="3" slack="0"/>
<pin id="2132" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/99 "/>
</bind>
</comp>

<comp id="2134" class="1004" name="add_ln114_fu_2134">
<pin_list>
<pin id="2135" dir="0" index="0" bw="4" slack="45"/>
<pin id="2136" dir="0" index="1" bw="3" slack="0"/>
<pin id="2137" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114/99 "/>
</bind>
</comp>

<comp id="2139" class="1004" name="zext_ln114_1_fu_2139">
<pin_list>
<pin id="2140" dir="0" index="0" bw="5" slack="0"/>
<pin id="2141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_1/99 "/>
</bind>
</comp>

<comp id="2145" class="1004" name="add_ln114_2_fu_2145">
<pin_list>
<pin id="2146" dir="0" index="0" bw="4" slack="45"/>
<pin id="2147" dir="0" index="1" bw="3" slack="0"/>
<pin id="2148" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_2/99 "/>
</bind>
</comp>

<comp id="2150" class="1004" name="zext_ln114_2_fu_2150">
<pin_list>
<pin id="2151" dir="0" index="0" bw="5" slack="0"/>
<pin id="2152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_2/99 "/>
</bind>
</comp>

<comp id="2156" class="1004" name="add_ln521_fu_2156">
<pin_list>
<pin id="2157" dir="0" index="0" bw="2" slack="46"/>
<pin id="2158" dir="0" index="1" bw="1" slack="46"/>
<pin id="2159" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521/117 "/>
</bind>
</comp>

<comp id="2160" class="1004" name="zext_ln521_fu_2160">
<pin_list>
<pin id="2161" dir="0" index="0" bw="3" slack="0"/>
<pin id="2162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln521/117 "/>
</bind>
</comp>

<comp id="2164" class="1004" name="add_ln521_1_fu_2164">
<pin_list>
<pin id="2165" dir="0" index="0" bw="3" slack="0"/>
<pin id="2166" dir="0" index="1" bw="32" slack="46"/>
<pin id="2167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln521_1/117 "/>
</bind>
</comp>

<comp id="2169" class="1004" name="icmp_ln519_fu_2169">
<pin_list>
<pin id="2170" dir="0" index="0" bw="3" slack="0"/>
<pin id="2171" dir="0" index="1" bw="3" slack="0"/>
<pin id="2172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln519/118 "/>
</bind>
</comp>

<comp id="2175" class="1004" name="k_1_fu_2175">
<pin_list>
<pin id="2176" dir="0" index="0" bw="3" slack="0"/>
<pin id="2177" dir="0" index="1" bw="1" slack="0"/>
<pin id="2178" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/118 "/>
</bind>
</comp>

<comp id="2181" class="1004" name="zext_ln519_fu_2181">
<pin_list>
<pin id="2182" dir="0" index="0" bw="3" slack="0"/>
<pin id="2183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln519/118 "/>
</bind>
</comp>

<comp id="2185" class="1004" name="icmp_ln521_fu_2185">
<pin_list>
<pin id="2186" dir="0" index="0" bw="3" slack="0"/>
<pin id="2187" dir="0" index="1" bw="32" slack="1"/>
<pin id="2188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln521/118 "/>
</bind>
</comp>

<comp id="2190" class="1004" name="zext_ln114_3_fu_2190">
<pin_list>
<pin id="2191" dir="0" index="0" bw="3" slack="0"/>
<pin id="2192" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_3/118 "/>
</bind>
</comp>

<comp id="2194" class="1004" name="add_ln114_3_fu_2194">
<pin_list>
<pin id="2195" dir="0" index="0" bw="4" slack="47"/>
<pin id="2196" dir="0" index="1" bw="3" slack="0"/>
<pin id="2197" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_3/118 "/>
</bind>
</comp>

<comp id="2199" class="1004" name="zext_ln114_4_fu_2199">
<pin_list>
<pin id="2200" dir="0" index="0" bw="5" slack="0"/>
<pin id="2201" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_4/118 "/>
</bind>
</comp>

<comp id="2205" class="1004" name="add_ln114_4_fu_2205">
<pin_list>
<pin id="2206" dir="0" index="0" bw="4" slack="47"/>
<pin id="2207" dir="0" index="1" bw="3" slack="0"/>
<pin id="2208" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln114_4/118 "/>
</bind>
</comp>

<comp id="2210" class="1004" name="zext_ln114_5_fu_2210">
<pin_list>
<pin id="2211" dir="0" index="0" bw="5" slack="0"/>
<pin id="2212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114_5/118 "/>
</bind>
</comp>

<comp id="2216" class="1005" name="add_ln459_reg_2216">
<pin_list>
<pin id="2217" dir="0" index="0" bw="2" slack="0"/>
<pin id="2218" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln459 "/>
</bind>
</comp>

<comp id="2221" class="1005" name="add_ln459_1_reg_2221">
<pin_list>
<pin id="2222" dir="0" index="0" bw="2" slack="0"/>
<pin id="2223" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln459_1 "/>
</bind>
</comp>

<comp id="2232" class="1005" name="add_ln460_reg_2232">
<pin_list>
<pin id="2233" dir="0" index="0" bw="2" slack="0"/>
<pin id="2234" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln460 "/>
</bind>
</comp>

<comp id="2237" class="1005" name="add_ln460_1_reg_2237">
<pin_list>
<pin id="2238" dir="0" index="0" bw="2" slack="0"/>
<pin id="2239" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln460_1 "/>
</bind>
</comp>

<comp id="2248" class="1005" name="icmp_ln471_reg_2248">
<pin_list>
<pin id="2249" dir="0" index="0" bw="1" slack="1"/>
<pin id="2250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln471 "/>
</bind>
</comp>

<comp id="2252" class="1005" name="r_reg_2252">
<pin_list>
<pin id="2253" dir="0" index="0" bw="3" slack="0"/>
<pin id="2254" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="2257" class="1005" name="zext_ln1067_1_reg_2257">
<pin_list>
<pin id="2258" dir="0" index="0" bw="6" slack="1"/>
<pin id="2259" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1067_1 "/>
</bind>
</comp>

<comp id="2263" class="1005" name="Qi_M_real_addr_1_reg_2263">
<pin_list>
<pin id="2264" dir="0" index="0" bw="4" slack="1"/>
<pin id="2265" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_real_addr_1 "/>
</bind>
</comp>

<comp id="2268" class="1005" name="Qi_M_imag_addr_1_reg_2268">
<pin_list>
<pin id="2269" dir="0" index="0" bw="4" slack="1"/>
<pin id="2270" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="2276" class="1005" name="c_2_reg_2276">
<pin_list>
<pin id="2277" dir="0" index="0" bw="3" slack="0"/>
<pin id="2278" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="2284" class="1005" name="icmp_ln480_reg_2284">
<pin_list>
<pin id="2285" dir="0" index="0" bw="1" slack="1"/>
<pin id="2286" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln480 "/>
</bind>
</comp>

<comp id="2288" class="1005" name="c_reg_2288">
<pin_list>
<pin id="2289" dir="0" index="0" bw="3" slack="0"/>
<pin id="2290" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="2293" class="1005" name="zext_ln482_1_reg_2293">
<pin_list>
<pin id="2294" dir="0" index="0" bw="64" slack="1"/>
<pin id="2295" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln482_1 "/>
</bind>
</comp>

<comp id="2299" class="1005" name="A_M_real_addr_reg_2299">
<pin_list>
<pin id="2300" dir="0" index="0" bw="4" slack="1"/>
<pin id="2301" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_M_real_addr "/>
</bind>
</comp>

<comp id="2304" class="1005" name="A_M_imag_addr_reg_2304">
<pin_list>
<pin id="2305" dir="0" index="0" bw="4" slack="1"/>
<pin id="2306" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="A_M_imag_addr "/>
</bind>
</comp>

<comp id="2312" class="1005" name="add_ln486_reg_2312">
<pin_list>
<pin id="2313" dir="0" index="0" bw="4" slack="0"/>
<pin id="2314" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln486 "/>
</bind>
</comp>

<comp id="2317" class="1005" name="select_ln486_reg_2317">
<pin_list>
<pin id="2318" dir="0" index="0" bw="2" slack="48"/>
<pin id="2319" dir="1" index="1" bw="2" slack="48"/>
</pin_list>
<bind>
<opset="select_ln486 "/>
</bind>
</comp>

<comp id="2322" class="1005" name="select_ln486_1_reg_2322">
<pin_list>
<pin id="2323" dir="0" index="0" bw="1" slack="1"/>
<pin id="2324" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln486_1 "/>
</bind>
</comp>

<comp id="2326" class="1005" name="zext_ln486_reg_2326">
<pin_list>
<pin id="2327" dir="0" index="0" bw="3" slack="46"/>
<pin id="2328" dir="1" index="1" bw="3" slack="46"/>
</pin_list>
<bind>
<opset="zext_ln486 "/>
</bind>
</comp>

<comp id="2331" class="1005" name="select_ln486_3_reg_2331">
<pin_list>
<pin id="2332" dir="0" index="0" bw="3" slack="0"/>
<pin id="2333" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln486_3 "/>
</bind>
</comp>

<comp id="2336" class="1005" name="select_ln486_4_reg_2336">
<pin_list>
<pin id="2337" dir="0" index="0" bw="3" slack="45"/>
<pin id="2338" dir="1" index="1" bw="3" slack="45"/>
</pin_list>
<bind>
<opset="select_ln486_4 "/>
</bind>
</comp>

<comp id="2341" class="1005" name="xor_ln486_reg_2341">
<pin_list>
<pin id="2342" dir="0" index="0" bw="32" slack="46"/>
<pin id="2343" dir="1" index="1" bw="32" slack="46"/>
</pin_list>
<bind>
<opset="xor_ln486 "/>
</bind>
</comp>

<comp id="2346" class="1005" name="zext_ln498_reg_2346">
<pin_list>
<pin id="2347" dir="0" index="0" bw="3" slack="46"/>
<pin id="2348" dir="1" index="1" bw="3" slack="46"/>
</pin_list>
<bind>
<opset="zext_ln498 "/>
</bind>
</comp>

<comp id="2351" class="1005" name="icmp_ln499_reg_2351">
<pin_list>
<pin id="2352" dir="0" index="0" bw="1" slack="48"/>
<pin id="2353" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln499 "/>
</bind>
</comp>

<comp id="2355" class="1005" name="zext_ln503_reg_2355">
<pin_list>
<pin id="2356" dir="0" index="0" bw="5" slack="45"/>
<pin id="2357" dir="1" index="1" bw="5" slack="45"/>
</pin_list>
<bind>
<opset="zext_ln503 "/>
</bind>
</comp>

<comp id="2361" class="1005" name="Ri_M_real_addr_2_reg_2361">
<pin_list>
<pin id="2362" dir="0" index="0" bw="4" slack="1"/>
<pin id="2363" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_2 "/>
</bind>
</comp>

<comp id="2367" class="1005" name="Ri_M_imag_addr_2_reg_2367">
<pin_list>
<pin id="2368" dir="0" index="0" bw="4" slack="1"/>
<pin id="2369" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_2 "/>
</bind>
</comp>

<comp id="2373" class="1005" name="zext_ln503_2_reg_2373">
<pin_list>
<pin id="2374" dir="0" index="0" bw="5" slack="45"/>
<pin id="2375" dir="1" index="1" bw="5" slack="45"/>
</pin_list>
<bind>
<opset="zext_ln503_2 "/>
</bind>
</comp>

<comp id="2379" class="1005" name="Ri_M_real_addr_3_reg_2379">
<pin_list>
<pin id="2380" dir="0" index="0" bw="4" slack="1"/>
<pin id="2381" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_3 "/>
</bind>
</comp>

<comp id="2384" class="1005" name="Ri_M_imag_addr_3_reg_2384">
<pin_list>
<pin id="2385" dir="0" index="0" bw="4" slack="1"/>
<pin id="2386" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_3 "/>
</bind>
</comp>

<comp id="2389" class="1005" name="p_Val2_39_reg_2389">
<pin_list>
<pin id="2390" dir="0" index="0" bw="32" slack="29"/>
<pin id="2391" dir="1" index="1" bw="32" slack="29"/>
</pin_list>
<bind>
<opset="p_Val2_39 "/>
</bind>
</comp>

<comp id="2394" class="1005" name="d1_4_reg_2394">
<pin_list>
<pin id="2395" dir="0" index="0" bw="32" slack="1"/>
<pin id="2396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_4 "/>
</bind>
</comp>

<comp id="2406" class="1005" name="d2_5_reg_2406">
<pin_list>
<pin id="2407" dir="0" index="0" bw="32" slack="1"/>
<pin id="2408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d2_5 "/>
</bind>
</comp>

<comp id="2419" class="1005" name="largest_9_reg_2419">
<pin_list>
<pin id="2420" dir="0" index="0" bw="32" slack="1"/>
<pin id="2421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="largest_9 "/>
</bind>
</comp>

<comp id="2433" class="1005" name="d3_7_reg_2433">
<pin_list>
<pin id="2434" dir="0" index="0" bw="32" slack="1"/>
<pin id="2435" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_7 "/>
</bind>
</comp>

<comp id="2445" class="1005" name="or_ln179_reg_2445">
<pin_list>
<pin id="2446" dir="0" index="0" bw="1" slack="1"/>
<pin id="2447" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln179 "/>
</bind>
</comp>

<comp id="2453" class="1005" name="or_ln179_1_reg_2453">
<pin_list>
<pin id="2454" dir="0" index="0" bw="1" slack="1"/>
<pin id="2455" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln179_1 "/>
</bind>
</comp>

<comp id="2461" class="1005" name="or_ln179_2_reg_2461">
<pin_list>
<pin id="2462" dir="0" index="0" bw="1" slack="1"/>
<pin id="2463" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln179_2 "/>
</bind>
</comp>

<comp id="2469" class="1005" name="or_ln179_3_reg_2469">
<pin_list>
<pin id="2470" dir="0" index="0" bw="1" slack="1"/>
<pin id="2471" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln179_3 "/>
</bind>
</comp>

<comp id="2477" class="1005" name="largest_10_reg_2477">
<pin_list>
<pin id="2478" dir="0" index="0" bw="32" slack="1"/>
<pin id="2479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="largest_10 "/>
</bind>
</comp>

<comp id="2485" class="1005" name="d3_reg_2485">
<pin_list>
<pin id="2486" dir="0" index="0" bw="32" slack="1"/>
<pin id="2487" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3 "/>
</bind>
</comp>

<comp id="2493" class="1005" name="or_ln189_reg_2493">
<pin_list>
<pin id="2494" dir="0" index="0" bw="1" slack="1"/>
<pin id="2495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln189 "/>
</bind>
</comp>

<comp id="2499" class="1005" name="or_ln189_1_reg_2499">
<pin_list>
<pin id="2500" dir="0" index="0" bw="1" slack="1"/>
<pin id="2501" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln189_1 "/>
</bind>
</comp>

<comp id="2505" class="1005" name="and_ln179_1_reg_2505">
<pin_list>
<pin id="2506" dir="0" index="0" bw="1" slack="1"/>
<pin id="2507" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln179_1 "/>
</bind>
</comp>

<comp id="2511" class="1005" name="and_ln184_7_reg_2511">
<pin_list>
<pin id="2512" dir="0" index="0" bw="1" slack="1"/>
<pin id="2513" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln184_7 "/>
</bind>
</comp>

<comp id="2518" class="1005" name="d3_5_reg_2518">
<pin_list>
<pin id="2519" dir="0" index="0" bw="32" slack="1"/>
<pin id="2520" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_5 "/>
</bind>
</comp>

<comp id="2523" class="1005" name="largest_8_reg_2523">
<pin_list>
<pin id="2524" dir="0" index="0" bw="32" slack="1"/>
<pin id="2525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="largest_8 "/>
</bind>
</comp>

<comp id="2533" class="1005" name="d1_3_reg_2533">
<pin_list>
<pin id="2534" dir="0" index="0" bw="32" slack="1"/>
<pin id="2535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d1_3 "/>
</bind>
</comp>

<comp id="2538" class="1005" name="d2_4_reg_2538">
<pin_list>
<pin id="2539" dir="0" index="0" bw="32" slack="1"/>
<pin id="2540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d2_4 "/>
</bind>
</comp>

<comp id="2543" class="1005" name="d3_6_reg_2543">
<pin_list>
<pin id="2544" dir="0" index="0" bw="32" slack="1"/>
<pin id="2545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_6 "/>
</bind>
</comp>

<comp id="2548" class="1005" name="and_ln201_1_reg_2548">
<pin_list>
<pin id="2549" dir="0" index="0" bw="1" slack="26"/>
<pin id="2550" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln201_1 "/>
</bind>
</comp>

<comp id="2552" class="1005" name="x3_1_reg_2552">
<pin_list>
<pin id="2553" dir="0" index="0" bw="32" slack="1"/>
<pin id="2554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x3_1 "/>
</bind>
</comp>

<comp id="2558" class="1005" name="tmp_i_i_reg_2558">
<pin_list>
<pin id="2559" dir="0" index="0" bw="32" slack="1"/>
<pin id="2560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="2563" class="1005" name="tmp_30_reg_2563">
<pin_list>
<pin id="2564" dir="0" index="0" bw="32" slack="1"/>
<pin id="2565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="2568" class="1005" name="and_ln284_2_reg_2568">
<pin_list>
<pin id="2569" dir="0" index="0" bw="1" slack="14"/>
<pin id="2570" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln284_2 "/>
</bind>
</comp>

<comp id="2572" class="1005" name="c_tmp_M_real_reg_2572">
<pin_list>
<pin id="2573" dir="0" index="0" bw="32" slack="14"/>
<pin id="2574" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="c_tmp_M_real "/>
</bind>
</comp>

<comp id="2577" class="1005" name="tmp_i_i1_reg_2577">
<pin_list>
<pin id="2578" dir="0" index="0" bw="32" slack="1"/>
<pin id="2579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i1 "/>
</bind>
</comp>

<comp id="2582" class="1005" name="tmp_i_i2_reg_2582">
<pin_list>
<pin id="2583" dir="0" index="0" bw="32" slack="1"/>
<pin id="2584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i2 "/>
</bind>
</comp>

<comp id="2587" class="1005" name="tmp_5_i_i2_reg_2587">
<pin_list>
<pin id="2588" dir="0" index="0" bw="32" slack="1"/>
<pin id="2589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_i_i2 "/>
</bind>
</comp>

<comp id="2592" class="1005" name="tmp_6_i_i2_reg_2592">
<pin_list>
<pin id="2593" dir="0" index="0" bw="32" slack="1"/>
<pin id="2594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i_i2 "/>
</bind>
</comp>

<comp id="2597" class="1005" name="tmp_2_i_i2_reg_2597">
<pin_list>
<pin id="2598" dir="0" index="0" bw="32" slack="1"/>
<pin id="2599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i_i2 "/>
</bind>
</comp>

<comp id="2602" class="1005" name="tmp_7_i_i2_reg_2602">
<pin_list>
<pin id="2603" dir="0" index="0" bw="32" slack="1"/>
<pin id="2604" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7_i_i2 "/>
</bind>
</comp>

<comp id="2607" class="1005" name="c_tmp_M_real_1_reg_2607">
<pin_list>
<pin id="2608" dir="0" index="0" bw="32" slack="1"/>
<pin id="2609" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_tmp_M_real_1 "/>
</bind>
</comp>

<comp id="2612" class="1005" name="c_tmp_M_imag_reg_2612">
<pin_list>
<pin id="2613" dir="0" index="0" bw="32" slack="1"/>
<pin id="2614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_tmp_M_imag "/>
</bind>
</comp>

<comp id="2617" class="1005" name="s_tmp_M_real_1_reg_2617">
<pin_list>
<pin id="2618" dir="0" index="0" bw="32" slack="1"/>
<pin id="2619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_tmp_M_real_1 "/>
</bind>
</comp>

<comp id="2622" class="1005" name="complex_M_imag_writ_reg_2622">
<pin_list>
<pin id="2623" dir="0" index="0" bw="32" slack="1"/>
<pin id="2624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ "/>
</bind>
</comp>

<comp id="2627" class="1005" name="and_ln189_reg_2627">
<pin_list>
<pin id="2628" dir="0" index="0" bw="1" slack="1"/>
<pin id="2629" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln189 "/>
</bind>
</comp>

<comp id="2632" class="1005" name="largest_1_reg_2632">
<pin_list>
<pin id="2633" dir="0" index="0" bw="32" slack="1"/>
<pin id="2634" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="largest_1 "/>
</bind>
</comp>

<comp id="2641" class="1005" name="d3_1_reg_2641">
<pin_list>
<pin id="2642" dir="0" index="0" bw="32" slack="1"/>
<pin id="2643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="d3_1 "/>
</bind>
</comp>

<comp id="2646" class="1005" name="and_ln201_reg_2646">
<pin_list>
<pin id="2647" dir="0" index="0" bw="1" slack="26"/>
<pin id="2648" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln201 "/>
</bind>
</comp>

<comp id="2650" class="1005" name="tmp_i_i7_reg_2650">
<pin_list>
<pin id="2651" dir="0" index="0" bw="32" slack="1"/>
<pin id="2652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i7 "/>
</bind>
</comp>

<comp id="2655" class="1005" name="tmp_29_reg_2655">
<pin_list>
<pin id="2656" dir="0" index="0" bw="32" slack="1"/>
<pin id="2657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="2660" class="1005" name="and_ln306_reg_2660">
<pin_list>
<pin id="2661" dir="0" index="0" bw="1" slack="14"/>
<pin id="2662" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln306 "/>
</bind>
</comp>

<comp id="2664" class="1005" name="s_tmp_M_real_reg_2664">
<pin_list>
<pin id="2665" dir="0" index="0" bw="32" slack="1"/>
<pin id="2666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_tmp_M_real "/>
</bind>
</comp>

<comp id="2669" class="1005" name="complex_M_imag_writ_1_reg_2669">
<pin_list>
<pin id="2670" dir="0" index="0" bw="32" slack="1"/>
<pin id="2671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="complex_M_imag_writ_1 "/>
</bind>
</comp>

<comp id="2674" class="1005" name="icmp_ln511_reg_2674">
<pin_list>
<pin id="2675" dir="0" index="0" bw="1" slack="1"/>
<pin id="2676" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln511 "/>
</bind>
</comp>

<comp id="2678" class="1005" name="k_reg_2678">
<pin_list>
<pin id="2679" dir="0" index="0" bw="3" slack="0"/>
<pin id="2680" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="2683" class="1005" name="icmp_ln513_reg_2683">
<pin_list>
<pin id="2684" dir="0" index="0" bw="1" slack="1"/>
<pin id="2685" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln513 "/>
</bind>
</comp>

<comp id="2687" class="1005" name="Ri_M_real_addr_4_reg_2687">
<pin_list>
<pin id="2688" dir="0" index="0" bw="4" slack="1"/>
<pin id="2689" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_4 "/>
</bind>
</comp>

<comp id="2693" class="1005" name="Ri_M_real_addr_5_reg_2693">
<pin_list>
<pin id="2694" dir="0" index="0" bw="4" slack="1"/>
<pin id="2695" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_real_addr_5 "/>
</bind>
</comp>

<comp id="2699" class="1005" name="Ri_M_imag_addr_4_reg_2699">
<pin_list>
<pin id="2700" dir="0" index="0" bw="4" slack="1"/>
<pin id="2701" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_4 "/>
</bind>
</comp>

<comp id="2705" class="1005" name="Ri_M_imag_addr_5_reg_2705">
<pin_list>
<pin id="2706" dir="0" index="0" bw="4" slack="1"/>
<pin id="2707" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Ri_M_imag_addr_5 "/>
</bind>
</comp>

<comp id="2711" class="1005" name="add_ln521_1_reg_2711">
<pin_list>
<pin id="2712" dir="0" index="0" bw="32" slack="1"/>
<pin id="2713" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln521_1 "/>
</bind>
</comp>

<comp id="2716" class="1005" name="icmp_ln519_reg_2716">
<pin_list>
<pin id="2717" dir="0" index="0" bw="1" slack="1"/>
<pin id="2718" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln519 "/>
</bind>
</comp>

<comp id="2720" class="1005" name="k_1_reg_2720">
<pin_list>
<pin id="2721" dir="0" index="0" bw="3" slack="0"/>
<pin id="2722" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="2725" class="1005" name="icmp_ln521_reg_2725">
<pin_list>
<pin id="2726" dir="0" index="0" bw="1" slack="1"/>
<pin id="2727" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln521 "/>
</bind>
</comp>

<comp id="2729" class="1005" name="Qi_M_real_addr_3_reg_2729">
<pin_list>
<pin id="2730" dir="0" index="0" bw="4" slack="1"/>
<pin id="2731" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_real_addr_3 "/>
</bind>
</comp>

<comp id="2735" class="1005" name="Qi_M_real_addr_4_reg_2735">
<pin_list>
<pin id="2736" dir="0" index="0" bw="4" slack="1"/>
<pin id="2737" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_real_addr_4 "/>
</bind>
</comp>

<comp id="2740" class="1005" name="Qi_M_imag_addr_3_reg_2740">
<pin_list>
<pin id="2741" dir="0" index="0" bw="4" slack="1"/>
<pin id="2742" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_imag_addr_3 "/>
</bind>
</comp>

<comp id="2746" class="1005" name="Qi_M_imag_addr_4_reg_2746">
<pin_list>
<pin id="2747" dir="0" index="0" bw="4" slack="1"/>
<pin id="2748" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="Qi_M_imag_addr_4 "/>
</bind>
</comp>

<comp id="2751" class="1005" name="p_t_real_2_reg_2751">
<pin_list>
<pin id="2752" dir="0" index="0" bw="32" slack="1"/>
<pin id="2753" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_real_2 "/>
</bind>
</comp>

<comp id="2756" class="1005" name="p_t_imag_2_reg_2756">
<pin_list>
<pin id="2757" dir="0" index="0" bw="32" slack="1"/>
<pin id="2758" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_imag_2 "/>
</bind>
</comp>

<comp id="2761" class="1005" name="p_t_real_3_reg_2761">
<pin_list>
<pin id="2762" dir="0" index="0" bw="32" slack="2"/>
<pin id="2763" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_t_real_3 "/>
</bind>
</comp>

<comp id="2766" class="1005" name="p_t_imag_3_reg_2766">
<pin_list>
<pin id="2767" dir="0" index="0" bw="32" slack="2"/>
<pin id="2768" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_t_imag_3 "/>
</bind>
</comp>

<comp id="2771" class="1005" name="i_reg_2771">
<pin_list>
<pin id="2772" dir="0" index="0" bw="2" slack="1"/>
<pin id="2773" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="108" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="135"><net_src comp="115" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="156"><net_src comp="136" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="143" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="2" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="22" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="2" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="178" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="193"><net_src comp="185" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="194"><net_src comp="54" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="200"><net_src comp="8" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="22" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="195" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="202" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="4" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="6" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="209" pin="3"/><net_sink comp="150" pin=1"/></net>

<net id="236"><net_src comp="221" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="237"><net_src comp="215" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="238"><net_src comp="228" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="22" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="6" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="239" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="254"><net_src comp="246" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="260"><net_src comp="4" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="22" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="6" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="273"><net_src comp="255" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="278"><net_src comp="262" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="157" pin=4"/></net>

<net id="285"><net_src comp="4" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="22" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="4" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="22" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="6" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="22" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="6" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="280" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="309"><net_src comp="294" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="310"><net_src comp="287" pin="3"/><net_sink comp="150" pin=2"/></net>

<net id="311"><net_src comp="301" pin="3"/><net_sink comp="157" pin=2"/></net>

<net id="317"><net_src comp="0" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="22" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="0" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="22" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="2" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="22" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="2" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="22" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="312" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="341"><net_src comp="326" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="346"><net_src comp="319" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="351"><net_src comp="333" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="355"><net_src comp="12" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="356" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="367"><net_src comp="12" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="378"><net_src comp="12" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="375" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="386"><net_src comp="379" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="390"><net_src comp="12" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="401"><net_src comp="28" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="408"><net_src comp="398" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="409"><net_src comp="402" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="413"><net_src comp="28" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="410" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="28" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="431"><net_src comp="421" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="435"><net_src comp="60" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="446"><net_src comp="28" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="457"><net_src comp="26" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="468"><net_src comp="24" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="465" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="476"><net_src comp="469" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="489"><net_src comp="24" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="486" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="500"><net_src comp="24" pin="0"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="511"><net_src comp="24" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="522"><net_src comp="54" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="529"><net_src comp="519" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="533"><net_src comp="24" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="540"><net_src comp="530" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="550"><net_src comp="465" pin="1"/><net_sink comp="544" pin=2"/></net>

<net id="551"><net_src comp="544" pin="4"/><net_sink comp="150" pin=4"/></net>

<net id="561"><net_src comp="490" pin="4"/><net_sink comp="555" pin=2"/></net>

<net id="562"><net_src comp="555" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="572"><net_src comp="523" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="480" pin="4"/><net_sink comp="566" pin=2"/></net>

<net id="574"><net_src comp="566" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="584"><net_src comp="24" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="585"><net_src comp="578" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="595"><net_src comp="24" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="589" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="606"><net_src comp="24" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="501" pin="4"/><net_sink comp="600" pin=2"/></net>

<net id="608"><net_src comp="600" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="618"><net_src comp="24" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="619"><net_src comp="612" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="629"><net_src comp="54" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="480" pin="4"/><net_sink comp="623" pin=2"/></net>

<net id="631"><net_src comp="623" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="635"><net_src comp="24" pin="0"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="643"><net_src comp="632" pin="1"/><net_sink comp="637" pin=2"/></net>

<net id="644"><net_src comp="637" pin="4"/><net_sink comp="632" pin=0"/></net>

<net id="648"><net_src comp="28" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="655"><net_src comp="645" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="659"><net_src comp="28" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="666"><net_src comp="656" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="675"><net_src comp="54" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="676"><net_src comp="24" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="689"><net_src comp="667" pin="2"/><net_sink comp="150" pin=4"/></net>

<net id="690"><net_src comp="667" pin="2"/><net_sink comp="157" pin=4"/></net>

<net id="691"><net_src comp="671" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="692"><net_src comp="667" pin="2"/><net_sink comp="122" pin=4"/></net>

<net id="693"><net_src comp="667" pin="2"/><net_sink comp="129" pin=4"/></net>

<net id="694"><net_src comp="671" pin="2"/><net_sink comp="129" pin=4"/></net>

<net id="707"><net_src comp="469" pin="4"/><net_sink comp="695" pin=1"/></net>

<net id="708"><net_src comp="24" pin="0"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="469" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="710"><net_src comp="469" pin="4"/><net_sink comp="703" pin=1"/></net>

<net id="715"><net_src comp="469" pin="4"/><net_sink comp="711" pin=1"/></net>

<net id="720"><net_src comp="24" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="469" pin="4"/><net_sink comp="721" pin=1"/></net>

<net id="730"><net_src comp="24" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="735"><net_src comp="469" pin="4"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="24" pin="0"/><net_sink comp="736" pin=1"/></net>

<net id="741"><net_src comp="637" pin="4"/><net_sink comp="695" pin=1"/></net>

<net id="742"><net_src comp="637" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="743"><net_src comp="637" pin="4"/><net_sink comp="703" pin=1"/></net>

<net id="744"><net_src comp="637" pin="4"/><net_sink comp="711" pin=1"/></net>

<net id="745"><net_src comp="620" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="746"><net_src comp="150" pin="3"/><net_sink comp="695" pin=1"/></net>

<net id="747"><net_src comp="609" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="748"><net_src comp="157" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="749"><net_src comp="609" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="750"><net_src comp="620" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="751"><net_src comp="597" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="752"><net_src comp="575" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="753"><net_src comp="575" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="754"><net_src comp="597" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="755"><net_src comp="586" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="756"><net_src comp="586" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="757"><net_src comp="563" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="758"><net_src comp="552" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="759"><net_src comp="552" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="760"><net_src comp="563" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="761"><net_src comp="122" pin="3"/><net_sink comp="695" pin=1"/></net>

<net id="762"><net_src comp="129" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="779"><net_src comp="24" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="816"><net_src comp="24" pin="0"/><net_sink comp="780" pin=1"/></net>

<net id="817"><net_src comp="24" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="818"><net_src comp="24" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="819"><net_src comp="24" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="824"><net_src comp="92" pin="0"/><net_sink comp="820" pin=0"/></net>

<net id="829"><net_src comp="26" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="150" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="840"><net_src comp="157" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="843"><net_src comp="837" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="847"><net_src comp="150" pin="7"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="849"><net_src comp="844" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="850"><net_src comp="844" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="851"><net_src comp="844" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="852"><net_src comp="844" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="856"><net_src comp="157" pin="7"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="860"><net_src comp="853" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="865"><net_src comp="763" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="871"><net_src comp="767" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="877"><net_src comp="695" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="883"><net_src comp="699" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="885"><net_src comp="880" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="889"><net_src comp="703" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="895"><net_src comp="667" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="897"><net_src comp="892" pin="1"/><net_sink comp="820" pin=1"/></net>

<net id="898"><net_src comp="892" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="899"><net_src comp="892" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="903"><net_src comp="671" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="906"><net_src comp="900" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="907"><net_src comp="900" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="908"><net_src comp="900" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="909"><net_src comp="900" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="910"><net_src comp="900" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="911"><net_src comp="900" pin="1"/><net_sink comp="122" pin=4"/></net>

<net id="915"><net_src comp="711" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="920"><net_src comp="716" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="925"><net_src comp="677" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="930"><net_src comp="695" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="935"><net_src comp="699" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="940"><net_src comp="695" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="946"><net_src comp="699" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="952"><net_src comp="695" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="954"><net_src comp="949" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="958"><net_src comp="699" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="960"><net_src comp="955" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="964"><net_src comp="667" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="969"><net_src comp="667" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="974"><net_src comp="667" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="979"><net_src comp="667" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="984"><net_src comp="667" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="989"><net_src comp="671" pin="2"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="995"><net_src comp="356" pin="4"/><net_sink comp="991" pin=0"/></net>

<net id="996"><net_src comp="14" pin="0"/><net_sink comp="991" pin=1"/></net>

<net id="1002"><net_src comp="20" pin="0"/><net_sink comp="997" pin=0"/></net>

<net id="1003"><net_src comp="352" pin="1"/><net_sink comp="997" pin=1"/></net>

<net id="1004"><net_src comp="368" pin="4"/><net_sink comp="997" pin=2"/></net>

<net id="1008"><net_src comp="997" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="1015"><net_src comp="368" pin="4"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="14" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1021"><net_src comp="368" pin="4"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="26" pin="0"/><net_sink comp="1017" pin=1"/></net>

<net id="1027"><net_src comp="352" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="26" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1033"><net_src comp="379" pin="4"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="14" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1040"><net_src comp="20" pin="0"/><net_sink comp="1035" pin=0"/></net>

<net id="1041"><net_src comp="375" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1042"><net_src comp="391" pin="4"/><net_sink comp="1035" pin=2"/></net>

<net id="1046"><net_src comp="1035" pin="3"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="1053"><net_src comp="391" pin="4"/><net_sink comp="1049" pin=0"/></net>

<net id="1054"><net_src comp="14" pin="0"/><net_sink comp="1049" pin=1"/></net>

<net id="1059"><net_src comp="391" pin="4"/><net_sink comp="1055" pin=0"/></net>

<net id="1060"><net_src comp="26" pin="0"/><net_sink comp="1055" pin=1"/></net>

<net id="1065"><net_src comp="375" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="26" pin="0"/><net_sink comp="1061" pin=1"/></net>

<net id="1071"><net_src comp="402" pin="4"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="30" pin="0"/><net_sink comp="1067" pin=1"/></net>

<net id="1077"><net_src comp="402" pin="4"/><net_sink comp="1073" pin=0"/></net>

<net id="1078"><net_src comp="32" pin="0"/><net_sink comp="1073" pin=1"/></net>

<net id="1082"><net_src comp="402" pin="4"/><net_sink comp="1079" pin=0"/></net>

<net id="1088"><net_src comp="40" pin="0"/><net_sink comp="1083" pin=0"/></net>

<net id="1089"><net_src comp="402" pin="4"/><net_sink comp="1083" pin=1"/></net>

<net id="1090"><net_src comp="12" pin="0"/><net_sink comp="1083" pin=2"/></net>

<net id="1094"><net_src comp="1083" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1099"><net_src comp="1079" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="1091" pin="1"/><net_sink comp="1095" pin=1"/></net>

<net id="1104"><net_src comp="1095" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1105"><net_src comp="1101" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="1106"><net_src comp="1101" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1111"><net_src comp="414" pin="4"/><net_sink comp="1107" pin=0"/></net>

<net id="1112"><net_src comp="30" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1117"><net_src comp="414" pin="4"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="32" pin="0"/><net_sink comp="1113" pin=1"/></net>

<net id="1123"><net_src comp="398" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1124"><net_src comp="414" pin="4"/><net_sink comp="1119" pin=1"/></net>

<net id="1128"><net_src comp="414" pin="4"/><net_sink comp="1125" pin=0"/></net>

<net id="1133"><net_src comp="1125" pin="1"/><net_sink comp="1129" pin=1"/></net>

<net id="1137"><net_src comp="1129" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1144"><net_src comp="425" pin="4"/><net_sink comp="1140" pin=0"/></net>

<net id="1145"><net_src comp="30" pin="0"/><net_sink comp="1140" pin=1"/></net>

<net id="1150"><net_src comp="425" pin="4"/><net_sink comp="1146" pin=0"/></net>

<net id="1151"><net_src comp="32" pin="0"/><net_sink comp="1146" pin=1"/></net>

<net id="1155"><net_src comp="425" pin="4"/><net_sink comp="1152" pin=0"/></net>

<net id="1160"><net_src comp="1152" pin="1"/><net_sink comp="1156" pin=1"/></net>

<net id="1164"><net_src comp="1156" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="1166"><net_src comp="1161" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="1171"><net_src comp="447" pin="4"/><net_sink comp="1167" pin=0"/></net>

<net id="1172"><net_src comp="62" pin="0"/><net_sink comp="1167" pin=1"/></net>

<net id="1176"><net_src comp="1167" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1181"><net_src comp="436" pin="4"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="64" pin="0"/><net_sink comp="1177" pin=1"/></net>

<net id="1187"><net_src comp="436" pin="4"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="66" pin="0"/><net_sink comp="1183" pin=1"/></net>

<net id="1193"><net_src comp="458" pin="4"/><net_sink comp="1189" pin=0"/></net>

<net id="1194"><net_src comp="12" pin="0"/><net_sink comp="1189" pin=1"/></net>

<net id="1200"><net_src comp="1189" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1201"><net_src comp="26" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1202"><net_src comp="458" pin="4"/><net_sink comp="1195" pin=2"/></net>

<net id="1203"><net_src comp="1195" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="1208"><net_src comp="447" pin="4"/><net_sink comp="1204" pin=0"/></net>

<net id="1209"><net_src comp="32" pin="0"/><net_sink comp="1204" pin=1"/></net>

<net id="1214"><net_src comp="1204" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1215"><net_src comp="62" pin="0"/><net_sink comp="1210" pin=1"/></net>

<net id="1221"><net_src comp="1189" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1222"><net_src comp="1210" pin="2"/><net_sink comp="1216" pin=1"/></net>

<net id="1223"><net_src comp="1167" pin="2"/><net_sink comp="1216" pin=2"/></net>

<net id="1227"><net_src comp="1210" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1231"><net_src comp="1216" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1236"><net_src comp="1204" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1237"><net_src comp="1224" pin="1"/><net_sink comp="1232" pin=1"/></net>

<net id="1242"><net_src comp="447" pin="4"/><net_sink comp="1238" pin=0"/></net>

<net id="1243"><net_src comp="1173" pin="1"/><net_sink comp="1238" pin=1"/></net>

<net id="1249"><net_src comp="1189" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1250"><net_src comp="1232" pin="2"/><net_sink comp="1244" pin=1"/></net>

<net id="1251"><net_src comp="1238" pin="2"/><net_sink comp="1244" pin=2"/></net>

<net id="1257"><net_src comp="1189" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1258"><net_src comp="1204" pin="2"/><net_sink comp="1252" pin=1"/></net>

<net id="1259"><net_src comp="447" pin="4"/><net_sink comp="1252" pin=2"/></net>

<net id="1263"><net_src comp="1252" pin="3"/><net_sink comp="1260" pin=0"/></net>

<net id="1268"><net_src comp="447" pin="4"/><net_sink comp="1264" pin=0"/></net>

<net id="1269"><net_src comp="72" pin="0"/><net_sink comp="1264" pin=1"/></net>

<net id="1275"><net_src comp="1189" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1276"><net_src comp="1264" pin="2"/><net_sink comp="1270" pin=1"/></net>

<net id="1277"><net_src comp="1204" pin="2"/><net_sink comp="1270" pin=2"/></net>

<net id="1281"><net_src comp="1252" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1286"><net_src comp="1278" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1287"><net_src comp="46" pin="0"/><net_sink comp="1282" pin=1"/></net>

<net id="1291"><net_src comp="1195" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1296"><net_src comp="1288" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1297"><net_src comp="1244" pin="3"/><net_sink comp="1292" pin=1"/></net>

<net id="1303"><net_src comp="20" pin="0"/><net_sink comp="1298" pin=0"/></net>

<net id="1304"><net_src comp="825" pin="2"/><net_sink comp="1298" pin=1"/></net>

<net id="1305"><net_src comp="12" pin="0"/><net_sink comp="1298" pin=2"/></net>

<net id="1309"><net_src comp="1298" pin="3"/><net_sink comp="1306" pin=0"/></net>

<net id="1314"><net_src comp="1260" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1315"><net_src comp="1306" pin="1"/><net_sink comp="1310" pin=1"/></net>

<net id="1319"><net_src comp="1310" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="1321"><net_src comp="1316" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="1327"><net_src comp="20" pin="0"/><net_sink comp="1322" pin=0"/></net>

<net id="1328"><net_src comp="1195" pin="3"/><net_sink comp="1322" pin=1"/></net>

<net id="1329"><net_src comp="12" pin="0"/><net_sink comp="1322" pin=2"/></net>

<net id="1333"><net_src comp="1322" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1338"><net_src comp="1260" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1339"><net_src comp="1330" pin="1"/><net_sink comp="1334" pin=1"/></net>

<net id="1343"><net_src comp="1334" pin="2"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1345"><net_src comp="1340" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1349"><net_src comp="150" pin="3"/><net_sink comp="1346" pin=0"/></net>

<net id="1353"><net_src comp="1346" pin="1"/><net_sink comp="1350" pin=0"/></net>

<net id="1357"><net_src comp="1346" pin="1"/><net_sink comp="1354" pin=0"/></net>

<net id="1363"><net_src comp="76" pin="0"/><net_sink comp="1358" pin=0"/></net>

<net id="1364"><net_src comp="78" pin="0"/><net_sink comp="1358" pin=1"/></net>

<net id="1365"><net_src comp="1350" pin="1"/><net_sink comp="1358" pin=2"/></net>

<net id="1369"><net_src comp="1358" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1371"><net_src comp="1366" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1372"><net_src comp="1366" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1373"><net_src comp="1366" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="1374"><net_src comp="1366" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="1378"><net_src comp="157" pin="3"/><net_sink comp="1375" pin=0"/></net>

<net id="1382"><net_src comp="1375" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1386"><net_src comp="1375" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1392"><net_src comp="76" pin="0"/><net_sink comp="1387" pin=0"/></net>

<net id="1393"><net_src comp="78" pin="0"/><net_sink comp="1387" pin=1"/></net>

<net id="1394"><net_src comp="1379" pin="1"/><net_sink comp="1387" pin=2"/></net>

<net id="1398"><net_src comp="1387" pin="3"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="1401"><net_src comp="1395" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="1402"><net_src comp="1395" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="1403"><net_src comp="1395" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="1407"><net_src comp="150" pin="7"/><net_sink comp="1404" pin=0"/></net>

<net id="1411"><net_src comp="1404" pin="1"/><net_sink comp="1408" pin=0"/></net>

<net id="1415"><net_src comp="1404" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1421"><net_src comp="76" pin="0"/><net_sink comp="1416" pin=0"/></net>

<net id="1422"><net_src comp="78" pin="0"/><net_sink comp="1416" pin=1"/></net>

<net id="1423"><net_src comp="1408" pin="1"/><net_sink comp="1416" pin=2"/></net>

<net id="1427"><net_src comp="1416" pin="3"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1429"><net_src comp="1424" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="1430"><net_src comp="1424" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="1431"><net_src comp="1424" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="1432"><net_src comp="1424" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1436"><net_src comp="157" pin="7"/><net_sink comp="1433" pin=0"/></net>

<net id="1440"><net_src comp="1433" pin="1"/><net_sink comp="1437" pin=0"/></net>

<net id="1444"><net_src comp="1433" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="1450"><net_src comp="76" pin="0"/><net_sink comp="1445" pin=0"/></net>

<net id="1451"><net_src comp="78" pin="0"/><net_sink comp="1445" pin=1"/></net>

<net id="1452"><net_src comp="1437" pin="1"/><net_sink comp="1445" pin=2"/></net>

<net id="1456"><net_src comp="1445" pin="3"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1458"><net_src comp="1453" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1459"><net_src comp="1453" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1466"><net_src comp="80" pin="0"/><net_sink comp="1460" pin=0"/></net>

<net id="1467"><net_src comp="1346" pin="1"/><net_sink comp="1460" pin=1"/></net>

<net id="1468"><net_src comp="82" pin="0"/><net_sink comp="1460" pin=2"/></net>

<net id="1469"><net_src comp="84" pin="0"/><net_sink comp="1460" pin=3"/></net>

<net id="1476"><net_src comp="80" pin="0"/><net_sink comp="1470" pin=0"/></net>

<net id="1477"><net_src comp="1375" pin="1"/><net_sink comp="1470" pin=1"/></net>

<net id="1478"><net_src comp="82" pin="0"/><net_sink comp="1470" pin=2"/></net>

<net id="1479"><net_src comp="84" pin="0"/><net_sink comp="1470" pin=3"/></net>

<net id="1484"><net_src comp="1460" pin="4"/><net_sink comp="1480" pin=0"/></net>

<net id="1485"><net_src comp="86" pin="0"/><net_sink comp="1480" pin=1"/></net>

<net id="1490"><net_src comp="1354" pin="1"/><net_sink comp="1486" pin=0"/></net>

<net id="1491"><net_src comp="88" pin="0"/><net_sink comp="1486" pin=1"/></net>

<net id="1496"><net_src comp="1486" pin="2"/><net_sink comp="1492" pin=0"/></net>

<net id="1497"><net_src comp="1480" pin="2"/><net_sink comp="1492" pin=1"/></net>

<net id="1502"><net_src comp="1470" pin="4"/><net_sink comp="1498" pin=0"/></net>

<net id="1503"><net_src comp="86" pin="0"/><net_sink comp="1498" pin=1"/></net>

<net id="1508"><net_src comp="1383" pin="1"/><net_sink comp="1504" pin=0"/></net>

<net id="1509"><net_src comp="88" pin="0"/><net_sink comp="1504" pin=1"/></net>

<net id="1514"><net_src comp="1504" pin="2"/><net_sink comp="1510" pin=0"/></net>

<net id="1515"><net_src comp="1498" pin="2"/><net_sink comp="1510" pin=1"/></net>

<net id="1522"><net_src comp="80" pin="0"/><net_sink comp="1516" pin=0"/></net>

<net id="1523"><net_src comp="1404" pin="1"/><net_sink comp="1516" pin=1"/></net>

<net id="1524"><net_src comp="82" pin="0"/><net_sink comp="1516" pin=2"/></net>

<net id="1525"><net_src comp="84" pin="0"/><net_sink comp="1516" pin=3"/></net>

<net id="1530"><net_src comp="1516" pin="4"/><net_sink comp="1526" pin=0"/></net>

<net id="1531"><net_src comp="86" pin="0"/><net_sink comp="1526" pin=1"/></net>

<net id="1536"><net_src comp="1412" pin="1"/><net_sink comp="1532" pin=0"/></net>

<net id="1537"><net_src comp="88" pin="0"/><net_sink comp="1532" pin=1"/></net>

<net id="1542"><net_src comp="1532" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1543"><net_src comp="1526" pin="2"/><net_sink comp="1538" pin=1"/></net>

<net id="1550"><net_src comp="80" pin="0"/><net_sink comp="1544" pin=0"/></net>

<net id="1551"><net_src comp="1433" pin="1"/><net_sink comp="1544" pin=1"/></net>

<net id="1552"><net_src comp="82" pin="0"/><net_sink comp="1544" pin=2"/></net>

<net id="1553"><net_src comp="84" pin="0"/><net_sink comp="1544" pin=3"/></net>

<net id="1558"><net_src comp="1544" pin="4"/><net_sink comp="1554" pin=0"/></net>

<net id="1559"><net_src comp="86" pin="0"/><net_sink comp="1554" pin=1"/></net>

<net id="1564"><net_src comp="1441" pin="1"/><net_sink comp="1560" pin=0"/></net>

<net id="1565"><net_src comp="88" pin="0"/><net_sink comp="1560" pin=1"/></net>

<net id="1570"><net_src comp="1560" pin="2"/><net_sink comp="1566" pin=0"/></net>

<net id="1571"><net_src comp="1554" pin="2"/><net_sink comp="1566" pin=1"/></net>

<net id="1575"><net_src comp="150" pin="7"/><net_sink comp="1572" pin=0"/></net>

<net id="1579"><net_src comp="1572" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1583"><net_src comp="1572" pin="1"/><net_sink comp="1580" pin=0"/></net>

<net id="1589"><net_src comp="76" pin="0"/><net_sink comp="1584" pin=0"/></net>

<net id="1590"><net_src comp="78" pin="0"/><net_sink comp="1584" pin=1"/></net>

<net id="1591"><net_src comp="1576" pin="1"/><net_sink comp="1584" pin=2"/></net>

<net id="1595"><net_src comp="1584" pin="3"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1597"><net_src comp="1592" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="1601"><net_src comp="157" pin="7"/><net_sink comp="1598" pin=0"/></net>

<net id="1605"><net_src comp="1598" pin="1"/><net_sink comp="1602" pin=0"/></net>

<net id="1609"><net_src comp="1598" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1615"><net_src comp="76" pin="0"/><net_sink comp="1610" pin=0"/></net>

<net id="1616"><net_src comp="78" pin="0"/><net_sink comp="1610" pin=1"/></net>

<net id="1617"><net_src comp="1602" pin="1"/><net_sink comp="1610" pin=2"/></net>

<net id="1621"><net_src comp="1610" pin="3"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="1629"><net_src comp="80" pin="0"/><net_sink comp="1623" pin=0"/></net>

<net id="1630"><net_src comp="1572" pin="1"/><net_sink comp="1623" pin=1"/></net>

<net id="1631"><net_src comp="82" pin="0"/><net_sink comp="1623" pin=2"/></net>

<net id="1632"><net_src comp="84" pin="0"/><net_sink comp="1623" pin=3"/></net>

<net id="1637"><net_src comp="1623" pin="4"/><net_sink comp="1633" pin=0"/></net>

<net id="1638"><net_src comp="86" pin="0"/><net_sink comp="1633" pin=1"/></net>

<net id="1643"><net_src comp="1580" pin="1"/><net_sink comp="1639" pin=0"/></net>

<net id="1644"><net_src comp="88" pin="0"/><net_sink comp="1639" pin=1"/></net>

<net id="1649"><net_src comp="1639" pin="2"/><net_sink comp="1645" pin=0"/></net>

<net id="1650"><net_src comp="1633" pin="2"/><net_sink comp="1645" pin=1"/></net>

<net id="1657"><net_src comp="80" pin="0"/><net_sink comp="1651" pin=0"/></net>

<net id="1658"><net_src comp="1598" pin="1"/><net_sink comp="1651" pin=1"/></net>

<net id="1659"><net_src comp="82" pin="0"/><net_sink comp="1651" pin=2"/></net>

<net id="1660"><net_src comp="84" pin="0"/><net_sink comp="1651" pin=3"/></net>

<net id="1665"><net_src comp="1651" pin="4"/><net_sink comp="1661" pin=0"/></net>

<net id="1666"><net_src comp="86" pin="0"/><net_sink comp="1661" pin=1"/></net>

<net id="1671"><net_src comp="1606" pin="1"/><net_sink comp="1667" pin=0"/></net>

<net id="1672"><net_src comp="88" pin="0"/><net_sink comp="1667" pin=1"/></net>

<net id="1677"><net_src comp="1667" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1678"><net_src comp="1661" pin="2"/><net_sink comp="1673" pin=1"/></net>

<net id="1687"><net_src comp="1679" pin="2"/><net_sink comp="1683" pin=0"/></net>

<net id="1688"><net_src comp="780" pin="2"/><net_sink comp="1683" pin=1"/></net>

<net id="1697"><net_src comp="1689" pin="2"/><net_sink comp="1693" pin=0"/></net>

<net id="1698"><net_src comp="784" pin="2"/><net_sink comp="1693" pin=1"/></net>

<net id="1707"><net_src comp="1699" pin="2"/><net_sink comp="1703" pin=0"/></net>

<net id="1708"><net_src comp="788" pin="2"/><net_sink comp="1703" pin=1"/></net>

<net id="1713"><net_src comp="1693" pin="2"/><net_sink comp="1709" pin=0"/></net>

<net id="1714"><net_src comp="1703" pin="2"/><net_sink comp="1709" pin=1"/></net>

<net id="1719"><net_src comp="1709" pin="2"/><net_sink comp="1715" pin=0"/></net>

<net id="1720"><net_src comp="1683" pin="2"/><net_sink comp="1715" pin=1"/></net>

<net id="1725"><net_src comp="1679" pin="2"/><net_sink comp="1721" pin=0"/></net>

<net id="1726"><net_src comp="792" pin="2"/><net_sink comp="1721" pin=1"/></net>

<net id="1735"><net_src comp="1727" pin="2"/><net_sink comp="1731" pin=0"/></net>

<net id="1736"><net_src comp="796" pin="2"/><net_sink comp="1731" pin=1"/></net>

<net id="1745"><net_src comp="1737" pin="2"/><net_sink comp="1741" pin=0"/></net>

<net id="1746"><net_src comp="800" pin="2"/><net_sink comp="1741" pin=1"/></net>

<net id="1751"><net_src comp="1689" pin="2"/><net_sink comp="1747" pin=0"/></net>

<net id="1752"><net_src comp="804" pin="2"/><net_sink comp="1747" pin=1"/></net>

<net id="1757"><net_src comp="1727" pin="2"/><net_sink comp="1753" pin=0"/></net>

<net id="1758"><net_src comp="808" pin="2"/><net_sink comp="1753" pin=1"/></net>

<net id="1767"><net_src comp="1759" pin="2"/><net_sink comp="1763" pin=0"/></net>

<net id="1768"><net_src comp="812" pin="2"/><net_sink comp="1763" pin=1"/></net>

<net id="1773"><net_src comp="1753" pin="2"/><net_sink comp="1769" pin=0"/></net>

<net id="1774"><net_src comp="1763" pin="2"/><net_sink comp="1769" pin=1"/></net>

<net id="1779"><net_src comp="1769" pin="2"/><net_sink comp="1775" pin=0"/></net>

<net id="1780"><net_src comp="1747" pin="2"/><net_sink comp="1775" pin=1"/></net>

<net id="1786"><net_src comp="1775" pin="2"/><net_sink comp="1781" pin=0"/></net>

<net id="1792"><net_src comp="1775" pin="2"/><net_sink comp="1787" pin=0"/></net>

<net id="1797"><net_src comp="1715" pin="2"/><net_sink comp="1793" pin=0"/></net>

<net id="1798"><net_src comp="90" pin="0"/><net_sink comp="1793" pin=1"/></net>

<net id="1803"><net_src comp="1731" pin="2"/><net_sink comp="1799" pin=0"/></net>

<net id="1804"><net_src comp="1741" pin="2"/><net_sink comp="1799" pin=1"/></net>

<net id="1809"><net_src comp="1721" pin="2"/><net_sink comp="1805" pin=0"/></net>

<net id="1810"><net_src comp="1793" pin="2"/><net_sink comp="1805" pin=1"/></net>

<net id="1815"><net_src comp="1805" pin="2"/><net_sink comp="1811" pin=0"/></net>

<net id="1816"><net_src comp="1799" pin="2"/><net_sink comp="1811" pin=1"/></net>

<net id="1822"><net_src comp="1715" pin="2"/><net_sink comp="1817" pin=0"/></net>

<net id="1823"><net_src comp="1781" pin="3"/><net_sink comp="1817" pin=2"/></net>

<net id="1829"><net_src comp="1715" pin="2"/><net_sink comp="1824" pin=0"/></net>

<net id="1830"><net_src comp="1787" pin="3"/><net_sink comp="1824" pin=2"/></net>

<net id="1836"><net_src comp="1811" pin="2"/><net_sink comp="1831" pin=0"/></net>

<net id="1837"><net_src comp="1824" pin="3"/><net_sink comp="1831" pin=2"/></net>

<net id="1838"><net_src comp="1831" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="1849"><net_src comp="1839" pin="3"/><net_sink comp="1844" pin=2"/></net>

<net id="1850"><net_src comp="1844" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="1861"><net_src comp="1851" pin="3"/><net_sink comp="1856" pin=2"/></net>

<net id="1862"><net_src comp="1856" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="1868"><net_src comp="1863" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="1878"><net_src comp="80" pin="0"/><net_sink comp="1872" pin=0"/></net>

<net id="1879"><net_src comp="1869" pin="1"/><net_sink comp="1872" pin=1"/></net>

<net id="1880"><net_src comp="82" pin="0"/><net_sink comp="1872" pin=2"/></net>

<net id="1881"><net_src comp="84" pin="0"/><net_sink comp="1872" pin=3"/></net>

<net id="1885"><net_src comp="1869" pin="1"/><net_sink comp="1882" pin=0"/></net>

<net id="1890"><net_src comp="1872" pin="4"/><net_sink comp="1886" pin=0"/></net>

<net id="1891"><net_src comp="86" pin="0"/><net_sink comp="1886" pin=1"/></net>

<net id="1896"><net_src comp="1882" pin="1"/><net_sink comp="1892" pin=0"/></net>

<net id="1897"><net_src comp="88" pin="0"/><net_sink comp="1892" pin=1"/></net>

<net id="1902"><net_src comp="1892" pin="2"/><net_sink comp="1898" pin=0"/></net>

<net id="1903"><net_src comp="1886" pin="2"/><net_sink comp="1898" pin=1"/></net>

<net id="1908"><net_src comp="1898" pin="2"/><net_sink comp="1904" pin=0"/></net>

<net id="1909"><net_src comp="780" pin="2"/><net_sink comp="1904" pin=1"/></net>

<net id="1914"><net_src comp="780" pin="2"/><net_sink comp="1910" pin=1"/></net>

<net id="1919"><net_src comp="784" pin="2"/><net_sink comp="1915" pin=1"/></net>

<net id="1924"><net_src comp="788" pin="2"/><net_sink comp="1920" pin=1"/></net>

<net id="1929"><net_src comp="792" pin="2"/><net_sink comp="1925" pin=1"/></net>

<net id="1934"><net_src comp="1910" pin="2"/><net_sink comp="1930" pin=0"/></net>

<net id="1935"><net_src comp="1915" pin="2"/><net_sink comp="1930" pin=1"/></net>

<net id="1940"><net_src comp="1920" pin="2"/><net_sink comp="1936" pin=0"/></net>

<net id="1941"><net_src comp="1925" pin="2"/><net_sink comp="1936" pin=1"/></net>

<net id="1946"><net_src comp="1936" pin="2"/><net_sink comp="1942" pin=0"/></net>

<net id="1947"><net_src comp="1930" pin="2"/><net_sink comp="1942" pin=1"/></net>

<net id="1953"><net_src comp="94" pin="0"/><net_sink comp="1948" pin=0"/></net>

<net id="1954"><net_src comp="96" pin="0"/><net_sink comp="1948" pin=2"/></net>

<net id="1960"><net_src comp="76" pin="0"/><net_sink comp="1955" pin=0"/></net>

<net id="1961"><net_src comp="1948" pin="3"/><net_sink comp="1955" pin=1"/></net>

<net id="1962"><net_src comp="98" pin="0"/><net_sink comp="1955" pin=2"/></net>

<net id="1966"><net_src comp="1955" pin="3"/><net_sink comp="1963" pin=0"/></net>

<net id="1970"><net_src comp="490" pin="4"/><net_sink comp="1967" pin=0"/></net>

<net id="1975"><net_src comp="1967" pin="1"/><net_sink comp="1971" pin=0"/></net>

<net id="1976"><net_src comp="100" pin="0"/><net_sink comp="1971" pin=1"/></net>

<net id="1980"><net_src comp="1971" pin="2"/><net_sink comp="1977" pin=0"/></net>

<net id="1981"><net_src comp="1977" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="1985"><net_src comp="512" pin="4"/><net_sink comp="1982" pin=0"/></net>

<net id="1990"><net_src comp="1982" pin="1"/><net_sink comp="1986" pin=0"/></net>

<net id="1991"><net_src comp="100" pin="0"/><net_sink comp="1986" pin=1"/></net>

<net id="1995"><net_src comp="1986" pin="2"/><net_sink comp="1992" pin=0"/></net>

<net id="1996"><net_src comp="1992" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="2000"><net_src comp="501" pin="4"/><net_sink comp="1997" pin=0"/></net>

<net id="2005"><net_src comp="1997" pin="1"/><net_sink comp="2001" pin=0"/></net>

<net id="2006"><net_src comp="100" pin="0"/><net_sink comp="2001" pin=1"/></net>

<net id="2010"><net_src comp="2001" pin="2"/><net_sink comp="2007" pin=0"/></net>

<net id="2011"><net_src comp="2007" pin="1"/><net_sink comp="589" pin=2"/></net>

<net id="2015"><net_src comp="534" pin="4"/><net_sink comp="2012" pin=0"/></net>

<net id="2020"><net_src comp="2012" pin="1"/><net_sink comp="2016" pin=0"/></net>

<net id="2021"><net_src comp="100" pin="0"/><net_sink comp="2016" pin=1"/></net>

<net id="2025"><net_src comp="2016" pin="2"/><net_sink comp="2022" pin=0"/></net>

<net id="2026"><net_src comp="2022" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="2035"><net_src comp="2027" pin="2"/><net_sink comp="2031" pin=0"/></net>

<net id="2036"><net_src comp="784" pin="2"/><net_sink comp="2031" pin=1"/></net>

<net id="2041"><net_src comp="2031" pin="2"/><net_sink comp="2037" pin=0"/></net>

<net id="2042"><net_src comp="780" pin="2"/><net_sink comp="2037" pin=1"/></net>

<net id="2048"><net_src comp="2037" pin="2"/><net_sink comp="2043" pin=0"/></net>

<net id="2049"><net_src comp="2043" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="2055"><net_src comp="2050" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="2065"><net_src comp="80" pin="0"/><net_sink comp="2059" pin=0"/></net>

<net id="2066"><net_src comp="2056" pin="1"/><net_sink comp="2059" pin=1"/></net>

<net id="2067"><net_src comp="82" pin="0"/><net_sink comp="2059" pin=2"/></net>

<net id="2068"><net_src comp="84" pin="0"/><net_sink comp="2059" pin=3"/></net>

<net id="2072"><net_src comp="2056" pin="1"/><net_sink comp="2069" pin=0"/></net>

<net id="2077"><net_src comp="2059" pin="4"/><net_sink comp="2073" pin=0"/></net>

<net id="2078"><net_src comp="86" pin="0"/><net_sink comp="2073" pin=1"/></net>

<net id="2083"><net_src comp="2069" pin="1"/><net_sink comp="2079" pin=0"/></net>

<net id="2084"><net_src comp="88" pin="0"/><net_sink comp="2079" pin=1"/></net>

<net id="2089"><net_src comp="2079" pin="2"/><net_sink comp="2085" pin=0"/></net>

<net id="2090"><net_src comp="2073" pin="2"/><net_sink comp="2085" pin=1"/></net>

<net id="2095"><net_src comp="2085" pin="2"/><net_sink comp="2091" pin=0"/></net>

<net id="2096"><net_src comp="780" pin="2"/><net_sink comp="2091" pin=1"/></net>

<net id="2101"><net_src comp="780" pin="2"/><net_sink comp="2097" pin=1"/></net>

<net id="2106"><net_src comp="784" pin="2"/><net_sink comp="2102" pin=1"/></net>

<net id="2111"><net_src comp="2097" pin="2"/><net_sink comp="2107" pin=0"/></net>

<net id="2112"><net_src comp="2102" pin="2"/><net_sink comp="2107" pin=1"/></net>

<net id="2117"><net_src comp="649" pin="4"/><net_sink comp="2113" pin=0"/></net>

<net id="2118"><net_src comp="30" pin="0"/><net_sink comp="2113" pin=1"/></net>

<net id="2123"><net_src comp="649" pin="4"/><net_sink comp="2119" pin=0"/></net>

<net id="2124"><net_src comp="32" pin="0"/><net_sink comp="2119" pin=1"/></net>

<net id="2129"><net_src comp="649" pin="4"/><net_sink comp="2125" pin=0"/></net>

<net id="2133"><net_src comp="649" pin="4"/><net_sink comp="2130" pin=0"/></net>

<net id="2138"><net_src comp="2130" pin="1"/><net_sink comp="2134" pin=1"/></net>

<net id="2142"><net_src comp="2134" pin="2"/><net_sink comp="2139" pin=0"/></net>

<net id="2143"><net_src comp="2139" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="2144"><net_src comp="2139" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="2149"><net_src comp="2130" pin="1"/><net_sink comp="2145" pin=1"/></net>

<net id="2153"><net_src comp="2145" pin="2"/><net_sink comp="2150" pin=0"/></net>

<net id="2154"><net_src comp="2150" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="2155"><net_src comp="2150" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="2163"><net_src comp="2156" pin="2"/><net_sink comp="2160" pin=0"/></net>

<net id="2168"><net_src comp="2160" pin="1"/><net_sink comp="2164" pin=0"/></net>

<net id="2173"><net_src comp="660" pin="4"/><net_sink comp="2169" pin=0"/></net>

<net id="2174"><net_src comp="30" pin="0"/><net_sink comp="2169" pin=1"/></net>

<net id="2179"><net_src comp="660" pin="4"/><net_sink comp="2175" pin=0"/></net>

<net id="2180"><net_src comp="32" pin="0"/><net_sink comp="2175" pin=1"/></net>

<net id="2184"><net_src comp="660" pin="4"/><net_sink comp="2181" pin=0"/></net>

<net id="2189"><net_src comp="2181" pin="1"/><net_sink comp="2185" pin=0"/></net>

<net id="2193"><net_src comp="660" pin="4"/><net_sink comp="2190" pin=0"/></net>

<net id="2198"><net_src comp="2190" pin="1"/><net_sink comp="2194" pin=1"/></net>

<net id="2202"><net_src comp="2194" pin="2"/><net_sink comp="2199" pin=0"/></net>

<net id="2203"><net_src comp="2199" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="2204"><net_src comp="2199" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="2209"><net_src comp="2190" pin="1"/><net_sink comp="2205" pin=1"/></net>

<net id="2213"><net_src comp="2205" pin="2"/><net_sink comp="2210" pin=0"/></net>

<net id="2214"><net_src comp="2210" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="2215"><net_src comp="2210" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="2219"><net_src comp="991" pin="2"/><net_sink comp="2216" pin=0"/></net>

<net id="2220"><net_src comp="2216" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="2224"><net_src comp="1011" pin="2"/><net_sink comp="2221" pin=0"/></net>

<net id="2225"><net_src comp="2221" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="2235"><net_src comp="1029" pin="2"/><net_sink comp="2232" pin=0"/></net>

<net id="2236"><net_src comp="2232" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="2240"><net_src comp="1049" pin="2"/><net_sink comp="2237" pin=0"/></net>

<net id="2241"><net_src comp="2237" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="2251"><net_src comp="1067" pin="2"/><net_sink comp="2248" pin=0"/></net>

<net id="2255"><net_src comp="1073" pin="2"/><net_sink comp="2252" pin=0"/></net>

<net id="2256"><net_src comp="2252" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="2260"><net_src comp="1091" pin="1"/><net_sink comp="2257" pin=0"/></net>

<net id="2261"><net_src comp="2257" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="2262"><net_src comp="2257" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="2266"><net_src comp="164" pin="3"/><net_sink comp="2263" pin=0"/></net>

<net id="2267"><net_src comp="2263" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="2271"><net_src comp="171" pin="3"/><net_sink comp="2268" pin=0"/></net>

<net id="2272"><net_src comp="2268" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="2279"><net_src comp="1113" pin="2"/><net_sink comp="2276" pin=0"/></net>

<net id="2280"><net_src comp="2276" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="2287"><net_src comp="1140" pin="2"/><net_sink comp="2284" pin=0"/></net>

<net id="2291"><net_src comp="1146" pin="2"/><net_sink comp="2288" pin=0"/></net>

<net id="2292"><net_src comp="2288" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="2296"><net_src comp="1161" pin="1"/><net_sink comp="2293" pin=0"/></net>

<net id="2297"><net_src comp="2293" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="2298"><net_src comp="2293" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="2302"><net_src comp="195" pin="3"/><net_sink comp="2299" pin=0"/></net>

<net id="2303"><net_src comp="2299" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="2307"><net_src comp="202" pin="3"/><net_sink comp="2304" pin=0"/></net>

<net id="2308"><net_src comp="2304" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="2315"><net_src comp="1183" pin="2"/><net_sink comp="2312" pin=0"/></net>

<net id="2316"><net_src comp="2312" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="2320"><net_src comp="1195" pin="3"/><net_sink comp="2317" pin=0"/></net>

<net id="2321"><net_src comp="2317" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="2325"><net_src comp="1216" pin="3"/><net_sink comp="2322" pin=0"/></net>

<net id="2329"><net_src comp="1228" pin="1"/><net_sink comp="2326" pin=0"/></net>

<net id="2330"><net_src comp="2326" pin="1"/><net_sink comp="2156" pin=1"/></net>

<net id="2334"><net_src comp="1252" pin="3"/><net_sink comp="2331" pin=0"/></net>

<net id="2335"><net_src comp="2331" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="2339"><net_src comp="1270" pin="3"/><net_sink comp="2336" pin=0"/></net>

<net id="2340"><net_src comp="2336" pin="1"/><net_sink comp="2125" pin=1"/></net>

<net id="2344"><net_src comp="1282" pin="2"/><net_sink comp="2341" pin=0"/></net>

<net id="2345"><net_src comp="2341" pin="1"/><net_sink comp="2164" pin=1"/></net>

<net id="2349"><net_src comp="1288" pin="1"/><net_sink comp="2346" pin=0"/></net>

<net id="2350"><net_src comp="2346" pin="1"/><net_sink comp="2156" pin=0"/></net>

<net id="2354"><net_src comp="1292" pin="2"/><net_sink comp="2351" pin=0"/></net>

<net id="2358"><net_src comp="1306" pin="1"/><net_sink comp="2355" pin=0"/></net>

<net id="2359"><net_src comp="2355" pin="1"/><net_sink comp="2134" pin=0"/></net>

<net id="2360"><net_src comp="2355" pin="1"/><net_sink comp="2194" pin=0"/></net>

<net id="2364"><net_src comp="239" pin="3"/><net_sink comp="2361" pin=0"/></net>

<net id="2365"><net_src comp="2361" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="2366"><net_src comp="2361" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="2370"><net_src comp="246" pin="3"/><net_sink comp="2367" pin=0"/></net>

<net id="2371"><net_src comp="2367" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="2372"><net_src comp="2367" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="2376"><net_src comp="1330" pin="1"/><net_sink comp="2373" pin=0"/></net>

<net id="2377"><net_src comp="2373" pin="1"/><net_sink comp="2145" pin=0"/></net>

<net id="2378"><net_src comp="2373" pin="1"/><net_sink comp="2205" pin=0"/></net>

<net id="2382"><net_src comp="255" pin="3"/><net_sink comp="2379" pin=0"/></net>

<net id="2383"><net_src comp="2379" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="2387"><net_src comp="262" pin="3"/><net_sink comp="2384" pin=0"/></net>

<net id="2388"><net_src comp="2384" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="2392"><net_src comp="1346" pin="1"/><net_sink comp="2389" pin=0"/></net>

<net id="2393"><net_src comp="2389" pin="1"/><net_sink comp="1948" pin=1"/></net>

<net id="2397"><net_src comp="1366" pin="1"/><net_sink comp="2394" pin=0"/></net>

<net id="2398"><net_src comp="2394" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="2399"><net_src comp="2394" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="2400"><net_src comp="2394" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="2401"><net_src comp="2394" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="2402"><net_src comp="2394" pin="1"/><net_sink comp="804" pin=1"/></net>

<net id="2403"><net_src comp="2394" pin="1"/><net_sink comp="1824" pin=1"/></net>

<net id="2404"><net_src comp="2394" pin="1"/><net_sink comp="1839" pin=2"/></net>

<net id="2405"><net_src comp="2394" pin="1"/><net_sink comp="1844" pin=1"/></net>

<net id="2409"><net_src comp="1395" pin="1"/><net_sink comp="2406" pin=0"/></net>

<net id="2410"><net_src comp="2406" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="2411"><net_src comp="2406" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="2412"><net_src comp="2406" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="2413"><net_src comp="2406" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="2414"><net_src comp="2406" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="2415"><net_src comp="2406" pin="1"/><net_sink comp="1831" pin=1"/></net>

<net id="2416"><net_src comp="2406" pin="1"/><net_sink comp="1839" pin=1"/></net>

<net id="2417"><net_src comp="2406" pin="1"/><net_sink comp="1851" pin=2"/></net>

<net id="2418"><net_src comp="2406" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="2422"><net_src comp="1424" pin="1"/><net_sink comp="2419" pin=0"/></net>

<net id="2423"><net_src comp="2419" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="2424"><net_src comp="2419" pin="1"/><net_sink comp="796" pin=1"/></net>

<net id="2425"><net_src comp="2419" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="2426"><net_src comp="2419" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="2427"><net_src comp="2419" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="2428"><net_src comp="2419" pin="1"/><net_sink comp="1781" pin=2"/></net>

<net id="2429"><net_src comp="2419" pin="1"/><net_sink comp="1787" pin=1"/></net>

<net id="2430"><net_src comp="2419" pin="1"/><net_sink comp="1851" pin=1"/></net>

<net id="2431"><net_src comp="2419" pin="1"/><net_sink comp="1856" pin=1"/></net>

<net id="2432"><net_src comp="2419" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="2436"><net_src comp="1453" pin="1"/><net_sink comp="2433" pin=0"/></net>

<net id="2437"><net_src comp="2433" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="2438"><net_src comp="2433" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="2439"><net_src comp="2433" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="2440"><net_src comp="2433" pin="1"/><net_sink comp="1781" pin=1"/></net>

<net id="2441"><net_src comp="2433" pin="1"/><net_sink comp="1787" pin=2"/></net>

<net id="2442"><net_src comp="2433" pin="1"/><net_sink comp="1817" pin=1"/></net>

<net id="2443"><net_src comp="2433" pin="1"/><net_sink comp="1863" pin=1"/></net>

<net id="2444"><net_src comp="2433" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="2448"><net_src comp="1492" pin="2"/><net_sink comp="2445" pin=0"/></net>

<net id="2449"><net_src comp="2445" pin="1"/><net_sink comp="1679" pin=0"/></net>

<net id="2450"><net_src comp="2445" pin="1"/><net_sink comp="1689" pin=0"/></net>

<net id="2451"><net_src comp="2445" pin="1"/><net_sink comp="1699" pin=0"/></net>

<net id="2452"><net_src comp="2445" pin="1"/><net_sink comp="1910" pin=0"/></net>

<net id="2456"><net_src comp="1510" pin="2"/><net_sink comp="2453" pin=0"/></net>

<net id="2457"><net_src comp="2453" pin="1"/><net_sink comp="1679" pin=1"/></net>

<net id="2458"><net_src comp="2453" pin="1"/><net_sink comp="1727" pin=0"/></net>

<net id="2459"><net_src comp="2453" pin="1"/><net_sink comp="1737" pin=0"/></net>

<net id="2460"><net_src comp="2453" pin="1"/><net_sink comp="1915" pin=0"/></net>

<net id="2464"><net_src comp="1538" pin="2"/><net_sink comp="2461" pin=0"/></net>

<net id="2465"><net_src comp="2461" pin="1"/><net_sink comp="1689" pin=1"/></net>

<net id="2466"><net_src comp="2461" pin="1"/><net_sink comp="1727" pin=1"/></net>

<net id="2467"><net_src comp="2461" pin="1"/><net_sink comp="1759" pin=0"/></net>

<net id="2468"><net_src comp="2461" pin="1"/><net_sink comp="1920" pin=0"/></net>

<net id="2472"><net_src comp="1566" pin="2"/><net_sink comp="2469" pin=0"/></net>

<net id="2473"><net_src comp="2469" pin="1"/><net_sink comp="1699" pin=1"/></net>

<net id="2474"><net_src comp="2469" pin="1"/><net_sink comp="1737" pin=1"/></net>

<net id="2475"><net_src comp="2469" pin="1"/><net_sink comp="1759" pin=1"/></net>

<net id="2476"><net_src comp="2469" pin="1"/><net_sink comp="1925" pin=0"/></net>

<net id="2480"><net_src comp="1592" pin="1"/><net_sink comp="2477" pin=0"/></net>

<net id="2481"><net_src comp="2477" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="2482"><net_src comp="2477" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="2483"><net_src comp="2477" pin="1"/><net_sink comp="2043" pin=1"/></net>

<net id="2484"><net_src comp="2477" pin="1"/><net_sink comp="2050" pin=2"/></net>

<net id="2488"><net_src comp="1618" pin="1"/><net_sink comp="2485" pin=0"/></net>

<net id="2489"><net_src comp="2485" pin="1"/><net_sink comp="784" pin=1"/></net>

<net id="2490"><net_src comp="2485" pin="1"/><net_sink comp="2043" pin=2"/></net>

<net id="2491"><net_src comp="2485" pin="1"/><net_sink comp="2050" pin=1"/></net>

<net id="2492"><net_src comp="2485" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="2496"><net_src comp="1645" pin="2"/><net_sink comp="2493" pin=0"/></net>

<net id="2497"><net_src comp="2493" pin="1"/><net_sink comp="2027" pin=0"/></net>

<net id="2498"><net_src comp="2493" pin="1"/><net_sink comp="2097" pin=0"/></net>

<net id="2502"><net_src comp="1673" pin="2"/><net_sink comp="2499" pin=0"/></net>

<net id="2503"><net_src comp="2499" pin="1"/><net_sink comp="2027" pin=1"/></net>

<net id="2504"><net_src comp="2499" pin="1"/><net_sink comp="2102" pin=0"/></net>

<net id="2508"><net_src comp="1715" pin="2"/><net_sink comp="2505" pin=0"/></net>

<net id="2509"><net_src comp="2505" pin="1"/><net_sink comp="1839" pin=0"/></net>

<net id="2510"><net_src comp="2505" pin="1"/><net_sink comp="1851" pin=0"/></net>

<net id="2514"><net_src comp="1811" pin="2"/><net_sink comp="2511" pin=0"/></net>

<net id="2515"><net_src comp="2511" pin="1"/><net_sink comp="1844" pin=0"/></net>

<net id="2516"><net_src comp="2511" pin="1"/><net_sink comp="1856" pin=0"/></net>

<net id="2517"><net_src comp="2511" pin="1"/><net_sink comp="1863" pin=0"/></net>

<net id="2521"><net_src comp="1817" pin="3"/><net_sink comp="2518" pin=0"/></net>

<net id="2522"><net_src comp="2518" pin="1"/><net_sink comp="1863" pin=2"/></net>

<net id="2526"><net_src comp="1831" pin="3"/><net_sink comp="2523" pin=0"/></net>

<net id="2527"><net_src comp="2523" pin="1"/><net_sink comp="1869" pin=0"/></net>

<net id="2528"><net_src comp="2523" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="2529"><net_src comp="2523" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="2530"><net_src comp="2523" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="2531"><net_src comp="2523" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="2532"><net_src comp="2523" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="2536"><net_src comp="1844" pin="3"/><net_sink comp="2533" pin=0"/></net>

<net id="2537"><net_src comp="2533" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="2541"><net_src comp="1856" pin="3"/><net_sink comp="2538" pin=0"/></net>

<net id="2542"><net_src comp="2538" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="2546"><net_src comp="1863" pin="3"/><net_sink comp="2543" pin=0"/></net>

<net id="2547"><net_src comp="2543" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="2551"><net_src comp="1904" pin="2"/><net_sink comp="2548" pin=0"/></net>

<net id="2555"><net_src comp="771" pin="2"/><net_sink comp="2552" pin=0"/></net>

<net id="2556"><net_src comp="2552" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="2557"><net_src comp="2552" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="2561"><net_src comp="820" pin="2"/><net_sink comp="2558" pin=0"/></net>

<net id="2562"><net_src comp="2558" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="2566"><net_src comp="695" pin="2"/><net_sink comp="2563" pin=0"/></net>

<net id="2567"><net_src comp="2563" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="2571"><net_src comp="1942" pin="2"/><net_sink comp="2568" pin=0"/></net>

<net id="2575"><net_src comp="1963" pin="1"/><net_sink comp="2572" pin=0"/></net>

<net id="2576"><net_src comp="2572" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="2580"><net_src comp="721" pin="2"/><net_sink comp="2577" pin=0"/></net>

<net id="2581"><net_src comp="2577" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="2585"><net_src comp="726" pin="2"/><net_sink comp="2582" pin=0"/></net>

<net id="2586"><net_src comp="2582" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="2590"><net_src comp="731" pin="2"/><net_sink comp="2587" pin=0"/></net>

<net id="2591"><net_src comp="2587" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="2595"><net_src comp="736" pin="2"/><net_sink comp="2592" pin=0"/></net>

<net id="2596"><net_src comp="2592" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="2600"><net_src comp="681" pin="2"/><net_sink comp="2597" pin=0"/></net>

<net id="2601"><net_src comp="2597" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="2605"><net_src comp="685" pin="2"/><net_sink comp="2602" pin=0"/></net>

<net id="2606"><net_src comp="2602" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="2610"><net_src comp="763" pin="2"/><net_sink comp="2607" pin=0"/></net>

<net id="2611"><net_src comp="2607" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="2615"><net_src comp="767" pin="2"/><net_sink comp="2612" pin=0"/></net>

<net id="2616"><net_src comp="2612" pin="1"/><net_sink comp="490" pin=2"/></net>

<net id="2620"><net_src comp="771" pin="2"/><net_sink comp="2617" pin=0"/></net>

<net id="2621"><net_src comp="2617" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="2625"><net_src comp="775" pin="2"/><net_sink comp="2622" pin=0"/></net>

<net id="2626"><net_src comp="2622" pin="1"/><net_sink comp="512" pin=2"/></net>

<net id="2630"><net_src comp="2037" pin="2"/><net_sink comp="2627" pin=0"/></net>

<net id="2631"><net_src comp="2627" pin="1"/><net_sink comp="2050" pin=0"/></net>

<net id="2635"><net_src comp="2043" pin="3"/><net_sink comp="2632" pin=0"/></net>

<net id="2636"><net_src comp="2632" pin="1"/><net_sink comp="2056" pin=0"/></net>

<net id="2637"><net_src comp="2632" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="2638"><net_src comp="2632" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="2639"><net_src comp="2632" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="2640"><net_src comp="2632" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="2644"><net_src comp="2050" pin="3"/><net_sink comp="2641" pin=0"/></net>

<net id="2645"><net_src comp="2641" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="2649"><net_src comp="2091" pin="2"/><net_sink comp="2646" pin=0"/></net>

<net id="2653"><net_src comp="820" pin="2"/><net_sink comp="2650" pin=0"/></net>

<net id="2654"><net_src comp="2650" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="2658"><net_src comp="695" pin="2"/><net_sink comp="2655" pin=0"/></net>

<net id="2659"><net_src comp="2655" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="2663"><net_src comp="2107" pin="2"/><net_sink comp="2660" pin=0"/></net>

<net id="2667"><net_src comp="763" pin="2"/><net_sink comp="2664" pin=0"/></net>

<net id="2668"><net_src comp="2664" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="2672"><net_src comp="767" pin="2"/><net_sink comp="2669" pin=0"/></net>

<net id="2673"><net_src comp="2669" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="2677"><net_src comp="2113" pin="2"/><net_sink comp="2674" pin=0"/></net>

<net id="2681"><net_src comp="2119" pin="2"/><net_sink comp="2678" pin=0"/></net>

<net id="2682"><net_src comp="2678" pin="1"/><net_sink comp="649" pin=2"/></net>

<net id="2686"><net_src comp="2125" pin="2"/><net_sink comp="2683" pin=0"/></net>

<net id="2690"><net_src comp="280" pin="3"/><net_sink comp="2687" pin=0"/></net>

<net id="2691"><net_src comp="2687" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="2692"><net_src comp="2687" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="2696"><net_src comp="287" pin="3"/><net_sink comp="2693" pin=0"/></net>

<net id="2697"><net_src comp="2693" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="2698"><net_src comp="2693" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="2702"><net_src comp="294" pin="3"/><net_sink comp="2699" pin=0"/></net>

<net id="2703"><net_src comp="2699" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="2704"><net_src comp="2699" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="2708"><net_src comp="301" pin="3"/><net_sink comp="2705" pin=0"/></net>

<net id="2709"><net_src comp="2705" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="2710"><net_src comp="2705" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="2714"><net_src comp="2164" pin="2"/><net_sink comp="2711" pin=0"/></net>

<net id="2715"><net_src comp="2711" pin="1"/><net_sink comp="2185" pin=1"/></net>

<net id="2719"><net_src comp="2169" pin="2"/><net_sink comp="2716" pin=0"/></net>

<net id="2723"><net_src comp="2175" pin="2"/><net_sink comp="2720" pin=0"/></net>

<net id="2724"><net_src comp="2720" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="2728"><net_src comp="2185" pin="2"/><net_sink comp="2725" pin=0"/></net>

<net id="2732"><net_src comp="312" pin="3"/><net_sink comp="2729" pin=0"/></net>

<net id="2733"><net_src comp="2729" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="2734"><net_src comp="2729" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="2738"><net_src comp="319" pin="3"/><net_sink comp="2735" pin=0"/></net>

<net id="2739"><net_src comp="2735" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="2743"><net_src comp="326" pin="3"/><net_sink comp="2740" pin=0"/></net>

<net id="2744"><net_src comp="2740" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="2745"><net_src comp="2740" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="2749"><net_src comp="333" pin="3"/><net_sink comp="2746" pin=0"/></net>

<net id="2750"><net_src comp="2746" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="2754"><net_src comp="122" pin="3"/><net_sink comp="2751" pin=0"/></net>

<net id="2755"><net_src comp="2751" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="2759"><net_src comp="129" pin="3"/><net_sink comp="2756" pin=0"/></net>

<net id="2760"><net_src comp="2756" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="2764"><net_src comp="122" pin="7"/><net_sink comp="2761" pin=0"/></net>

<net id="2765"><net_src comp="2761" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="2769"><net_src comp="129" pin="7"/><net_sink comp="2766" pin=0"/></net>

<net id="2770"><net_src comp="2766" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="2774"><net_src comp="825" pin="2"/><net_sink comp="2771" pin=0"/></net>

<net id="2775"><net_src comp="2771" pin="1"/><net_sink comp="458" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Qi_M_real | {3 7 130 135 }
	Port: Qi_M_imag | {3 7 131 135 }
	Port: Ri_M_real | {5 10 56 111 116 }
	Port: Ri_M_imag | {5 10 56 112 116 }
 - Input state : 
	Port: qrf_top_Loop_1_proc3 : Qi_M_real | {118 119 }
	Port: qrf_top_Loop_1_proc3 : Qi_M_imag | {118 119 }
	Port: qrf_top_Loop_1_proc3 : Ri_M_real | {12 13 99 100 }
	Port: qrf_top_Loop_1_proc3 : Ri_M_imag | {12 13 99 100 }
	Port: qrf_top_Loop_1_proc3 : A_M_real | {9 10 }
	Port: qrf_top_Loop_1_proc3 : A_M_imag | {9 10 }
  - Chain level:
	State 1
	State 2
		add_ln459 : 1
	State 3
		tmp_3 : 1
		zext_ln1027 : 2
		Qi_M_real_addr : 3
		Qi_M_imag_addr : 3
		add_ln459_1 : 1
		store_ln459 : 4
		store_ln459 : 4
		icmp_ln459 : 1
		br_ln459 : 2
		br_ln459 : 1
	State 4
		add_ln460 : 1
	State 5
		tmp_9 : 1
		zext_ln1027_1 : 2
		Ri_M_real_addr : 3
		Ri_M_imag_addr : 3
		add_ln460_1 : 1
		store_ln460 : 4
		store_ln460 : 4
		icmp_ln460 : 1
		br_ln460 : 2
		br_ln460 : 1
	State 6
		icmp_ln471 : 1
		r : 1
		br_ln471 : 2
		zext_ln1067 : 1
		tmp_5 : 1
		zext_ln1067_1 : 2
		add_ln1067 : 3
		zext_ln1067_2 : 4
		Qi_M_real_addr_1 : 5
		Qi_M_imag_addr_1 : 5
	State 7
		icmp_ln472 : 1
		c_2 : 1
		br_ln472 : 2
		icmp_ln474 : 1
		br_ln474 : 2
		zext_ln1067_3 : 1
		add_ln1067_1 : 2
		zext_ln1067_4 : 3
		Qi_M_real_addr_2 : 4
		Qi_M_imag_addr_2 : 4
		store_ln477 : 5
		store_ln477 : 5
		empty_63 : 1
	State 8
	State 9
		icmp_ln480 : 1
		c : 1
		br_ln480 : 2
		zext_ln482 : 1
		add_ln482 : 2
		zext_ln482_1 : 3
		A_M_real_addr : 4
		A_M_imag_addr : 4
		A_M_real_load : 5
		A_M_imag_load : 5
	State 10
		store_ln482 : 1
		store_ln482 : 1
		empty_62 : 1
	State 11
	State 12
		icmp_ln490 : 1
		zext_ln499 : 2
		icmp_ln486 : 1
		add_ln486 : 1
		br_ln486 : 2
		icmp_ln498 : 1
		select_ln486 : 2
		add_ln513_1 : 1
		icmp_ln490_1 : 2
		select_ln486_1 : 3
		zext_ln499_1 : 3
		zext_ln486 : 4
		sub_ln499 : 4
		sub_ln499_1 : 3
		select_ln486_2 : 5
		select_ln486_3 : 2
		zext_ln513 : 3
		add_ln513 : 1
		select_ln486_4 : 2
		zext_ln486_1 : 3
		xor_ln486 : 4
		zext_ln498 : 3
		icmp_ln499 : 6
		br_ln499 : 7
		add_ln503 : 3
		tmp_7 : 4
		zext_ln503 : 5
		add_ln503_1 : 6
		zext_ln503_1 : 7
		Ri_M_real_addr_2 : 8
		Ri_M_imag_addr_2 : 8
		p_r_M_real_1 : 9
		p_r_M_imag_1 : 9
		tmp_8 : 3
		zext_ln503_2 : 4
		add_ln503_2 : 5
		zext_ln503_3 : 6
		Ri_M_real_addr_3 : 7
		Ri_M_imag_addr_3 : 7
		p_r_M_real : 8
		p_r_M_imag : 8
	State 13
		p_Val2_39 : 1
		trunc_ln368_2 : 2
		trunc_ln189_2 : 2
		p_Result_26 : 3
		d1_4 : 4
		p_Val2_36 : 1
		trunc_ln368_3 : 2
		trunc_ln189_3 : 2
		p_Result_27 : 3
		d2_5 : 4
		p_Val2_37 : 1
		trunc_ln368_4 : 2
		trunc_ln189_4 : 2
		p_Result_28 : 3
		largest_9 : 4
		p_Val2_38 : 1
		trunc_ln368_5 : 2
		trunc_ln189_5 : 2
		p_Result_29 : 3
		d3_7 : 4
		tmp_13 : 2
		tmp_14 : 2
		icmp_ln179 : 3
		icmp_ln179_1 : 3
		or_ln179 : 4
		icmp_ln179_2 : 3
		icmp_ln179_3 : 3
		or_ln179_1 : 4
		tmp_15 : 5
		tmp_16 : 2
		icmp_ln179_4 : 3
		icmp_ln179_5 : 3
		or_ln179_2 : 4
		tmp_17 : 5
		tmp_18 : 2
		icmp_ln179_6 : 3
		icmp_ln179_7 : 3
		or_ln179_3 : 4
		tmp_19 : 5
		tmp_20 : 5
		tmp_21 : 5
		tmp_22 : 5
		tmp_23 : 5
		tmp_24 : 5
		tmp_25 : 5
		p_Val2_s : 1
		trunc_ln368 : 2
		trunc_ln189 : 2
		p_Result_30 : 3
		largest_10 : 4
		p_Val2_34 : 1
		trunc_ln368_1 : 2
		trunc_ln189_1 : 2
		p_Result_31 : 3
		d3 : 4
		tmp_1 : 2
		icmp_ln189 : 3
		icmp_ln189_1 : 3
		or_ln189 : 4
		tmp_2 : 5
		tmp_4 : 2
		icmp_ln189_2 : 3
		icmp_ln189_3 : 3
		or_ln189_1 : 4
		tmp_10 : 5
	State 14
		and_ln179_2 : 1
		and_ln179_4 : 1
		and_ln179_6 : 1
		and_ln179_7 : 1
		and_ln179_1 : 1
		and_ln184 : 1
		and_ln184_2 : 1
		and_ln184_4 : 1
		and_ln189_4 : 1
		and_ln189_5 : 1
		and_ln189_7 : 1
		and_ln189_8 : 1
		and_ln189_2 : 1
		d3_4 : 1
		largest_6 : 1
		xor_ln179 : 1
		and_ln184_5 : 1
		and_ln184_6 : 1
		and_ln184_7 : 1
		d3_5 : 2
		largest_7 : 2
		largest_8 : 1
		tmp_27 : 2
	State 15
		d1_3 : 1
		d2_4 : 1
		tmp_26 : 1
		trunc_ln201_1 : 1
		icmp_ln201_2 : 2
		icmp_ln201_3 : 2
		or_ln201_1 : 3
		and_ln201_1 : 3
		br_ln201 : 3
		x1 : 2
		x2_1 : 2
		x3_1 : 1
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		and_ln284 : 1
		and_ln284_1 : 1
		and_ln284_3 : 1
		and_ln284_4 : 1
		and_ln284_5 : 1
		and_ln284_6 : 1
		and_ln284_2 : 1
		br_ln284 : 1
		tmp_i_i9 : 1
		tmp_3_i_i : 1
		tmp_5_i_i : 1
		tmp_i_i1 : 1
		tmp_5_i_i2 : 1
		p_Result_25 : 1
		c_tmp_M_real : 2
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
		tmp_M_real_1 : 1
		tmp_M_imag_3 : 1
		tmp_M_real_2 : 1
		s_tmp_M_imag : 1
		bitcast_ln155_3 : 2
		xor_ln155_1 : 3
		tmp_M_imag_4 : 3
		bitcast_ln155_5 : 2
		xor_ln155_2 : 3
		tmp_M_imag_6 : 3
		bitcast_ln444 : 2
		xor_ln444 : 3
		bitcast_ln444_1 : 3
		tmp_M_real : 1
		s_tmp_M_imag_2 : 1
		bitcast_ln155 : 2
		xor_ln155 : 3
		tmp_M_imag_2 : 3
		p_f_assign : 1
		p_r_M_imag_5 : 4
		p_r_M_real_6 : 2
		p_r_M_imag_3 : 4
		p_r_M_real_5 : 4
		p_r_M_real_3 : 2
		p_r_M_imag_2 : 4
		p_r_M_real_2 : 2
		store_ln506 : 2
		store_ln508 : 2
	State 57
		and_ln189_3 : 1
		and_ln189 : 1
		largest_1 : 1
		tmp_12 : 2
	State 58
		tmp_11 : 1
		trunc_ln201 : 1
		icmp_ln201 : 2
		icmp_ln201_1 : 2
		or_ln201 : 3
		and_ln201 : 3
		br_ln201 : 3
		x3 : 1
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
		and_ln306_1 : 1
		and_ln306_2 : 1
		and_ln306 : 1
		br_ln306 : 1
		tmp_i_i8 : 1
		tmp_3_i_i1 : 1
		tmp_5_i_i1 : 1
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
		icmp_ln511 : 1
		k : 1
		br_ln511 : 2
		icmp_ln513 : 1
		br_ln513 : 2
		zext_ln114 : 1
		add_ln114 : 2
		zext_ln114_1 : 3
		Ri_M_real_addr_4 : 4
		add_ln114_2 : 2
		zext_ln114_2 : 3
		Ri_M_real_addr_5 : 4
		Ri_M_imag_addr_4 : 4
		Ri_M_imag_addr_5 : 4
		p_t_real : 5
		p_t_imag : 5
		p_t_real_1 : 5
		p_t_imag_1 : 5
	State 100
		tmp_i_i2_67 : 1
		tmp_i_i3 : 1
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
		store_ln116 : 1
	State 112
		store_ln116 : 1
	State 113
	State 114
	State 115
	State 116
		store_ln117 : 1
	State 117
		zext_ln521 : 1
		add_ln521_1 : 2
	State 118
		icmp_ln519 : 1
		k_1 : 1
		br_ln519 : 2
		zext_ln519 : 1
		icmp_ln521 : 2
		br_ln521 : 3
		zext_ln114_3 : 1
		add_ln114_3 : 2
		zext_ln114_4 : 3
		Qi_M_real_addr_3 : 4
		add_ln114_4 : 2
		zext_ln114_5 : 3
		Qi_M_real_addr_4 : 4
		Qi_M_imag_addr_3 : 4
		Qi_M_imag_addr_4 : 4
		p_t_real_2 : 5
		p_t_imag_2 : 5
		p_t_real_3 : 5
		p_t_imag_3 : 5
	State 119
		tmp_i_i6_72 : 1
		tmp_i_i7_73 : 1
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
		store_ln116 : 1
	State 131
		store_ln116 : 1
	State 132
	State 133
	State 134
	State 135
		store_ln117 : 1
	State 136


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_763       |    0    |   363   |   986   |
|   fdiv   |       grp_fu_767       |    0    |   363   |   986   |
|          |       grp_fu_771       |    0    |   363   |   986   |
|          |       grp_fu_775       |    0    |   363   |   986   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_695       |    3    |   128   |   320   |
|          |       grp_fu_699       |    3    |   128   |   320   |
|          |       grp_fu_703       |    3    |   128   |   320   |
|          |       grp_fu_711       |    3    |   128   |   320   |
|   fmul   |       grp_fu_716       |    3    |   128   |   320   |
|          |       grp_fu_721       |    3    |   128   |   320   |
|          |       grp_fu_726       |    3    |   128   |   320   |
|          |       grp_fu_731       |    3    |   128   |   320   |
|          |       grp_fu_736       |    3    |   128   |   320   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_667       |    2    |   227   |   403   |
|          |       grp_fu_671       |    2    |   227   |   403   |
|   fadd   |       grp_fu_677       |    2    |   227   |   403   |
|          |       grp_fu_681       |    2    |   227   |   403   |
|          |       grp_fu_685       |    2    |   227   |   403   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_780       |    0    |    66   |   239   |
|          |       grp_fu_784       |    0    |    66   |   239   |
|          |       grp_fu_788       |    0    |    66   |   239   |
|          |       grp_fu_792       |    0    |    66   |   239   |
|   fcmp   |       grp_fu_796       |    0    |    66   |   239   |
|          |       grp_fu_800       |    0    |    66   |   239   |
|          |       grp_fu_804       |    0    |    66   |   239   |
|          |       grp_fu_808       |    0    |    66   |   239   |
|          |       grp_fu_812       |    0    |    66   |   239   |
|----------|------------------------|---------|---------|---------|
|   fsqrt  |       grp_fu_820       |    0    |   242   |   604   |
|----------|------------------------|---------|---------|---------|
|          |  select_ln486_fu_1195  |    0    |    0    |    2    |
|          | select_ln486_1_fu_1216 |    0    |    0    |    2    |
|          | select_ln486_2_fu_1244 |    0    |    0    |    3    |
|          | select_ln486_3_fu_1252 |    0    |    0    |    3    |
|          | select_ln486_4_fu_1270 |    0    |    0    |    3    |
|          |      d3_4_fu_1781      |    0    |    0    |    32   |
|          |    largest_6_fu_1787   |    0    |    0    |    32   |
|          |      d3_5_fu_1817      |    0    |    0    |    32   |
|  select  |    largest_7_fu_1824   |    0    |    0    |    32   |
|          |    largest_8_fu_1831   |    0    |    0    |    32   |
|          |       d1_fu_1839       |    0    |    0    |    32   |
|          |      d1_3_fu_1844      |    0    |    0    |    32   |
|          |       d2_fu_1851       |    0    |    0    |    32   |
|          |      d2_4_fu_1856      |    0    |    0    |    32   |
|          |      d3_6_fu_1863      |    0    |    0    |    32   |
|          |    largest_1_fu_2043   |    0    |    0    |    32   |
|          |      d3_1_fu_2050      |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |   icmp_ln459_fu_1017   |    0    |    0    |    8    |
|          |  icmp_ln459_1_fu_1023  |    0    |    0    |    8    |
|          |   icmp_ln460_fu_1055   |    0    |    0    |    8    |
|          |  icmp_ln460_1_fu_1061  |    0    |    0    |    8    |
|          |   icmp_ln471_fu_1067   |    0    |    0    |    9    |
|          |   icmp_ln472_fu_1107   |    0    |    0    |    9    |
|          |   icmp_ln474_fu_1119   |    0    |    0    |    9    |
|          |   icmp_ln480_fu_1140   |    0    |    0    |    9    |
|          |   icmp_ln490_fu_1167   |    0    |    0    |    9    |
|          |   icmp_ln486_fu_1177   |    0    |    0    |    9    |
|          |   icmp_ln498_fu_1189   |    0    |    0    |    8    |
|          |  icmp_ln490_1_fu_1210  |    0    |    0    |    9    |
|          |   icmp_ln499_fu_1292   |    0    |    0    |    9    |
|          |   icmp_ln179_fu_1480   |    0    |    0    |    11   |
|          |  icmp_ln179_1_fu_1486  |    0    |    0    |    18   |
|          |  icmp_ln179_2_fu_1498  |    0    |    0    |    11   |
|   icmp   |  icmp_ln179_3_fu_1504  |    0    |    0    |    18   |
|          |  icmp_ln179_4_fu_1526  |    0    |    0    |    11   |
|          |  icmp_ln179_5_fu_1532  |    0    |    0    |    18   |
|          |  icmp_ln179_6_fu_1554  |    0    |    0    |    11   |
|          |  icmp_ln179_7_fu_1560  |    0    |    0    |    18   |
|          |   icmp_ln189_fu_1633   |    0    |    0    |    11   |
|          |  icmp_ln189_1_fu_1639  |    0    |    0    |    18   |
|          |  icmp_ln189_2_fu_1661  |    0    |    0    |    11   |
|          |  icmp_ln189_3_fu_1667  |    0    |    0    |    18   |
|          |  icmp_ln201_2_fu_1886  |    0    |    0    |    11   |
|          |  icmp_ln201_3_fu_1892  |    0    |    0    |    18   |
|          |   icmp_ln201_fu_2073   |    0    |    0    |    11   |
|          |  icmp_ln201_1_fu_2079  |    0    |    0    |    18   |
|          |   icmp_ln511_fu_2113   |    0    |    0    |    9    |
|          |   icmp_ln513_fu_2125   |    0    |    0    |    9    |
|          |   icmp_ln519_fu_2169   |    0    |    0    |    9    |
|          |   icmp_ln521_fu_2185   |    0    |    0    |    18   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_825       |    0    |    0    |    10   |
|          |    add_ln459_fu_991    |    0    |    0    |    10   |
|          |   add_ln459_1_fu_1011  |    0    |    0    |    10   |
|          |    add_ln460_fu_1029   |    0    |    0    |    10   |
|          |   add_ln460_1_fu_1049  |    0    |    0    |    10   |
|          |        r_fu_1073       |    0    |    0    |    12   |
|          |   add_ln1067_fu_1095   |    0    |    0    |    15   |
|          |       c_2_fu_1113      |    0    |    0    |    12   |
|          |  add_ln1067_1_fu_1129  |    0    |    0    |    15   |
|          |        c_fu_1146       |    0    |    0    |    12   |
|          |    add_ln482_fu_1156   |    0    |    0    |    15   |
|    add   |    add_ln486_fu_1183   |    0    |    0    |    13   |
|          |   add_ln513_1_fu_1204  |    0    |    0    |    12   |
|          |    add_ln513_fu_1264   |    0    |    0    |    12   |
|          |   add_ln503_1_fu_1310  |    0    |    0    |    13   |
|          |   add_ln503_2_fu_1334  |    0    |    0    |    13   |
|          |        k_fu_2119       |    0    |    0    |    12   |
|          |    add_ln114_fu_2134   |    0    |    0    |    13   |
|          |   add_ln114_2_fu_2145  |    0    |    0    |    13   |
|          |    add_ln521_fu_2156   |    0    |    0    |    10   |
|          |   add_ln521_1_fu_2164  |    0    |    0    |    39   |
|          |       k_1_fu_2175      |    0    |    0    |    12   |
|          |   add_ln114_3_fu_2194  |    0    |    0    |    13   |
|          |   add_ln114_4_fu_2205  |    0    |    0    |    13   |
|----------|------------------------|---------|---------|---------|
|          |    xor_ln486_fu_1282   |    0    |    0    |    3    |
|          |    xor_ln179_fu_1793   |    0    |    0    |    2    |
|    xor   |   xor_ln155_1_fu_1971  |    0    |    0    |    32   |
|          |   xor_ln155_2_fu_1986  |    0    |    0    |    32   |
|          |    xor_ln444_fu_2001   |    0    |    0    |    32   |
|          |    xor_ln155_fu_2016   |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |    and_ln179_fu_1679   |    0    |    0    |    2    |
|          |   and_ln179_2_fu_1683  |    0    |    0    |    2    |
|          |   and_ln179_3_fu_1689  |    0    |    0    |    2    |
|          |   and_ln179_4_fu_1693  |    0    |    0    |    2    |
|          |   and_ln179_5_fu_1699  |    0    |    0    |    2    |
|          |   and_ln179_6_fu_1703  |    0    |    0    |    2    |
|          |   and_ln179_7_fu_1709  |    0    |    0    |    2    |
|          |   and_ln179_1_fu_1715  |    0    |    0    |    2    |
|          |    and_ln184_fu_1721   |    0    |    0    |    2    |
|          |   and_ln184_1_fu_1727  |    0    |    0    |    2    |
|          |   and_ln184_2_fu_1731  |    0    |    0    |    2    |
|          |   and_ln184_3_fu_1737  |    0    |    0    |    2    |
|          |   and_ln184_4_fu_1741  |    0    |    0    |    2    |
|          |   and_ln189_4_fu_1747  |    0    |    0    |    2    |
|          |   and_ln189_5_fu_1753  |    0    |    0    |    2    |
|          |   and_ln189_6_fu_1759  |    0    |    0    |    2    |
|          |   and_ln189_7_fu_1763  |    0    |    0    |    2    |
|          |   and_ln189_8_fu_1769  |    0    |    0    |    2    |
|    and   |   and_ln189_2_fu_1775  |    0    |    0    |    2    |
|          |   and_ln184_5_fu_1799  |    0    |    0    |    2    |
|          |   and_ln184_6_fu_1805  |    0    |    0    |    2    |
|          |   and_ln184_7_fu_1811  |    0    |    0    |    2    |
|          |   and_ln201_1_fu_1904  |    0    |    0    |    2    |
|          |    and_ln284_fu_1910   |    0    |    0    |    2    |
|          |   and_ln284_1_fu_1915  |    0    |    0    |    2    |
|          |   and_ln284_3_fu_1920  |    0    |    0    |    2    |
|          |   and_ln284_4_fu_1925  |    0    |    0    |    2    |
|          |   and_ln284_5_fu_1930  |    0    |    0    |    2    |
|          |   and_ln284_6_fu_1936  |    0    |    0    |    2    |
|          |   and_ln284_2_fu_1942  |    0    |    0    |    2    |
|          |   and_ln189_1_fu_2027  |    0    |    0    |    2    |
|          |   and_ln189_3_fu_2031  |    0    |    0    |    2    |
|          |    and_ln189_fu_2037   |    0    |    0    |    2    |
|          |    and_ln201_fu_2091   |    0    |    0    |    2    |
|          |   and_ln306_1_fu_2097  |    0    |    0    |    2    |
|          |   and_ln306_2_fu_2102  |    0    |    0    |    2    |
|          |    and_ln306_fu_2107   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    sub   |    sub_ln499_fu_1232   |    0    |    0    |    12   |
|          |   sub_ln499_1_fu_1238  |    0    |    0    |    12   |
|----------|------------------------|---------|---------|---------|
|          |    or_ln179_fu_1492    |    0    |    0    |    2    |
|          |   or_ln179_1_fu_1510   |    0    |    0    |    2    |
|          |   or_ln179_2_fu_1538   |    0    |    0    |    2    |
|    or    |   or_ln179_3_fu_1566   |    0    |    0    |    2    |
|          |    or_ln189_fu_1645    |    0    |    0    |    2    |
|          |   or_ln189_1_fu_1673   |    0    |    0    |    2    |
|          |   or_ln201_1_fu_1898   |    0    |    0    |    2    |
|          |    or_ln201_fu_2085    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_3_fu_997      |    0    |    0    |    0    |
|          |      tmp_9_fu_1035     |    0    |    0    |    0    |
|          |      tmp_5_fu_1083     |    0    |    0    |    0    |
|          |      tmp_7_fu_1298     |    0    |    0    |    0    |
|          |      tmp_8_fu_1322     |    0    |    0    |    0    |
|bitconcatenate|   p_Result_26_fu_1358  |    0    |    0    |    0    |
|          |   p_Result_27_fu_1387  |    0    |    0    |    0    |
|          |   p_Result_28_fu_1416  |    0    |    0    |    0    |
|          |   p_Result_29_fu_1445  |    0    |    0    |    0    |
|          |   p_Result_30_fu_1584  |    0    |    0    |    0    |
|          |   p_Result_31_fu_1610  |    0    |    0    |    0    |
|          |   p_Result_25_fu_1955  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   zext_ln1027_fu_1005  |    0    |    0    |    0    |
|          |  zext_ln1027_1_fu_1043 |    0    |    0    |    0    |
|          |   zext_ln1067_fu_1079  |    0    |    0    |    0    |
|          |  zext_ln1067_1_fu_1091 |    0    |    0    |    0    |
|          |  zext_ln1067_2_fu_1101 |    0    |    0    |    0    |
|          |  zext_ln1067_3_fu_1125 |    0    |    0    |    0    |
|          |  zext_ln1067_4_fu_1134 |    0    |    0    |    0    |
|          |   zext_ln482_fu_1152   |    0    |    0    |    0    |
|          |  zext_ln482_1_fu_1161  |    0    |    0    |    0    |
|          |   zext_ln499_fu_1173   |    0    |    0    |    0    |
|          |  zext_ln499_1_fu_1224  |    0    |    0    |    0    |
|          |   zext_ln486_fu_1228   |    0    |    0    |    0    |
|          |   zext_ln513_fu_1260   |    0    |    0    |    0    |
|   zext   |  zext_ln486_1_fu_1278  |    0    |    0    |    0    |
|          |   zext_ln498_fu_1288   |    0    |    0    |    0    |
|          |   zext_ln503_fu_1306   |    0    |    0    |    0    |
|          |  zext_ln503_1_fu_1316  |    0    |    0    |    0    |
|          |  zext_ln503_2_fu_1330  |    0    |    0    |    0    |
|          |  zext_ln503_3_fu_1340  |    0    |    0    |    0    |
|          |   zext_ln114_fu_2130   |    0    |    0    |    0    |
|          |  zext_ln114_1_fu_2139  |    0    |    0    |    0    |
|          |  zext_ln114_2_fu_2150  |    0    |    0    |    0    |
|          |   zext_ln521_fu_2160   |    0    |    0    |    0    |
|          |   zext_ln519_fu_2181   |    0    |    0    |    0    |
|          |  zext_ln114_3_fu_2190  |    0    |    0    |    0    |
|          |  zext_ln114_4_fu_2199  |    0    |    0    |    0    |
|          |  zext_ln114_5_fu_2210  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |  trunc_ln368_2_fu_1350 |    0    |    0    |    0    |
|          |  trunc_ln189_2_fu_1354 |    0    |    0    |    0    |
|          |  trunc_ln368_3_fu_1379 |    0    |    0    |    0    |
|          |  trunc_ln189_3_fu_1383 |    0    |    0    |    0    |
|          |  trunc_ln368_4_fu_1408 |    0    |    0    |    0    |
|          |  trunc_ln189_4_fu_1412 |    0    |    0    |    0    |
|   trunc  |  trunc_ln368_5_fu_1437 |    0    |    0    |    0    |
|          |  trunc_ln189_5_fu_1441 |    0    |    0    |    0    |
|          |   trunc_ln368_fu_1576  |    0    |    0    |    0    |
|          |   trunc_ln189_fu_1580  |    0    |    0    |    0    |
|          |  trunc_ln368_1_fu_1602 |    0    |    0    |    0    |
|          |  trunc_ln189_1_fu_1606 |    0    |    0    |    0    |
|          |  trunc_ln201_1_fu_1882 |    0    |    0    |    0    |
|          |   trunc_ln201_fu_2069  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     tmp_13_fu_1460     |    0    |    0    |    0    |
|          |     tmp_14_fu_1470     |    0    |    0    |    0    |
|          |     tmp_16_fu_1516     |    0    |    0    |    0    |
|partselect|     tmp_18_fu_1544     |    0    |    0    |    0    |
|          |      tmp_1_fu_1623     |    0    |    0    |    0    |
|          |      tmp_4_fu_1651     |    0    |    0    |    0    |
|          |     tmp_26_fu_1872     |    0    |    0    |    0    |
|          |     tmp_11_fu_2059     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|   p_Result_s_fu_1948   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    37   |   4575  |  12946  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|    A_M_imag_addr_reg_2304    |    4   |
|    A_M_real_addr_reg_2299    |    4   |
|   Qi_M_imag_addr_1_reg_2268  |    4   |
|   Qi_M_imag_addr_3_reg_2740  |    4   |
|   Qi_M_imag_addr_4_reg_2746  |    4   |
|   Qi_M_real_addr_1_reg_2263  |    4   |
|   Qi_M_real_addr_3_reg_2729  |    4   |
|   Qi_M_real_addr_4_reg_2735  |    4   |
|   Ri_M_imag_addr_2_reg_2367  |    4   |
|   Ri_M_imag_addr_3_reg_2384  |    4   |
|   Ri_M_imag_addr_4_reg_2699  |    4   |
|   Ri_M_imag_addr_5_reg_2705  |    4   |
|   Ri_M_real_addr_2_reg_2361  |    4   |
|   Ri_M_real_addr_3_reg_2379  |    4   |
|   Ri_M_real_addr_4_reg_2687  |    4   |
|   Ri_M_real_addr_5_reg_2693  |    4   |
|     add_ln459_1_reg_2221     |    2   |
|      add_ln459_reg_2216      |    2   |
|     add_ln460_1_reg_2237     |    2   |
|      add_ln460_reg_2232      |    2   |
|      add_ln486_reg_2312      |    4   |
|     add_ln521_1_reg_2711     |   32   |
|     and_ln179_1_reg_2505     |    1   |
|     and_ln184_7_reg_2511     |    1   |
|      and_ln189_reg_2627      |    1   |
|     and_ln201_1_reg_2548     |    1   |
|      and_ln201_reg_2646      |    1   |
|     and_ln284_2_reg_2568     |    1   |
|      and_ln306_reg_2660      |    1   |
|        c12_0_i_reg_421       |    3   |
|         c_0_i_reg_410        |    3   |
|         c_2_reg_2276         |    3   |
|          c_reg_2288          |    3   |
|     c_tmp_M_imag_reg_2612    |   32   |
|    c_tmp_M_real_1_reg_2607   |   32   |
|     c_tmp_M_real_reg_2572    |   32   |
|complex_M_imag_writ_1_reg_2669|   32   |
| complex_M_imag_writ_reg_2622 |   32   |
|         d1_3_reg_2533        |   32   |
|         d1_4_reg_2394        |   32   |
|         d2_4_reg_2538        |   32   |
|         d2_5_reg_2406        |   32   |
|         d3_1_reg_2641        |   32   |
|         d3_5_reg_2518        |   32   |
|         d3_6_reg_2543        |   32   |
|         d3_7_reg_2433        |   32   |
|          d3_reg_2485         |   32   |
|         i_0_i_reg_454        |    2   |
|          i_reg_2771          |    2   |
|      icmp_ln471_reg_2248     |    1   |
|      icmp_ln480_reg_2284     |    1   |
|      icmp_ln499_reg_2351     |    1   |
|      icmp_ln511_reg_2674     |    1   |
|      icmp_ln513_reg_2683     |    1   |
|      icmp_ln519_reg_2716     |    1   |
|      icmp_ln521_reg_2725     |    1   |
|    indvar_flatten_reg_432    |    4   |
|         j_0_i_reg_443        |    3   |
|        k13_0_i_reg_656       |    3   |
|         k_0_i_reg_645        |    3   |
|         k_1_reg_2720         |    3   |
|          k_reg_2678          |    3   |
|      largest_10_reg_2477     |   32   |
|      largest_1_reg_2632      |   32   |
|      largest_8_reg_2523      |   32   |
|      largest_9_reg_2419      |   32   |
|      mag_M_real_reg_632      |   32   |
|      or_ln179_1_reg_2453     |    1   |
|      or_ln179_2_reg_2461     |    1   |
|      or_ln179_3_reg_2469     |    1   |
|       or_ln179_reg_2445      |    1   |
|      or_ln189_1_reg_2499     |    1   |
|       or_ln189_reg_2493      |    1   |
|      p_Val2_39_reg_2389      |   32   |
|      p_f_assign_reg_541      |   32   |
|     p_r_M_imag_2_reg_609     |   32   |
|     p_r_M_imag_3_reg_575     |   32   |
|     p_r_M_imag_5_reg_552     |   32   |
|     p_r_M_real_2_reg_620     |   32   |
|     p_r_M_real_3_reg_597     |   32   |
|     p_r_M_real_5_reg_586     |   32   |
|     p_r_M_real_6_reg_563     |   32   |
|      p_t_imag_2_reg_2756     |   32   |
|      p_t_imag_3_reg_2766     |   32   |
|      p_t_real_2_reg_2751     |   32   |
|      p_t_real_3_reg_2761     |   32   |
|      phi_ln459_1_reg_364     |    2   |
|       phi_ln459_reg_352      |    2   |
|      phi_ln460_1_reg_387     |    2   |
|       phi_ln460_reg_375      |    2   |
|         r_0_i_reg_398        |    3   |
|          r_reg_2252          |    3   |
|            reg_830           |   32   |
|            reg_837           |   32   |
|            reg_844           |   32   |
|            reg_853           |   32   |
|            reg_862           |   32   |
|            reg_868           |   32   |
|            reg_874           |   32   |
|            reg_880           |   32   |
|            reg_886           |   32   |
|            reg_892           |   32   |
|            reg_900           |   32   |
|            reg_912           |   32   |
|            reg_917           |   32   |
|            reg_922           |   32   |
|            reg_927           |   32   |
|            reg_932           |   32   |
|            reg_937           |   32   |
|            reg_943           |   32   |
|            reg_949           |   32   |
|            reg_955           |   32   |
|            reg_961           |   32   |
|            reg_966           |   32   |
|            reg_971           |   32   |
|            reg_976           |   32   |
|            reg_981           |   32   |
|            reg_986           |   32   |
|    s_tmp_M_imag_2_reg_530    |   32   |
|     s_tmp_M_imag_reg_508     |   32   |
|    s_tmp_M_real_1_reg_2617   |   32   |
|     s_tmp_M_real_reg_2664    |   32   |
|    select_ln486_1_reg_2322   |    1   |
|    select_ln486_3_reg_2331   |    3   |
|    select_ln486_4_reg_2336   |    3   |
|     select_ln486_reg_2317    |    2   |
|   sqrt_mag_a_mag_b_reg_465   |   32   |
|        tmp_29_reg_2655       |   32   |
|      tmp_2_i_i2_reg_2597     |   32   |
|        tmp_30_reg_2563       |   32   |
|      tmp_5_i_i2_reg_2587     |   32   |
|      tmp_6_i_i2_reg_2592     |   32   |
|      tmp_7_i_i2_reg_2602     |   32   |
|     tmp_M_imag_3_reg_486     |   32   |
|     tmp_M_real_1_reg_477     |   32   |
|     tmp_M_real_2_reg_497     |   32   |
|      tmp_M_real_reg_519      |   32   |
|       tmp_i_i1_reg_2577      |   32   |
|       tmp_i_i2_reg_2582      |   32   |
|       tmp_i_i7_reg_2650      |   32   |
|       tmp_i_i_reg_2558       |   32   |
|         x3_1_reg_2552        |   32   |
|      xor_ln486_reg_2341      |   32   |
|    zext_ln1067_1_reg_2257    |    6   |
|     zext_ln482_1_reg_2293    |   64   |
|      zext_ln486_reg_2326     |    3   |
|      zext_ln498_reg_2346     |    3   |
|     zext_ln503_2_reg_2373    |    5   |
|      zext_ln503_reg_2355     |    5   |
+------------------------------+--------+
|             Total            |  2800  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_122    |  p0  |   5  |   4  |   20   ||    27   |
|     grp_access_fu_122    |  p1  |   2  |  32  |   64   |
|     grp_access_fu_122    |  p2  |   3  |   0  |    0   ||    15   |
|     grp_access_fu_122    |  p4  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_129    |  p0  |   5  |   4  |   20   ||    27   |
|     grp_access_fu_129    |  p2  |   3  |   0  |    0   ||    15   |
|     grp_access_fu_129    |  p4  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_150    |  p0  |   7  |   4  |   28   ||    38   |
|     grp_access_fu_150    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_access_fu_150    |  p2  |   6  |   0  |    0   ||    33   |
|     grp_access_fu_150    |  p4  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_157    |  p0  |   7  |   4  |   28   ||    38   |
|     grp_access_fu_157    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_access_fu_157    |  p2  |   6  |   0  |    0   ||    33   |
|     grp_access_fu_157    |  p4  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_209    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_215    |  p0  |   2  |   4  |    8   ||    9    |
|     phi_ln459_reg_352    |  p0  |   2  |   2  |    4   ||    9    |
|     phi_ln460_reg_375    |  p0  |   2  |   2  |    4   ||    9    |
|       r_0_i_reg_398      |  p0  |   2  |   3  |    6   ||    9    |
| sqrt_mag_a_mag_b_reg_465 |  p0  |   2  |  32  |   64   ||    9    |
|    mag_M_real_reg_632    |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_667        |  p0  |   8  |  32  |   256  ||    41   |
|        grp_fu_667        |  p1  |   8  |  32  |   256  ||    41   |
|        grp_fu_671        |  p0  |   6  |  32  |   192  ||    33   |
|        grp_fu_671        |  p1  |   6  |  32  |   192  ||    27   |
|        grp_fu_695        |  p0  |  12  |  32  |   384  ||    53   |
|        grp_fu_695        |  p1  |  11  |  32  |   352  ||    50   |
|        grp_fu_699        |  p0  |  10  |  32  |   320  ||    47   |
|        grp_fu_699        |  p1  |   8  |  32  |   256  ||    41   |
|        grp_fu_703        |  p0  |   3  |  32  |   96   ||    15   |
|        grp_fu_703        |  p1  |   3  |  32  |   96   ||    15   |
|        grp_fu_711        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_711        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_716        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_763        |  p0  |   4  |  32  |   128  ||    21   |
|        grp_fu_763        |  p1  |   3  |  32  |   96   ||    15   |
|        grp_fu_767        |  p0  |   5  |  32  |   160  ||    27   |
|        grp_fu_767        |  p1  |   3  |  32  |   96   ||    15   |
|        grp_fu_771        |  p0  |   3  |  32  |   96   ||    15   |
|        grp_fu_771        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_780        |  p0  |   8  |  32  |   256  ||    41   |
|        grp_fu_780        |  p1  |   3  |  32  |   96   ||    15   |
|        grp_fu_784        |  p0  |   6  |  32  |   192  ||    33   |
|        grp_fu_784        |  p1  |   5  |  32  |   160  ||    27   |
|        grp_fu_788        |  p0  |   3  |  32  |   96   ||    15   |
|        grp_fu_788        |  p1  |   3  |  32  |   96   ||    15   |
|        grp_fu_792        |  p0  |   3  |  32  |   96   ||    15   |
|        grp_fu_792        |  p1  |   3  |  32  |   96   ||    15   |
|        grp_fu_796        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_796        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_800        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_800        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_804        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_804        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_808        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_808        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_812        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_812        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_825        |  p0  |   2  |   2  |    4   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |  5506  || 110.601 ||   1122  |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   37   |    -   |  4575  |  12946 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   110  |    -   |  1122  |
|  Register |    -   |    -   |  2800  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   37   |   110  |  7375  |  14068 |
+-----------+--------+--------+--------+--------+
