vendor_name = ModelSim
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Mux16to4.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanSigned.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_ledReset.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisexor.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseor.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwisenot.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitwiseand.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftright.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitshiftleft.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationright.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/ModelSim Files/Arena_bitrotationleft.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseOperation_decoder.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_pinAssignments.txt
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitrotationleft.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitrotationright.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitshiftlift.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitshiftright.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseand.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwisenot.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwiseor.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwisexor.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanUnsigned.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanUnsigned.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise_setLessThanSigned.vwf
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/Arena_bitwise.vhd
source_file = 1, C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 3/Quartus Files/db/bitwise.cbx.xml
source_file = 1, c:/users/john/desktop/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/john/desktop/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/john/desktop/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/john/desktop/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Arena_bitwise
instance = comp, \LessThan0~1 , LessThan0~1, Arena_bitwise, 1
instance = comp, \LessThan0~3 , LessThan0~3, Arena_bitwise, 1
instance = comp, \LessThan0~5 , LessThan0~5, Arena_bitwise, 1
instance = comp, \LessThan0~7 , LessThan0~7, Arena_bitwise, 1
instance = comp, \LessThan0~9 , LessThan0~9, Arena_bitwise, 1
instance = comp, \LessThan0~10 , LessThan0~10, Arena_bitwise, 1
instance = comp, \RotateRight0~6 , RotateRight0~6, Arena_bitwise, 1
instance = comp, \RotateRight0~16 , RotateRight0~16, Arena_bitwise, 1
instance = comp, \RotateRight0~26 , RotateRight0~26, Arena_bitwise, 1
instance = comp, \ShiftLeft0~6 , ShiftLeft0~6, Arena_bitwise, 1
instance = comp, \ShiftRight0~1 , ShiftRight0~1, Arena_bitwise, 1
instance = comp, \ShiftRight0~2 , ShiftRight0~2, Arena_bitwise, 1
instance = comp, \ShiftRight0~3 , ShiftRight0~3, Arena_bitwise, 1
instance = comp, \ShiftRight0~4 , ShiftRight0~4, Arena_bitwise, 1
instance = comp, \ShiftRight0~5 , ShiftRight0~5, Arena_bitwise, 1
instance = comp, \Mux0~2 , Mux0~2, Arena_bitwise, 1
instance = comp, \RotateLeft0~10 , RotateLeft0~10, Arena_bitwise, 1
instance = comp, \RotateLeft0~11 , RotateLeft0~11, Arena_bitwise, 1
instance = comp, \RotateLeft0~13 , RotateLeft0~13, Arena_bitwise, 1
instance = comp, \RotateLeft0~14 , RotateLeft0~14, Arena_bitwise, 1
instance = comp, \RotateLeft0~15 , RotateLeft0~15, Arena_bitwise, 1
instance = comp, \RotateLeft0~16 , RotateLeft0~16, Arena_bitwise, 1
instance = comp, \RotateLeft0~17 , RotateLeft0~17, Arena_bitwise, 1
instance = comp, \RotateLeft0~23 , RotateLeft0~23, Arena_bitwise, 1
instance = comp, \RotateLeft0~25 , RotateLeft0~25, Arena_bitwise, 1
instance = comp, \RotateLeft0~26 , RotateLeft0~26, Arena_bitwise, 1
instance = comp, \Mux0~3 , Mux0~3, Arena_bitwise, 1
instance = comp, \Mux0~5 , Mux0~5, Arena_bitwise, 1
instance = comp, \Mux0~6 , Mux0~6, Arena_bitwise, 1
instance = comp, \Mux0~7 , Mux0~7, Arena_bitwise, 1
instance = comp, \Mux0~8 , Mux0~8, Arena_bitwise, 1
instance = comp, \RotateRight0~29 , RotateRight0~29, Arena_bitwise, 1
instance = comp, \ShiftRight0~6 , ShiftRight0~6, Arena_bitwise, 1
instance = comp, \Mux1~2 , Mux1~2, Arena_bitwise, 1
instance = comp, \RotateRight0~33 , RotateRight0~33, Arena_bitwise, 1
instance = comp, \RotateRight0~34 , RotateRight0~34, Arena_bitwise, 1
instance = comp, \RotateRight0~35 , RotateRight0~35, Arena_bitwise, 1
instance = comp, \ShiftRight0~10 , ShiftRight0~10, Arena_bitwise, 1
instance = comp, \Mux2~2 , Mux2~2, Arena_bitwise, 1
instance = comp, \Mux2~3 , Mux2~3, Arena_bitwise, 1
instance = comp, \RotateLeft0~36 , RotateLeft0~36, Arena_bitwise, 1
instance = comp, \RotateRight0~37 , RotateRight0~37, Arena_bitwise, 1
instance = comp, \Mux3~2 , Mux3~2, Arena_bitwise, 1
instance = comp, \Mux3~3 , Mux3~3, Arena_bitwise, 1
instance = comp, \Mux4~6 , Mux4~6, Arena_bitwise, 1
instance = comp, \RotateRight0~38 , RotateRight0~38, Arena_bitwise, 1
instance = comp, \Mux4~11 , Mux4~11, Arena_bitwise, 1
instance = comp, \Mux4~12 , Mux4~12, Arena_bitwise, 1
instance = comp, \ShiftLeft0~12 , ShiftLeft0~12, Arena_bitwise, 1
instance = comp, \Mux5~6 , Mux5~6, Arena_bitwise, 1
instance = comp, \ShiftLeft0~13 , ShiftLeft0~13, Arena_bitwise, 1
instance = comp, \RotateLeft0~38 , RotateLeft0~38, Arena_bitwise, 1
instance = comp, \RotateLeft0~40 , RotateLeft0~40, Arena_bitwise, 1
instance = comp, \ShiftLeft0~14 , ShiftLeft0~14, Arena_bitwise, 1
instance = comp, \Mux4~18 , Mux4~18, Arena_bitwise, 1
instance = comp, \Arena_opcode[3]~I , Arena_opcode[3], Arena_bitwise, 1
instance = comp, \Arena_opcode[2]~I , Arena_opcode[2], Arena_bitwise, 1
instance = comp, \Arena_opcode[0]~I , Arena_opcode[0], Arena_bitwise, 1
instance = comp, \Arena_b_bitwiseIN[4]~I , Arena_b_bitwiseIN[4], Arena_bitwise, 1
instance = comp, \Arena_a_bitwiseIN[3]~I , Arena_a_bitwiseIN[3], Arena_bitwise, 1
instance = comp, \Arena_b_bitwiseIN[3]~I , Arena_b_bitwiseIN[3], Arena_bitwise, 1
instance = comp, \Mux0~9 , Mux0~9, Arena_bitwise, 1
instance = comp, \Arena_a_bitwiseIN[5]~I , Arena_a_bitwiseIN[5], Arena_bitwise, 1
instance = comp, \Arena_b_bitwiseIN[5]~I , Arena_b_bitwiseIN[5], Arena_bitwise, 1
instance = comp, \Mux0~10 , Mux0~10, Arena_bitwise, 1
instance = comp, \Mux0~11 , Mux0~11, Arena_bitwise, 1
instance = comp, \Arena_opcode[1]~I , Arena_opcode[1], Arena_bitwise, 1
instance = comp, \Mux0~12 , Mux0~12, Arena_bitwise, 1
instance = comp, \Mux0~13 , Mux0~13, Arena_bitwise, 1
instance = comp, \Mux6~0 , Mux6~0, Arena_bitwise, 1
instance = comp, \Arena_buttonStart~I , Arena_buttonStart, Arena_bitwise, 1
instance = comp, \Arena_result_bitwiseOUT[5]~0 , Arena_result_bitwiseOUT[5]~0, Arena_bitwise, 1
instance = comp, \Arena_result_bitwiseOUT[5]~0clkctrl , Arena_result_bitwiseOUT[5]~0clkctrl, Arena_bitwise, 1
instance = comp, \Arena_result_bitwiseOUT[0]$latch , Arena_result_bitwiseOUT[0]$latch, Arena_bitwise, 1
instance = comp, \Arena_b_bitwiseIN[1]~I , Arena_b_bitwiseIN[1], Arena_bitwise, 1
instance = comp, \ShiftRight0~0 , ShiftRight0~0, Arena_bitwise, 1
instance = comp, \Arena_a_bitwiseIN[2]~I , Arena_a_bitwiseIN[2], Arena_bitwise, 1
instance = comp, \Arena_b_bitwiseIN[2]~I , Arena_b_bitwiseIN[2], Arena_bitwise, 1
instance = comp, \Arena_a_bitwiseIN[1]~I , Arena_a_bitwiseIN[1], Arena_bitwise, 1
instance = comp, \ShiftRight0~7 , ShiftRight0~7, Arena_bitwise, 1
instance = comp, \ShiftRight0~8 , ShiftRight0~8, Arena_bitwise, 1
instance = comp, \ShiftRight0~9 , ShiftRight0~9, Arena_bitwise, 1
instance = comp, \Mux1~0 , Mux1~0, Arena_bitwise, 1
instance = comp, \RotateRight0~4 , RotateRight0~4, Arena_bitwise, 1
instance = comp, \RotateLeft0~8 , RotateLeft0~8, Arena_bitwise, 1
instance = comp, \RotateRight0~9 , RotateRight0~9, Arena_bitwise, 1
instance = comp, \RotateRight0~2 , RotateRight0~2, Arena_bitwise, 1
instance = comp, \RotateLeft0~27 , RotateLeft0~27, Arena_bitwise, 1
instance = comp, \RotateLeft0~6 , RotateLeft0~6, Arena_bitwise, 1
instance = comp, \RotateRight0~0 , RotateRight0~0, Arena_bitwise, 1
instance = comp, \RotateLeft0~28 , RotateLeft0~28, Arena_bitwise, 1
instance = comp, \RotateLeft0~29 , RotateLeft0~29, Arena_bitwise, 1
instance = comp, \RotateLeft0~9 , RotateLeft0~9, Arena_bitwise, 1
instance = comp, \RotateLeft0~7 , RotateLeft0~7, Arena_bitwise, 1
instance = comp, \RotateLeft0~12 , RotateLeft0~12, Arena_bitwise, 1
instance = comp, \RotateLeft0~30 , RotateLeft0~30, Arena_bitwise, 1
instance = comp, \RotateRight0~27 , RotateRight0~27, Arena_bitwise, 1
instance = comp, \Arena_a_bitwiseIN[4]~I , Arena_a_bitwiseIN[4], Arena_bitwise, 1
instance = comp, \RotateLeft0~19 , RotateLeft0~19, Arena_bitwise, 1
instance = comp, \RotateLeft0~20 , RotateLeft0~20, Arena_bitwise, 1
instance = comp, \RotateLeft0~21 , RotateLeft0~21, Arena_bitwise, 1
instance = comp, \Arena_b_bitwiseIN[0]~I , Arena_b_bitwiseIN[0], Arena_bitwise, 1
instance = comp, \RotateLeft0~31 , RotateLeft0~31, Arena_bitwise, 1
instance = comp, \RotateRight0~1 , RotateRight0~1, Arena_bitwise, 1
instance = comp, \RotateRight0~3 , RotateRight0~3, Arena_bitwise, 1
instance = comp, \RotateRight0~7 , RotateRight0~7, Arena_bitwise, 1
instance = comp, \RotateRight0~8 , RotateRight0~8, Arena_bitwise, 1
instance = comp, \RotateRight0~10 , RotateRight0~10, Arena_bitwise, 1
instance = comp, \RotateRight0~5 , RotateRight0~5, Arena_bitwise, 1
instance = comp, \RotateRight0~12 , RotateRight0~12, Arena_bitwise, 1
instance = comp, \RotateRight0~11 , RotateRight0~11, Arena_bitwise, 1
instance = comp, \RotateRight0~13 , RotateRight0~13, Arena_bitwise, 1
instance = comp, \RotateRight0~14 , RotateRight0~14, Arena_bitwise, 1
instance = comp, \Arena_a_bitwiseIN[0]~I , Arena_a_bitwiseIN[0], Arena_bitwise, 1
instance = comp, \RotateRight0~19 , RotateRight0~19, Arena_bitwise, 1
instance = comp, \RotateRight0~20 , RotateRight0~20, Arena_bitwise, 1
instance = comp, \RotateRight0~17 , RotateRight0~17, Arena_bitwise, 1
instance = comp, \RotateRight0~28 , RotateRight0~28, Arena_bitwise, 1
instance = comp, \RotateRight0~30 , RotateRight0~30, Arena_bitwise, 1
instance = comp, \RotateRight0~23 , RotateRight0~23, Arena_bitwise, 1
instance = comp, \RotateRight0~15 , RotateRight0~15, Arena_bitwise, 1
instance = comp, \RotateRight0~22 , RotateRight0~22, Arena_bitwise, 1
instance = comp, \RotateRight0~24 , RotateRight0~24, Arena_bitwise, 1
instance = comp, \RotateRight0~31 , RotateRight0~31, Arena_bitwise, 1
instance = comp, \RotateRight0~32 , RotateRight0~32, Arena_bitwise, 1
instance = comp, \Mux1~1 , Mux1~1, Arena_bitwise, 1
instance = comp, \Mux1~3 , Mux1~3, Arena_bitwise, 1
instance = comp, \Arena_result_bitwiseOUT[1]$latch , Arena_result_bitwiseOUT[1]$latch, Arena_bitwise, 1
instance = comp, \Mux2~7 , Mux2~7, Arena_bitwise, 1
instance = comp, \Mux0~4 , Mux0~4, Arena_bitwise, 1
instance = comp, \Mux2~4 , Mux2~4, Arena_bitwise, 1
instance = comp, \Mux2~5 , Mux2~5, Arena_bitwise, 1
instance = comp, \RotateLeft0~33 , RotateLeft0~33, Arena_bitwise, 1
instance = comp, \RotateLeft0~18 , RotateLeft0~18, Arena_bitwise, 1
instance = comp, \RotateLeft0~32 , RotateLeft0~32, Arena_bitwise, 1
instance = comp, \RotateLeft0~34 , RotateLeft0~34, Arena_bitwise, 1
instance = comp, \RotateLeft0~35 , RotateLeft0~35, Arena_bitwise, 1
instance = comp, \RotateRight0~36 , RotateRight0~36, Arena_bitwise, 1
instance = comp, \Mux2~0 , Mux2~0, Arena_bitwise, 1
instance = comp, \Mux2~1 , Mux2~1, Arena_bitwise, 1
instance = comp, \Mux2~6 , Mux2~6, Arena_bitwise, 1
instance = comp, \Mux2~8 , Mux2~8, Arena_bitwise, 1
instance = comp, \Arena_result_bitwiseOUT[2]$latch , Arena_result_bitwiseOUT[2]$latch, Arena_bitwise, 1
instance = comp, \ShiftLeft0~10 , ShiftLeft0~10, Arena_bitwise, 1
instance = comp, \ShiftLeft0~8 , ShiftLeft0~8, Arena_bitwise, 1
instance = comp, \ShiftRight0~11 , ShiftRight0~11, Arena_bitwise, 1
instance = comp, \Mux3~0 , Mux3~0, Arena_bitwise, 1
instance = comp, \Mux3~1 , Mux3~1, Arena_bitwise, 1
instance = comp, \Mux3~4 , Mux3~4, Arena_bitwise, 1
instance = comp, \Mux3~5 , Mux3~5, Arena_bitwise, 1
instance = comp, \Mux3~6 , Mux3~6, Arena_bitwise, 1
instance = comp, \Arena_result_bitwiseOUT[3]$latch , Arena_result_bitwiseOUT[3]$latch, Arena_bitwise, 1
instance = comp, \Mux4~17 , Mux4~17, Arena_bitwise, 1
instance = comp, \ShiftLeft0~11 , ShiftLeft0~11, Arena_bitwise, 1
instance = comp, \ShiftLeft0~9 , ShiftLeft0~9, Arena_bitwise, 1
instance = comp, \ShiftLeft0~7 , ShiftLeft0~7, Arena_bitwise, 1
instance = comp, \Mux4~7 , Mux4~7, Arena_bitwise, 1
instance = comp, \Mux4~8 , Mux4~8, Arena_bitwise, 1
instance = comp, \Mux4~10 , Mux4~10, Arena_bitwise, 1
instance = comp, \Mux4~9 , Mux4~9, Arena_bitwise, 1
instance = comp, \Mux4~13 , Mux4~13, Arena_bitwise, 1
instance = comp, \Mux4~14 , Mux4~14, Arena_bitwise, 1
instance = comp, \Mux4~15 , Mux4~15, Arena_bitwise, 1
instance = comp, \Mux4~16 , Mux4~16, Arena_bitwise, 1
instance = comp, \Arena_result_bitwiseOUT[4]$latch , Arena_result_bitwiseOUT[4]$latch, Arena_bitwise, 1
instance = comp, \Mux5~4 , Mux5~4, Arena_bitwise, 1
instance = comp, \Mux5~5 , Mux5~5, Arena_bitwise, 1
instance = comp, \Mux5~12 , Mux5~12, Arena_bitwise, 1
instance = comp, \RotateLeft0~39 , RotateLeft0~39, Arena_bitwise, 1
instance = comp, \RotateLeft0~22 , RotateLeft0~22, Arena_bitwise, 1
instance = comp, \RotateLeft0~24 , RotateLeft0~24, Arena_bitwise, 1
instance = comp, \RotateLeft0~37 , RotateLeft0~37, Arena_bitwise, 1
instance = comp, \RotateRight0~18 , RotateRight0~18, Arena_bitwise, 1
instance = comp, \RotateRight0~21 , RotateRight0~21, Arena_bitwise, 1
instance = comp, \RotateRight0~25 , RotateRight0~25, Arena_bitwise, 1
instance = comp, \Mux5~7 , Mux5~7, Arena_bitwise, 1
instance = comp, \Mux5~8 , Mux5~8, Arena_bitwise, 1
instance = comp, \Mux5~9 , Mux5~9, Arena_bitwise, 1
instance = comp, \Mux5~10 , Mux5~10, Arena_bitwise, 1
instance = comp, \Mux5~11 , Mux5~11, Arena_bitwise, 1
instance = comp, \Arena_result_bitwiseOUT[5]$latch , Arena_result_bitwiseOUT[5]$latch, Arena_bitwise, 1
instance = comp, \Arena_result_bitwiseOUT[0]~I , Arena_result_bitwiseOUT[0], Arena_bitwise, 1
instance = comp, \Arena_result_bitwiseOUT[1]~I , Arena_result_bitwiseOUT[1], Arena_bitwise, 1
instance = comp, \Arena_result_bitwiseOUT[2]~I , Arena_result_bitwiseOUT[2], Arena_bitwise, 1
instance = comp, \Arena_result_bitwiseOUT[3]~I , Arena_result_bitwiseOUT[3], Arena_bitwise, 1
instance = comp, \Arena_result_bitwiseOUT[4]~I , Arena_result_bitwiseOUT[4], Arena_bitwise, 1
instance = comp, \Arena_result_bitwiseOUT[5]~I , Arena_result_bitwiseOUT[5], Arena_bitwise, 1
instance = comp, \Arena_opSelect~I , Arena_opSelect, Arena_bitwise, 1
