{
    "clean_data": "DDR Validation Engineer DDR Validation Engineer DDR Validation Engineer Santa Clara CA Seeking a challenging career position in the field of Validation and emulation Computer Architecture and Digital VLSIASIC Design Work Experience DDR Validation Engineer Google Mountain View CA November 2018 to March 2019 Enabled Dynamic Self refresh and Dynamic Clock Control on airbrush IP and found out power savings and memory latencies in State 9 Did this experiments on all frequencies of DDR Ran bandwidth tests to validate the QOS register and BRB arbitration registers in memory controller to see BW shift between read and write DMA channels of IPUand between portsIPU and PCIe ports Tried to enable PASR to see power saving deltas Debugged with engineers on the stress test failing scenarios System Validation EngineerSVE Team Qualcomm San Diego CA January 2018 to September 2018 Owner of Vmin tests across all rails of SOC for SVE team Worked towards health of all Vmin tests by building convex workspaces executing tests reporting out problems to IP owners filing jiras and responsible for releasing Vmin tests to HVV team for data collection Did pathfinding experiments like trying out new vectors for different subsystems in convex doing 2D shmoos and reporting issues to make the SVE Vmin ecosystem better for future Also worked with Convex team in reporting out issues to make Vmin tests work smoothly Worked on CPU Correlation devices to match SVE results with ATE and SPT teams Tried buffer size experiments on vectors and shmoo hole check experiments Used to present data to team and to SVE CPU team Also responsible for delivering Fmax tests to HVV for data collection Also did MEMVEX failing pattern experiments and running Vmin tests at different temperatures to correlate data with other teams Circuit and System Validation Engineer Qualcomm San Diego CA May 2017 to January 2018 Ramped up on HDD document for DDRPHY Worked on building a tool called DDRPHYVIEW tool which will populate the circuit with coarse and fine values and generate timing diagrams Generated read and write eyes using the DART tool for analysis of FF and SS parts Responsible for delivering DDRPHY firmware memory training code for product after product Ramped up on DSF Design verification for debug purposes This involves running simulations checking FSDB waveforms to check problems and then take the settings and try it on firmware to debug issues that come up Python Developer North Dome Solutions July 2016 to May 2017 Doing predictive analysis and what if big data analysis for business solutions for client Maxwell The environment is HDFS Spark Machine Learning lib MapReduce hive pig Kafka and Sqoop Design Verification engineer Qualcomm Bengaluru Karnataka September 2015 to May 2016 Generating vectors evcd files and converting them to bin files for ATE testers Running RTL RTLVECTOR GLS and VT simulations on presilicon environment This involves RTL validation running simulations loading waveforms and debugging if there was an issue Was responsible for 180 vectors of total BIOS Debug Engineer BIOS Validation Engineering Bengaluru Karnataka July 2014 to May 2015 Part of BIOS validation team Ramped up on BIOS source code to debug the BIOS sightings Also responsible for building a power measurement capability for BIOS debug Created a mindmapping diagram of BIOs and a highlevel document for doing exploratory testing of BIOS It includes all the features in Silicon platform and devices Enabled Presilicon BIOS automation environment so that the BIOS test case automation can be done in Presilicon environment This work was Demoed in Intel Oregon Demo day Worked on SGX execution and automation of test cases Ramped up on PCH ME and responsiveness test cases and worked on automation acceptance Worked on developing firmware workarounds for Post silicon validation for certain bug fixes Debug failing tests and then work with developers and architects to resolve bugs AHEAD driver for Blu SKYLAKE CPU 2015 to 2015 2015 Was responsible for defining the TestPlan Methodologies which laid the foundation for Architecture data and providing Proof of concept The Architecture data in detail consists of CPU C Pstate residencies and unhalted CPU Clock cycle distribution over processes DMI Link state residencies DRAM Traffic bandwidth numbers Platform and component Power numbers and GT CPU overlap percentages Conducted these experiments on Existing and next Generation Platforms with different Windows Operating Systems various configurations of Interest and all with HDMedia Playback Contributed to the efforts of showcasing power savings on the platform using READAHEAD driver for Bluray Further validated the RAdriver on existing Platforms with different Windows OS and identified bugs which helped in optimizing the RA driver using WinDBG Working on AudioInput path workload characterization for Power and Performance optimizations for next generation platforms Laid the foundation in majoring the initial architecture data for LPD experiments on ATOMbased Platforms Developed Menlow Montevina based systems for conducting Power Performance measurements to showcase the power savings on LPD Vs HPD Platforms Developed Montevinabased system to conduct DRAM compression and Partial DRAM power down experiments to understand the CPU power and time consumed in compressing and decompressing the memory dump of one of the DIMMs Developed VIs in Labview to monitor multiple Voltage rails on Platform at a rate of 2u secs and also developed Perl scripts for post processing the data Gained valuable handson experience with the tools like ITP NOA Tool LA GPUVIEW NETDAQ NIDAQ LABVIEW Xperf Platune SEP Vtune and Perfmon Post Silicon Validation Engineer Platform Validation Engineering Folsom CA August 2012 to October 2013 Was part of the Memory controller Validation team Ramped up on SOC Validation Methodologies and Memory controller debug Familiar with DDR and LPDDR3 protocol Worked with Presilicon Team for RTL bugs and closingsolving sightings Worked on DDR debug DDR training and PVT execution Ran regression tests as well Used JTAG based debug tools ITP Developed some standalone python scripts which will set DDRCTS triggers for various states on ACC bus Worked on POWERON ie silicon bringup and enabling Debugged lowlevel software and hardware issues and implemented drivers and test content Worked in solving bugs on memory controller and system agent Worked in executing test cases on emulation platforms generation over generations and also worked on emulation development as well Familiar with PCIe and Ethernet protocol Power and Performance Engineer Platform Architecture Intel Jones Farm February 2010 to August 2012 Worked on Media Playback power performance characterization and presented the findings at cross functional forums at Intel Worked on third party NEC FRESCO usb3 power performance evaluation on Intel platforms Worked in developing a bulk camera prototype in embedded C CYPRESS Company to showcase the power benefit Worked on analyzing network LAN Wifi interrupts for doing power performance evaluations Used protocol analyzer to analyze the network traffic Ramped up on TCPIP protocol Developed tested and validated emulation platform Validated PCIe OBFF feature on slimriver board using Greenspond FPGA Made changes in RTL in modifying the path PM Req and PM sync messages using GPIOs and with BLA tool Characterized and presented HTML5 power performance impact on Intel Platforms Internship Intel Jones Farm Folsom CA 2008 to January 2010 Education MS in Electrical Electronics Engineering California State University December 2009 BS in Electrical Electronics Engineering JNTU May 2006 Skills analyzer 2 years FUELS 1 year JTAG 1 year Labview 1 year Perl 1 year CertificationsLicenses Drivers License Additional Information SKILL SET HDLs Verilog VHDL SystemVerilog UVM Languages and Scripts C C Assembly PERL Python TCL Primetime MATLAB Tools Oscilloscope Logic Analyzer Protocol Analyzer Xperf Perfmon NETDAQ NI DAQ SEP GPUVIEW PSpice ModelSim XILINX ISE tool JTAG ITP Vtune LabviewWinDBG Synopsys Design Analyzer VCS compiler Ledit and Platune Wireshark and Microsoft Network Monitor spectrum and Network analyzer Operating Systems Windows Linux",
    "entities": [
        "DDR",
        "DRAM",
        "LPD",
        "Computer Architecture",
        "DMI Link",
        "NOA Tool LA GPUVIEW",
        "ATE",
        "Oregon",
        "HVV",
        "IP",
        "DDR Ran",
        "Blu SKYLAKE CPU",
        "BIOS",
        "CPU C Pstate",
        "Presilicon Team",
        "Tried",
        "HDMedia Playback Contributed",
        "State",
        "GT CPU",
        "Fmax",
        "BS in Electrical Electronics",
        "Demoed",
        "Scripts C C Assembly",
        "SEP",
        "Conducted",
        "Windows Operating Systems",
        "AHEAD",
        "Validation",
        "Characterized",
        "Ledit",
        "Intel Platforms Internship Intel Jones Farm Folsom CA 2008 to January 2010",
        "HTML5",
        "SS",
        "DRAM Traffic",
        "Silicon",
        "CertificationsLicenses",
        "SOC",
        "DART",
        "Partial DRAM",
        "CPU",
        "PCH ME",
        "Electrical Electronics Engineering",
        "HDFS Spark Machine Learning",
        "SVE CPU",
        "LAN Wifi",
        "DDR Validation Engineer",
        "Intel",
        "Circuit and System Validation Engineer Qualcomm",
        "ACC",
        "California State University",
        "Windows OS",
        "BLA",
        "BRB",
        "DSF Design",
        "FF",
        "Python Developer North Dome Solutions",
        "CPU Correlation",
        "SVE",
        "Presilicon",
        "C CYPRESS Company",
        "BIOS Debug Engineer BIOS Validation Engineering",
        "DDRPHYVIEW",
        "RTL",
        "Wireshark",
        "ITP Developed",
        "NEC",
        "CPU Clock",
        "VT",
        "Microsoft Network Monitor",
        "LPD Vs HPD Platforms Developed Montevinabased",
        "SOC Validation Methodologies",
        "System Validation",
        "Network",
        "WinDBG Working on AudioInput",
        "Labview",
        "Dynamic Clock Control",
        "Perfmon Post Silicon Validation Engineer Platform Validation Engineering Folsom",
        "Digital VLSIASIC Design Work",
        "DDRPHY Worked",
        "Greenspond FPGA Made",
        "MapReduce",
        "VCS",
        "RA",
        "IPUand",
        "Intel Worked",
        "Bluray Further"
    ],
    "experience": "Experience DDR Validation Engineer Google Mountain View CA November 2018 to March 2019 Enabled Dynamic Self refresh and Dynamic Clock Control on airbrush IP and found out power savings and memory latencies in State 9 Did this experiments on all frequencies of DDR Ran bandwidth tests to validate the QOS register and BRB arbitration registers in memory controller to see BW shift between read and write DMA channels of IPUand between portsIPU and PCIe ports Tried to enable PASR to see power saving deltas Debugged with engineers on the stress test failing scenarios System Validation EngineerSVE Team Qualcomm San Diego CA January 2018 to September 2018 Owner of Vmin tests across all rails of SOC for SVE team Worked towards health of all Vmin tests by building convex workspaces executing tests reporting out problems to IP owners filing jiras and responsible for releasing Vmin tests to HVV team for data collection Did pathfinding experiments like trying out new vectors for different subsystems in convex doing 2D shmoos and reporting issues to make the SVE Vmin ecosystem better for future Also worked with Convex team in reporting out issues to make Vmin tests work smoothly Worked on CPU Correlation devices to match SVE results with ATE and SPT teams Tried buffer size experiments on vectors and shmoo hole check experiments Used to present data to team and to SVE CPU team Also responsible for delivering Fmax tests to HVV for data collection Also did MEMVEX failing pattern experiments and running Vmin tests at different temperatures to correlate data with other teams Circuit and System Validation Engineer Qualcomm San Diego CA May 2017 to January 2018 Ramped up on HDD document for DDRPHY Worked on building a tool called DDRPHYVIEW tool which will populate the circuit with coarse and fine values and generate timing diagrams Generated read and write eyes using the DART tool for analysis of FF and SS parts Responsible for delivering DDRPHY firmware memory training code for product after product Ramped up on DSF Design verification for debug purposes This involves running simulations checking FSDB waveforms to check problems and then take the settings and try it on firmware to debug issues that come up Python Developer North Dome Solutions July 2016 to May 2017 Doing predictive analysis and what if big data analysis for business solutions for client Maxwell The environment is HDFS Spark Machine Learning lib MapReduce hive pig Kafka and Sqoop Design Verification engineer Qualcomm Bengaluru Karnataka September 2015 to May 2016 Generating vectors evcd files and converting them to bin files for ATE testers Running RTL RTLVECTOR GLS and VT simulations on presilicon environment This involves RTL validation running simulations loading waveforms and debugging if there was an issue Was responsible for 180 vectors of total BIOS Debug Engineer BIOS Validation Engineering Bengaluru Karnataka July 2014 to May 2015 Part of BIOS validation team Ramped up on BIOS source code to debug the BIOS sightings Also responsible for building a power measurement capability for BIOS debug Created a mindmapping diagram of BIOs and a highlevel document for doing exploratory testing of BIOS It includes all the features in Silicon platform and devices Enabled Presilicon BIOS automation environment so that the BIOS test case automation can be done in Presilicon environment This work was Demoed in Intel Oregon Demo day Worked on SGX execution and automation of test cases Ramped up on PCH ME and responsiveness test cases and worked on automation acceptance Worked on developing firmware workarounds for Post silicon validation for certain bug fixes Debug failing tests and then work with developers and architects to resolve bugs AHEAD driver for Blu SKYLAKE CPU 2015 to 2015 2015 Was responsible for defining the TestPlan Methodologies which laid the foundation for Architecture data and providing Proof of concept The Architecture data in detail consists of CPU C Pstate residencies and unhalted CPU Clock cycle distribution over processes DMI Link state residencies DRAM Traffic bandwidth numbers Platform and component Power numbers and GT CPU overlap percentages Conducted these experiments on Existing and next Generation Platforms with different Windows Operating Systems various configurations of Interest and all with HDMedia Playback Contributed to the efforts of showcasing power savings on the platform using READAHEAD driver for Bluray Further validated the RAdriver on existing Platforms with different Windows OS and identified bugs which helped in optimizing the RA driver using WinDBG Working on AudioInput path workload characterization for Power and Performance optimizations for next generation platforms Laid the foundation in majoring the initial architecture data for LPD experiments on ATOMbased Platforms Developed Menlow Montevina based systems for conducting Power Performance measurements to showcase the power savings on LPD Vs HPD Platforms Developed Montevinabased system to conduct DRAM compression and Partial DRAM power down experiments to understand the CPU power and time consumed in compressing and decompressing the memory dump of one of the DIMMs Developed VIs in Labview to monitor multiple Voltage rails on Platform at a rate of 2u secs and also developed Perl scripts for post processing the data Gained valuable handson experience with the tools like ITP NOA Tool LA GPUVIEW NETDAQ NIDAQ LABVIEW Xperf Platune SEP Vtune and Perfmon Post Silicon Validation Engineer Platform Validation Engineering Folsom CA August 2012 to October 2013 Was part of the Memory controller Validation team Ramped up on SOC Validation Methodologies and Memory controller debug Familiar with DDR and LPDDR3 protocol Worked with Presilicon Team for RTL bugs and closingsolving sightings Worked on DDR debug DDR training and PVT execution Ran regression tests as well Used JTAG based debug tools ITP Developed some standalone python scripts which will set DDRCTS triggers for various states on ACC bus Worked on POWERON ie silicon bringup and enabling Debugged lowlevel software and hardware issues and implemented drivers and test content Worked in solving bugs on memory controller and system agent Worked in executing test cases on emulation platforms generation over generations and also worked on emulation development as well Familiar with PCIe and Ethernet protocol Power and Performance Engineer Platform Architecture Intel Jones Farm February 2010 to August 2012 Worked on Media Playback power performance characterization and presented the findings at cross functional forums at Intel Worked on third party NEC FRESCO usb3 power performance evaluation on Intel platforms Worked in developing a bulk camera prototype in embedded C CYPRESS Company to showcase the power benefit Worked on analyzing network LAN Wifi interrupts for doing power performance evaluations Used protocol analyzer to analyze the network traffic Ramped up on TCPIP protocol Developed tested and validated emulation platform Validated PCIe OBFF feature on slimriver board using Greenspond FPGA Made changes in RTL in modifying the path PM Req and PM sync messages using GPIOs and with BLA tool Characterized and presented HTML5 power performance impact on Intel Platforms Internship Intel Jones Farm Folsom CA 2008 to January 2010 Education MS in Electrical Electronics Engineering California State University December 2009 BS in Electrical Electronics Engineering JNTU May 2006 Skills analyzer 2 years FUELS 1 year JTAG 1 year Labview 1 year Perl 1 year CertificationsLicenses Drivers License Additional Information SKILL SET HDLs Verilog VHDL SystemVerilog UVM Languages and Scripts C C Assembly PERL Python TCL Primetime MATLAB Tools Oscilloscope Logic Analyzer Protocol Analyzer Xperf Perfmon NETDAQ NI DAQ SEP GPUVIEW PSpice ModelSim XILINX ISE tool JTAG ITP Vtune LabviewWinDBG Synopsys Design Analyzer VCS compiler Ledit and Platune Wireshark and Microsoft Network Monitor spectrum and Network analyzer Operating Systems Windows Linux",
    "extracted_keywords": [
        "DDR",
        "Validation",
        "Engineer",
        "DDR",
        "Validation",
        "Engineer",
        "DDR",
        "Validation",
        "Engineer",
        "Santa",
        "Clara",
        "CA",
        "career",
        "position",
        "field",
        "Validation",
        "emulation",
        "Computer",
        "Architecture",
        "Digital",
        "VLSIASIC",
        "Design",
        "Work",
        "Experience",
        "DDR",
        "Validation",
        "Engineer",
        "Google",
        "Mountain",
        "View",
        "CA",
        "November",
        "March",
        "Self",
        "refresh",
        "Dynamic",
        "Clock",
        "Control",
        "airbrush",
        "IP",
        "power",
        "savings",
        "memory",
        "latencies",
        "State",
        "experiments",
        "frequencies",
        "DDR",
        "Ran",
        "tests",
        "QOS",
        "register",
        "BRB",
        "arbitration",
        "registers",
        "memory",
        "controller",
        "BW",
        "shift",
        "DMA",
        "channels",
        "IPUand",
        "portsIPU",
        "PCIe",
        "ports",
        "PASR",
        "power",
        "saving",
        "deltas",
        "engineers",
        "stress",
        "test",
        "scenarios",
        "System",
        "Validation",
        "EngineerSVE",
        "Team",
        "Qualcomm",
        "San",
        "Diego",
        "CA",
        "January",
        "September",
        "Owner",
        "Vmin",
        "tests",
        "rails",
        "SOC",
        "SVE",
        "team",
        "health",
        "Vmin",
        "tests",
        "workspaces",
        "tests",
        "problems",
        "IP",
        "owners",
        "jiras",
        "Vmin",
        "tests",
        "HVV",
        "team",
        "data",
        "collection",
        "experiments",
        "vectors",
        "subsystems",
        "convex",
        "2D",
        "shmoos",
        "issues",
        "SVE",
        "Vmin",
        "ecosystem",
        "future",
        "Convex",
        "team",
        "issues",
        "Vmin",
        "tests",
        "CPU",
        "Correlation",
        "devices",
        "SVE",
        "results",
        "ATE",
        "SPT",
        "teams",
        "size",
        "experiments",
        "vectors",
        "hole",
        "experiments",
        "data",
        "team",
        "SVE",
        "CPU",
        "team",
        "Fmax",
        "tests",
        "HVV",
        "data",
        "collection",
        "pattern",
        "experiments",
        "Vmin",
        "tests",
        "temperatures",
        "data",
        "teams",
        "Circuit",
        "System",
        "Validation",
        "Engineer",
        "Qualcomm",
        "San",
        "Diego",
        "CA",
        "May",
        "January",
        "HDD",
        "document",
        "DDRPHY",
        "Worked",
        "tool",
        "DDRPHYVIEW",
        "tool",
        "circuit",
        "values",
        "timing",
        "diagrams",
        "eyes",
        "DART",
        "tool",
        "analysis",
        "FF",
        "SS",
        "parts",
        "DDRPHY",
        "firmware",
        "memory",
        "training",
        "code",
        "product",
        "product",
        "DSF",
        "Design",
        "verification",
        "debug",
        "purposes",
        "simulations",
        "FSDB",
        "waveforms",
        "problems",
        "settings",
        "firmware",
        "issues",
        "Python",
        "Developer",
        "North",
        "Dome",
        "Solutions",
        "July",
        "May",
        "analysis",
        "data",
        "analysis",
        "business",
        "solutions",
        "client",
        "Maxwell",
        "environment",
        "HDFS",
        "Spark",
        "Machine",
        "Learning",
        "lib",
        "MapReduce",
        "hive",
        "pig",
        "Kafka",
        "Sqoop",
        "Design",
        "Verification",
        "engineer",
        "Qualcomm",
        "Bengaluru",
        "Karnataka",
        "September",
        "May",
        "Generating",
        "vectors",
        "files",
        "files",
        "ATE",
        "testers",
        "RTL",
        "RTLVECTOR",
        "GLS",
        "VT",
        "simulations",
        "presilicon",
        "environment",
        "RTL",
        "validation",
        "simulations",
        "waveforms",
        "issue",
        "vectors",
        "BIOS",
        "Debug",
        "Engineer",
        "BIOS",
        "Validation",
        "Engineering",
        "Bengaluru",
        "Karnataka",
        "July",
        "May",
        "Part",
        "BIOS",
        "validation",
        "team",
        "BIOS",
        "source",
        "code",
        "BIOS",
        "sightings",
        "power",
        "measurement",
        "capability",
        "BIOS",
        "diagram",
        "BIOs",
        "highlevel",
        "document",
        "testing",
        "BIOS",
        "features",
        "Silicon",
        "platform",
        "devices",
        "Presilicon",
        "BIOS",
        "automation",
        "environment",
        "BIOS",
        "test",
        "case",
        "automation",
        "Presilicon",
        "environment",
        "work",
        "Demoed",
        "Intel",
        "Oregon",
        "Demo",
        "day",
        "SGX",
        "execution",
        "automation",
        "test",
        "cases",
        "PCH",
        "ME",
        "responsiveness",
        "test",
        "cases",
        "automation",
        "acceptance",
        "firmware",
        "workarounds",
        "Post",
        "silicon",
        "validation",
        "bug",
        "fixes",
        "tests",
        "developers",
        "architects",
        "bugs",
        "driver",
        "Blu",
        "SKYLAKE",
        "CPU",
        "TestPlan",
        "Methodologies",
        "foundation",
        "Architecture",
        "data",
        "Proof",
        "concept",
        "Architecture",
        "data",
        "detail",
        "CPU",
        "C",
        "Pstate",
        "residencies",
        "CPU",
        "Clock",
        "cycle",
        "distribution",
        "processes",
        "DMI",
        "Link",
        "state",
        "residencies",
        "DRAM",
        "Traffic",
        "numbers",
        "Platform",
        "component",
        "Power",
        "numbers",
        "GT",
        "CPU",
        "overlap",
        "percentages",
        "experiments",
        "Existing",
        "Generation",
        "Platforms",
        "Windows",
        "Operating",
        "Systems",
        "configurations",
        "Interest",
        "HDMedia",
        "Playback",
        "Contributed",
        "efforts",
        "power",
        "savings",
        "platform",
        "READAHEAD",
        "driver",
        "Bluray",
        "Further",
        "RAdriver",
        "Platforms",
        "Windows",
        "OS",
        "bugs",
        "RA",
        "driver",
        "WinDBG",
        "Working",
        "AudioInput",
        "path",
        "workload",
        "characterization",
        "Power",
        "Performance",
        "optimizations",
        "generation",
        "platforms",
        "foundation",
        "architecture",
        "data",
        "LPD",
        "experiments",
        "ATOMbased",
        "Platforms",
        "Developed",
        "Menlow",
        "Montevina",
        "systems",
        "Power",
        "Performance",
        "measurements",
        "power",
        "savings",
        "LPD",
        "Vs",
        "HPD",
        "Platforms",
        "Montevinabased",
        "system",
        "compression",
        "Partial",
        "DRAM",
        "power",
        "experiments",
        "CPU",
        "power",
        "time",
        "memory",
        "dump",
        "DIMMs",
        "VIs",
        "Labview",
        "Voltage",
        "rails",
        "Platform",
        "rate",
        "2u",
        "secs",
        "Perl",
        "scripts",
        "post",
        "data",
        "handson",
        "experience",
        "tools",
        "ITP",
        "NOA",
        "Tool",
        "LA",
        "GPUVIEW",
        "NETDAQ",
        "NIDAQ",
        "LABVIEW",
        "Xperf",
        "Platune",
        "SEP",
        "Vtune",
        "Perfmon",
        "Post",
        "Silicon",
        "Validation",
        "Engineer",
        "Platform",
        "Validation",
        "Engineering",
        "Folsom",
        "CA",
        "August",
        "October",
        "part",
        "Memory",
        "controller",
        "Validation",
        "team",
        "SOC",
        "Validation",
        "Methodologies",
        "Memory",
        "controller",
        "DDR",
        "LPDDR3",
        "protocol",
        "Presilicon",
        "Team",
        "RTL",
        "bugs",
        "closingsolving",
        "sightings",
        "DDR",
        "DDR",
        "training",
        "PVT",
        "execution",
        "Ran",
        "regression",
        "tests",
        "JTAG",
        "debug",
        "tools",
        "scripts",
        "DDRCTS",
        "triggers",
        "states",
        "ACC",
        "bus",
        "POWERON",
        "silicon",
        "bringup",
        "lowlevel",
        "software",
        "hardware",
        "issues",
        "drivers",
        "test",
        "content",
        "bugs",
        "memory",
        "controller",
        "system",
        "agent",
        "test",
        "cases",
        "emulation",
        "platforms",
        "generations",
        "emulation",
        "development",
        "PCIe",
        "Ethernet",
        "protocol",
        "Power",
        "Performance",
        "Engineer",
        "Platform",
        "Architecture",
        "Intel",
        "Jones",
        "Farm",
        "February",
        "August",
        "Media",
        "Playback",
        "power",
        "performance",
        "characterization",
        "findings",
        "cross",
        "forums",
        "Intel",
        "Worked",
        "party",
        "NEC",
        "FRESCO",
        "power",
        "performance",
        "evaluation",
        "Intel",
        "platforms",
        "camera",
        "prototype",
        "C",
        "CYPRESS",
        "Company",
        "power",
        "benefit",
        "network",
        "LAN",
        "Wifi",
        "interrupts",
        "power",
        "performance",
        "evaluations",
        "protocol",
        "analyzer",
        "network",
        "traffic",
        "Ramped",
        "TCPIP",
        "protocol",
        "emulation",
        "platform",
        "Validated",
        "PCIe",
        "OBFF",
        "feature",
        "slimriver",
        "board",
        "Greenspond",
        "FPGA",
        "changes",
        "RTL",
        "path",
        "PM",
        "Req",
        "PM",
        "sync",
        "messages",
        "GPIOs",
        "BLA",
        "tool",
        "Characterized",
        "HTML5",
        "power",
        "performance",
        "impact",
        "Intel",
        "Platforms",
        "Internship",
        "Intel",
        "Jones",
        "Farm",
        "Folsom",
        "CA",
        "January",
        "Education",
        "MS",
        "Electrical",
        "Electronics",
        "Engineering",
        "California",
        "State",
        "University",
        "December",
        "BS",
        "Electrical",
        "Electronics",
        "Engineering",
        "JNTU",
        "May",
        "Skills",
        "years",
        "FUELS",
        "year",
        "JTAG",
        "year",
        "Labview",
        "year",
        "Perl",
        "year",
        "CertificationsLicenses",
        "Drivers",
        "License",
        "Additional",
        "Information",
        "SKILL",
        "SET",
        "HDLs",
        "Verilog",
        "VHDL",
        "SystemVerilog",
        "UVM",
        "Languages",
        "Scripts",
        "C",
        "C",
        "Assembly",
        "PERL",
        "Python",
        "TCL",
        "Primetime",
        "MATLAB",
        "Tools",
        "Oscilloscope",
        "Logic",
        "Analyzer",
        "Protocol",
        "Analyzer",
        "Xperf",
        "Perfmon",
        "NETDAQ",
        "NI",
        "DAQ",
        "SEP",
        "GPUVIEW",
        "PSpice",
        "ModelSim",
        "XILINX",
        "ISE",
        "tool",
        "JTAG",
        "ITP",
        "Vtune",
        "LabviewWinDBG",
        "Synopsys",
        "Design",
        "Analyzer",
        "VCS",
        "compiler",
        "Ledit",
        "Platune",
        "Wireshark",
        "Microsoft",
        "Network",
        "Monitor",
        "spectrum",
        "Network",
        "analyzer",
        "Operating",
        "Systems",
        "Windows",
        "Linux"
    ],
    "input_field": null,
    "instruction": "",
    "processed_at": "2024-11-24T19:42:28.112509",
    "resume_data": "DDR Validation Engineer DDR Validation Engineer DDR Validation Engineer Santa Clara CA Seeking a challenging career position in the field of Validation and emulation Computer Architecture and Digital VLSIASIC Design Work Experience DDR Validation Engineer Google Mountain View CA November 2018 to March 2019 Enabled Dynamic Self refresh and Dynamic Clock Control on airbrush IP and found out power savings and memory latencies in State 9 Did this experiments on all frequencies of DDR Ran bandwidth tests to validate the QOS register and BRB arbitration registers in memory controller to see BW shift between read and write DMA channels of IPUand between portsIPU and PCIe ports Tried to enable PASR to see power saving deltas Debugged with engineers on the stress test failing scenarios System Validation EngineerSVE Team Qualcomm San Diego CA January 2018 to September 2018 Owner of Vmin tests across all rails of SOC for SVE team Worked towards health of all Vmin tests by building convex workspaces executing tests reporting out problems to IP owners filing jiras and responsible for releasing Vmin tests to HVV team for data collection Did pathfinding experiments like trying out new vectors for different subsystems in convex doing 2D shmoos and reporting issues to make the SVE Vmin ecosystem better for future Also worked with Convex team in reporting out issues to make Vmin tests work smoothly Worked on CPU Correlation devices to match SVE results with ATE and SPT teams Tried buffer size experiments on vectors and shmoo hole check experiments Used to present data to team and to SVE CPU team Also responsible for delivering Fmax tests to HVV for data collection Also did MEMVEX failing pattern experiments and running Vmin tests at different temperatures to correlate data with other teams Circuit and System Validation Engineer Qualcomm San Diego CA May 2017 to January 2018 Ramped up on HDD document for DDRPHY Worked on building a tool called DDRPHYVIEW tool which will populate the circuit with coarse and fine values and generate timing diagrams Generated read and write eyes using the DART tool for analysis of FF and SS parts Responsible for delivering DDRPHY firmware memory training code for product after product Ramped up on DSF Design verification for debug purposes This involves running simulations checking FSDB waveforms to check problems and then take the settings and try it on firmware to debug issues that come up Python Developer North Dome Solutions July 2016 to May 2017 Doing predictive analysis and what if big data analysis for business solutions for client Maxwell The environment is HDFS Spark Machine Learning lib MapReduce hive pig Kafka and Sqoop Design Verification engineer Qualcomm Bengaluru Karnataka September 2015 to May 2016 Generating vectors evcd files and converting them to bin files for ATE testers Running RTL RTLVECTOR GLS and VT simulations on presilicon environment This involves RTL validation running simulations loading waveforms and debugging if there was an issue Was responsible for 180 vectors of total BIOS Debug Engineer BIOS Validation Engineering Bengaluru Karnataka July 2014 to May 2015 Part of BIOS validation team Ramped up on BIOS source code to debug the BIOS sightings Also responsible for building a power measurement capability for BIOS debug Created a mindmapping diagram of BIOs and a highlevel document for doing exploratory testing of BIOS It includes all the features in Silicon platform and devices Enabled Presilicon BIOS automation environment so that the BIOS test case automation can be done in Presilicon environment This work was Demoed in Intel Oregon Demo day Worked on SGX execution and automation of test cases Ramped up on PCH ME and responsiveness test cases and worked on automation acceptance Worked on developing firmware workarounds for Post silicon validation for certain bug fixes Debug failing tests and then work with developers and architects to resolve bugs AHEAD driver for Blu SKYLAKE CPU 2015 to 2015 2015 Was responsible for defining the TestPlan Methodologies which laid the foundation for Architecture data and providing Proof of concept The Architecture data in detail consists of CPU C Pstate residencies and unhalted CPU Clock cycle distribution over processes DMI Link state residencies DRAM Traffic bandwidth numbers Platform and component Power numbers and GT CPU overlap percentages Conducted these experiments on Existing and next Generation Platforms with different Windows Operating Systems various configurations of Interest and all with HDMedia Playback Contributed to the efforts of showcasing power savings on the platform using READAHEAD driver for Bluray Further validated the RAdriver on existing Platforms with different Windows OS and identified bugs which helped in optimizing the RA driver using WinDBG Working on AudioInput path workload characterization for Power and Performance optimizations for next generation platforms Laid the foundation in majoring the initial architecture data for LPD experiments on ATOMbased Platforms Developed Menlow Montevina based systems for conducting Power Performance measurements to showcase the power savings on LPD Vs HPD Platforms Developed Montevinabased system to conduct DRAM compression and Partial DRAM power down experiments to understand the CPU power and time consumed in compressing and decompressing the memory dump of one of the DIMMs Developed VIs in Labview to monitor multiple Voltage rails on Platform at a rate of 2u secs and also developed Perl scripts for post processing the data Gained valuable handson experience with the tools like ITP NOA Tool LA GPUVIEW NETDAQ NIDAQ LABVIEW Xperf Platune SEP Vtune and Perfmon Post Silicon Validation Engineer Platform Validation Engineering Folsom CA August 2012 to October 2013 Was part of the Memory controller Validation team Ramped up on SOC Validation Methodologies and Memory controller debug Familiar with DDR and LPDDR3 protocol Worked with Presilicon Team for RTL bugs and closingsolving sightings Worked on DDR debug DDR training and PVT execution Ran regression tests as well Used JTAG based debug tools ITP Developed some standalone python scripts which will set DDRCTS triggers for various states on ACC bus Worked on POWERON ie silicon bringup and enabling Debugged lowlevel software and hardware issues and implemented drivers and test content Worked in solving bugs on memory controller and system agent Worked in executing test cases on emulation platforms generation over generations and also worked on emulation development as well Familiar with PCIe and Ethernet protocol Power and Performance Engineer Platform Architecture Intel Jones Farm February 2010 to August 2012 Worked on Media Playback power performance characterization and presented the findings at cross functional forums at Intel Worked on third party NEC FRESCO usb3 power performance evaluation on Intel platforms Worked in developing a bulk camera prototype in embedded C CYPRESS Company to showcase the power benefit Worked on analyzing network LAN Wifi interrupts for doing power performance evaluations Used protocol analyzer to analyze the network traffic Ramped up on TCPIP protocol Developed tested and validated emulation platform Validated PCIe OBFF feature on slimriver board using Greenspond FPGA Made changes in RTL in modifying the path PM Req and PM sync messages using GPIOs and with BLA tool Characterized and presented HTML5 power performance impact on Intel Platforms Internship Intel Jones Farm Folsom CA 2008 to January 2010 Education MS in Electrical Electronics Engineering California State University December 2009 BS in Electrical Electronics Engineering JNTU May 2006 Skills analyzer 2 years FUELS 1 year JTAG 1 year Labview 1 year Perl 1 year CertificationsLicenses Drivers License Additional Information SKILL SET HDLs Verilog VHDL SystemVerilog UVM Languages and Scripts C C Assembly PERL Python TCL Primetime MATLAB Tools Oscilloscope Logic Analyzer Protocol Analyzer Xperf Perfmon NETDAQ NI DAQ SEP GPUVIEW PSpice ModelSim XILINX ISE tool JTAG ITP Vtune LabviewWinDBG Synopsys Design Analyzer VCS compiler Ledit and Platune Wireshark and Microsoft Network Monitor spectrum and Network analyzer Operating Systems Windows Linux",
    "unique_id": "615593e7-fe11-43fd-bf10-920f322745f6"
}