// Seed: 2623420875
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
  wire id_5;
endmodule
module module_1 (
    output supply1 id_0,
    inout uwire id_1,
    output tri1 id_2,
    output tri1 id_3
);
  wand id_5;
  assign id_0 = id_5;
  uwire id_6 = id_1;
  wire id_7;
  logic [7:0] id_8;
  wire id_9;
  assign id_2 = 1;
  module_0(
      id_9, id_9, id_9, id_9
  );
  assign id_8[1] = 1 - 1;
endmodule
