

================================================================
== Vitis HLS Report for 'conv2'
================================================================
* Date:           Sat Nov  4 18:07:26 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  281324586|  281349066|  2.813 sec|  2.813 sec|  281324586|  281349066|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |             |    Latency (cycles)   |     Iteration     |  Initiation Interval  | Trip |          |
        |  Loop Name  |    min    |    max    |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+
        |- TILE_ROW   |  281324585|  281349065|  3309701 ~ 3309989|          -|          -|    85|        no|
        | + TILE_OUT  |    3260528|    3260816|    407566 ~ 407602|          -|          -|     8|        no|
        |  ++ EXPORT  |      12500|      12536|        3125 ~ 3134|          -|          -|     4|        no|
        |   +++ BH    |       3114|       3122|               1557|          -|          -|     2|        no|
        |  ++ CLEAR   |       3108|       3108|                777|          -|          -|     4|        no|
        +-------------+-----------+-----------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 2 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 42 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 33 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 15 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 25 
42 --> 43 11 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 42 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 48 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %weight_buffer"   --->   Operation 49 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i3, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_11, void @empty_5, void @empty_21, i32 16, i32 16, i32 256, i32 256, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w2, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_0, void @empty_5, void @empty_21, i32 16, i32 16, i32 256, i32 256, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %i2, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_8, void @empty_5, void @empty_21, i32 16, i32 16, i32 256, i32 256, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_4, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_7, void @empty_5, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 54 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 55 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 56 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 57 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 666, i64 30, i64 18446744073709551615" [src/conv2.cpp:18]   --->   Operation 58 'specmemcore' 'specmemcore_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv2.cpp:34]   --->   Operation 59 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_biases" [src/conv2.cpp:34]   --->   Operation 60 'read' 'conv2_biases_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights" [src/conv2.cpp:34]   --->   Operation 61 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv2.cpp:34]   --->   Operation 62 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_weights_read, i32 2, i32 63" [src/conv2.cpp:34]   --->   Operation 63 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i62 %trunc_ln" [src/conv2.cpp:34]   --->   Operation 64 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%w2_addr = getelementptr i32 %w2, i64 %sext_ln34" [src/conv2.cpp:34]   --->   Operation 65 'getelementptr' 'w2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 0, i8 %h" [src/conv2.cpp:30]   --->   Operation 66 'store' 'store_ln30' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TILE_OUT" [src/conv2.cpp:30]   --->   Operation 67 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%h_3 = load i8 %h" [src/conv2.cpp:30]   --->   Operation 68 'load' 'h_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.76ns)   --->   "%icmp_ln30 = icmp_eq  i8 %h_3, i8 255" [src/conv2.cpp:30]   --->   Operation 69 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %TILE_OUT.split, void %for.end133" [src/conv2.cpp:30]   --->   Operation 70 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (1.68ns)   --->   "%call_ln32 = call void @load_input_buffer_c2, i16 %i2, i64 %input_ftmap_read, i8 %h_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:32]   --->   Operation 71 'call' 'call_ln32' <Predicate = (!icmp_ln30)> <Delay = 1.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [src/conv2.cpp:56]   --->   Operation 72 'ret' 'ret_ln56' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln32 = call void @load_input_buffer_c2, i16 %i2, i64 %input_ftmap_read, i8 %h_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1" [src/conv2.cpp:32]   --->   Operation 73 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 74 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 74 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 75 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 75 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 76 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 76 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 77 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 77 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 78 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 78 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 79 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 79 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 80 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 80 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i8 %h_3" [src/conv2.cpp:103->src/conv2.cpp:53]   --->   Operation 81 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 85, i64 85, i64 85" [src/conv2.cpp:30]   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/conv2.cpp:30]   --->   Operation 83 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 84 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %w2_addr, i32 2048" [src/conv2.cpp:34]   --->   Operation 84 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 85 [1/1] (0.42ns)   --->   "%br_ln34 = br void %OUT" [src/conv2.cpp:34]   --->   Operation 85 'br' 'br_ln34' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%indvar = phi i4 %add_ln34_1, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit, i4 0, void %TILE_OUT.split" [src/conv2.cpp:34]   --->   Operation 86 'phi' 'indvar' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [1/1] (0.00ns)   --->   "%out = phi i6 %add_ln34, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit, i6 0, void %TILE_OUT.split" [src/conv2.cpp:34]   --->   Operation 87 'phi' 'out' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 88 [1/1] (0.79ns)   --->   "%icmp_ln34 = icmp_eq  i4 %indvar, i4 8" [src/conv2.cpp:34]   --->   Operation 88 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/1] (0.79ns)   --->   "%add_ln34_1 = add i4 %indvar, i4 1" [src/conv2.cpp:34]   --->   Operation 89 'add' 'add_ln34_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %OUT.split, void %for.inc128" [src/conv2.cpp:34]   --->   Operation 90 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 91 [2/2] (0.00ns)   --->   "%call_ln34 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:34]   --->   Operation 91 'call' 'call_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln30 = add i8 %h_3, i8 3" [src/conv2.cpp:30]   --->   Operation 92 'add' 'add_ln30' <Predicate = (icmp_ln34)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln30 = store i8 %add_ln30, i8 %h" [src/conv2.cpp:30]   --->   Operation 93 'store' 'store_ln30' <Predicate = (icmp_ln34)> <Delay = 0.42>
ST_11 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln30 = br void %TILE_OUT" [src/conv2.cpp:30]   --->   Operation 94 'br' 'br_ln30' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln34 = call void @conv2_Pipeline_LOAD_WEIGHTS_L, i32 %w2, i62 %trunc_ln, i32 %weight_buffer" [src/conv2.cpp:34]   --->   Operation 95 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %weight_buffer, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255"   --->   Operation 96 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.42>
ST_14 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln102 = trunc i6 %out" [src/conv2.cpp:102->src/conv2.cpp:53]   --->   Operation 97 'trunc' 'trunc_ln102' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/conv2.cpp:34]   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [src/conv2.cpp:34]   --->   Operation 99 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv2_Pipeline_OUT_ROW_COL, i32 %weight_buffer, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_9, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_8, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_7, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_6, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_5, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i16 %p_ZZ5conv2PA255_A255_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255"   --->   Operation 100 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 101 [1/1] (0.42ns)   --->   "%br_ln106 = br void %BH.i" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 101 'br' 'br_ln106' <Predicate = true> <Delay = 0.42>

State 15 <SV = 14> <Delay = 4.36>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%bout = phi i3 %add_ln106, void %for.inc48.i, i3 0, void %OUT.split" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 102 'phi' 'bout' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.67ns)   --->   "%icmp_ln106 = icmp_eq  i3 %bout, i3 4" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 103 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 104 [1/1] (0.67ns)   --->   "%add_ln106 = add i3 %bout, i3 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 104 'add' 'add_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %BH.i.split, void %BW.i.i.preheader" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 105 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i3 %bout" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 106 'zext' 'zext_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.78ns)   --->   "%empty_266 = add i5 %zext_ln106, i5 %trunc_ln102" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 107 'add' 'empty_266' <Predicate = (!icmp_ln106)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%p_cast3 = zext i5 %empty_266" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 108 'zext' 'p_cast3' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_125 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_266, i1 0" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 109 'bitconcatenate' 'tmp_125' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%p_cast13 = zext i6 %tmp_125" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 110 'zext' 'p_cast13' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (1.08ns)   --->   "%empty_267 = add i64 %p_cast13, i64 %conv2_biases_read" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 111 'add' 'empty_267' <Predicate = (!icmp_ln106)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%p_cast = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_267, i32 1, i32 63" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 112 'partselect' 'p_cast' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 113 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i63 %p_cast" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 113 'sext' 'p_cast_cast' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i64 %p_cast_cast" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 114 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (2.49ns)   --->   "%mul_ln110 = mul i23 %p_cast3, i23 260100" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 115 'mul' 'mul_ln110' <Predicate = (!icmp_ln106)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i23 %mul_ln110" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 116 'zext' 'zext_ln110' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (1.08ns)   --->   "%add_ln110 = add i64 %zext_ln110, i64 %output_ftmap_read" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 117 'add' 'add_ln110' <Predicate = (!icmp_ln106)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 118 [1/1] (0.42ns)   --->   "%br_ln60 = br void %BW.i.i" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 118 'br' 'br_ln60' <Predicate = (icmp_ln106)> <Delay = 0.42>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 119 [8/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 119 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 120 [7/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 120 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 121 [6/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 121 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 122 [5/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 122 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 123 [4/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 123 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 124 [3/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 124 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 125 [2/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 125 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 126 [1/8] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %gmem_addr, i32 1" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 126 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i3 %bout" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 127 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %bout, i2 0" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 128 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i5 %tmp_s" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 129 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 130 [1/1] (0.78ns)   --->   "%sub_ln113 = sub i6 %zext_ln113_3, i6 %zext_ln113" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 130 'sub' 'sub_ln113' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln106 = sext i6 %sub_ln113" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 131 'sext' 'sext_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%speclooptripcount_ln106 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 132 'speclooptripcount' 'speclooptripcount_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 133 'specloopname' 'specloopname_ln106' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 134 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %gmem_addr" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 134 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i16 %gmem_addr_read" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 135 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i20, i10 %trunc_ln113, i20 0" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 136 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 137 [1/1] (0.42ns)   --->   "%br_ln107 = br void %RELU.0.i" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 137 'br' 'br_ln107' <Predicate = true> <Delay = 0.42>

State 25 <SV = 24> <Delay = 4.31>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%bh = phi i3 %add_ln107, void %for.body8.1.i.preheader, i3 0, void %BH.i.split" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 138 'phi' 'bh' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (0.67ns)   --->   "%icmp_ln107 = icmp_ult  i3 %bh, i3 3" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 139 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %for.inc48.i, void %RELU.0.i.split" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 140 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i3 %bh" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 141 'zext' 'zext_ln113_4' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.78ns)   --->   "%add_ln113_2 = add i7 %sext_ln106, i7 %zext_ln113_4" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 142 'add' 'add_ln113_2' <Predicate = (icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln107 = sext i7 %add_ln113_2" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 143 'sext' 'sext_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (1.51ns)   --->   "%mul_ln107 = mul i10 %sext_ln107, i10 51" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 144 'mul' 'mul_ln107' <Predicate = (icmp_ln107)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i3 %bh" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 145 'trunc' 'trunc_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i3 %bh" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 146 'zext' 'zext_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 147 [2/2] (2.02ns)   --->   "%call_ln107 = call void @conv2_Pipeline_RELU, i10 %mul_ln107, i30 %shl_ln3, i30 %shl_ln3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 147 'call' 'call_ln107' <Predicate = (icmp_ln107)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 148 [1/1] (0.76ns)   --->   "%add_ln110_1 = add i9 %zext_ln107, i9 %zext_ln103" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 148 'add' 'add_ln110_1' <Predicate = (icmp_ln107)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln110_1, i10 0" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 149 'bitconcatenate' 'shl_ln4' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i19 %shl_ln4" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 150 'zext' 'zext_ln110_1' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln110_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln110_1, i2 0" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 151 'bitconcatenate' 'shl_ln110_1' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i11 %shl_ln110_1" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 152 'zext' 'zext_ln110_2' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.88ns)   --->   "%sub_ln110 = sub i20 %zext_ln110_1, i20 %zext_ln110_2" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 153 'sub' 'sub_ln110' <Predicate = (icmp_ln107)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln110 = sext i20 %sub_ln110" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 154 'sext' 'sext_ln110' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 155 [1/1] (1.08ns)   --->   "%add_ln110_2 = add i64 %sext_ln110, i64 %add_ln110" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 155 'add' 'add_ln110_2' <Predicate = (icmp_ln107)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 156 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln110_2, i32 2, i32 63" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 156 'partselect' 'trunc_ln2' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln110 = or i2 %trunc_ln107, i2 1" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 157 'or' 'or_ln110' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln110_3 = zext i2 %or_ln110" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 158 'zext' 'zext_ln110_3' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (0.76ns)   --->   "%add_ln110_3 = add i9 %zext_ln110_3, i9 %zext_ln103" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 159 'add' 'add_ln110_3' <Predicate = (icmp_ln107)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln110_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %add_ln110_3, i10 0" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 160 'bitconcatenate' 'shl_ln110_2' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln110_4 = zext i19 %shl_ln110_2" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 161 'zext' 'zext_ln110_4' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 162 [1/1] (0.00ns)   --->   "%shl_ln110_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %add_ln110_3, i2 0" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 162 'bitconcatenate' 'shl_ln110_3' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln110_5 = zext i11 %shl_ln110_3" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 163 'zext' 'zext_ln110_5' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 164 [1/1] (0.88ns)   --->   "%sub_ln110_1 = sub i20 %zext_ln110_4, i20 %zext_ln110_5" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 164 'sub' 'sub_ln110_1' <Predicate = (icmp_ln107)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln110_1 = sext i20 %sub_ln110_1" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 165 'sext' 'sext_ln110_1' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (1.08ns)   --->   "%add_ln110_4 = add i64 %sext_ln110_1, i64 %add_ln110" [src/conv2.cpp:110->src/conv2.cpp:53]   --->   Operation 166 'add' 'add_ln110_4' <Predicate = (icmp_ln107)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i2 %or_ln110" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 167 'zext' 'zext_ln113_5' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_25 : Operation 168 [1/1] (0.78ns)   --->   "%add_ln113 = add i7 %sext_ln106, i7 %zext_ln113_5" [src/conv2.cpp:113->src/conv2.cpp:53]   --->   Operation 168 'add' 'add_ln113' <Predicate = (icmp_ln107)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 169 [1/1] (0.54ns)   --->   "%icmp_ln107_1 = icmp_eq  i2 %or_ln110, i2 3" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 169 'icmp' 'icmp_ln107_1' <Predicate = (icmp_ln107)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 170 [1/2] (0.00ns)   --->   "%call_ln107 = call void @conv2_Pipeline_RELU, i10 %mul_ln107, i30 %shl_ln3, i30 %shl_ln3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 170 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln120 = sext i62 %trunc_ln2" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 171 'sext' 'sext_ln120' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%i3_addr = getelementptr i32 %i3, i64 %sext_ln120" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 172 'getelementptr' 'i3_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (7.30ns)   --->   "%empty_268 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i3_addr, i32 255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 173 'writereq' 'empty_268' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 2.02>
ST_27 : Operation 174 [2/2] (2.02ns)   --->   "%call_ln120 = call void @conv2_Pipeline_4, i32 %i3, i62 %trunc_ln2, i10 %mul_ln107, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 174 'call' 'call_ln120' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 0.00>
ST_28 : Operation 175 [1/2] (0.00ns)   --->   "%call_ln120 = call void @conv2_Pipeline_4, i32 %i3, i62 %trunc_ln2, i10 %mul_ln107, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 175 'call' 'call_ln120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 176 [5/5] (7.30ns)   --->   "%empty_269 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 176 'writeresp' 'empty_269' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 177 [4/5] (7.30ns)   --->   "%empty_269 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 177 'writeresp' 'empty_269' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 178 [3/5] (7.30ns)   --->   "%empty_269 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 178 'writeresp' 'empty_269' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 179 [2/5] (7.30ns)   --->   "%empty_269 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 179 'writeresp' 'empty_269' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 180 [1/1] (0.00ns)   --->   "%speclooptripcount_ln107 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 180 'speclooptripcount' 'speclooptripcount_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_33 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 181 'specloopname' 'specloopname_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_33 : Operation 182 [1/5] (7.30ns)   --->   "%empty_269 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 182 'writeresp' 'empty_269' <Predicate = (icmp_ln107)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln107_1 = sext i7 %add_ln113" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 183 'sext' 'sext_ln107_1' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_33 : Operation 184 [1/1] (1.51ns)   --->   "%mul_ln107_1 = mul i10 %sext_ln107_1, i10 51" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 184 'mul' 'mul_ln107_1' <Predicate = (icmp_ln107)> <Delay = 1.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107_1, void %for.body8.1.i.preheader, void %for.inc48.i" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 185 'br' 'br_ln107' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_33 : Operation 186 [2/2] (2.02ns)   --->   "%call_ln107 = call void @conv2_Pipeline_RELU4, i10 %mul_ln107_1, i30 %shl_ln3, i30 %shl_ln3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 186 'call' 'call_ln107' <Predicate = (icmp_ln107 & !icmp_ln107_1)> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln120_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln110_4, i32 2, i32 63" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 187 'partselect' 'trunc_ln120_1' <Predicate = (icmp_ln107 & !icmp_ln107_1)> <Delay = 0.00>
ST_33 : Operation 188 [1/1] (0.67ns)   --->   "%add_ln107 = add i3 %bh, i3 2" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 188 'add' 'add_ln107' <Predicate = (icmp_ln107 & !icmp_ln107_1)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln106 = br void %BH.i" [src/conv2.cpp:106->src/conv2.cpp:53]   --->   Operation 189 'br' 'br_ln106' <Predicate = (icmp_ln107_1) | (!icmp_ln107)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 190 [1/2] (0.00ns)   --->   "%call_ln107 = call void @conv2_Pipeline_RELU4, i10 %mul_ln107_1, i30 %shl_ln3, i30 %shl_ln3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 190 'call' 'call_ln107' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln120_1 = sext i62 %trunc_ln120_1" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 191 'sext' 'sext_ln120_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 192 [1/1] (0.00ns)   --->   "%i3_addr_1 = getelementptr i32 %i3, i64 %sext_ln120_1" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 192 'getelementptr' 'i3_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 193 [1/1] (7.30ns)   --->   "%empty_270 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %i3_addr_1, i32 255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 193 'writereq' 'empty_270' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.02>
ST_35 : Operation 194 [2/2] (2.02ns)   --->   "%call_ln120 = call void @conv2_Pipeline_6, i32 %i3, i62 %trunc_ln120_1, i10 %mul_ln107_1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 194 'call' 'call_ln120' <Predicate = true> <Delay = 2.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 0.00>
ST_36 : Operation 195 [1/2] (0.00ns)   --->   "%call_ln120 = call void @conv2_Pipeline_6, i32 %i3, i62 %trunc_ln120_1, i10 %mul_ln107_1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:120->src/conv2.cpp:53]   --->   Operation 195 'call' 'call_ln120' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 196 [5/5] (7.30ns)   --->   "%empty_271 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 196 'writeresp' 'empty_271' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 197 [4/5] (7.30ns)   --->   "%empty_271 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 197 'writeresp' 'empty_271' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 198 [3/5] (7.30ns)   --->   "%empty_271 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 198 'writeresp' 'empty_271' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 199 [2/5] (7.30ns)   --->   "%empty_271 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 199 'writeresp' 'empty_271' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 200 [1/5] (7.30ns)   --->   "%empty_271 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %i3_addr_1" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 200 'writeresp' 'empty_271' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln107 = br void %RELU.0.i" [src/conv2.cpp:107->src/conv2.cpp:53]   --->   Operation 201 'br' 'br_ln107' <Predicate = true> <Delay = 0.00>

State 42 <SV = 15> <Delay = 0.78>
ST_42 : Operation 202 [1/1] (0.00ns)   --->   "%o_1 = phi i3 %add_ln60, void %BW.i.i.split, i3 0, void %BW.i.i.preheader" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 202 'phi' 'o_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 203 [1/1] (0.00ns)   --->   "%phi_mul844 = phi i10 %add_ln60_1, void %BW.i.i.split, i10 0, void %BW.i.i.preheader" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 203 'phi' 'phi_mul844' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i10 %phi_mul844" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 204 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 205 [1/1] (0.78ns)   --->   "%add_ln60_1 = add i10 %phi_mul844, i10 153" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 205 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 206 [1/1] (0.67ns)   --->   "%icmp_ln60 = icmp_eq  i3 %o_1, i3 4" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 206 'icmp' 'icmp_ln60' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 207 [1/1] (0.67ns)   --->   "%add_ln60 = add i3 %o_1, i3 1" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 207 'add' 'add_ln60' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %icmp_ln60, void %BW.i.i.split, void %_Z23export_output_buffer_c2PA3_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA255_S3_PS_ILi10ELi1ELS0_5ELS1_3ELi0EEii.exit" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 208 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 209 [2/2] (0.00ns)   --->   "%call_ln60 = call void @conv2_Pipeline_BW, i10 %phi_mul844, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 209 'call' 'call_ln60' <Predicate = (!icmp_ln60)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 210 [1/1] (0.78ns)   --->   "%add_ln34 = add i6 %out, i6 4" [src/conv2.cpp:34]   --->   Operation 210 'add' 'add_ln34' <Predicate = (icmp_ln60)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln34 = br void %OUT" [src/conv2.cpp:34]   --->   Operation 211 'br' 'br_ln34' <Predicate = (icmp_ln60)> <Delay = 0.00>

State 43 <SV = 16> <Delay = 0.00>
ST_43 : Operation 212 [1/2] (0.00ns)   --->   "%call_ln60 = call void @conv2_Pipeline_BW, i10 %phi_mul844, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 212 'call' 'call_ln60' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 17> <Delay = 0.77>
ST_44 : Operation 213 [1/1] (0.77ns)   --->   "%add_ln65 = add i9 %trunc_ln60, i9 51" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 213 'add' 'add_ln65' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 214 [2/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_BW5, i9 %add_ln65, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 214 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 18> <Delay = 0.00>
ST_45 : Operation 215 [1/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_BW5, i9 %add_ln65, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 215 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 19> <Delay = 0.78>
ST_46 : Operation 216 [1/1] (0.78ns)   --->   "%add_ln65_1 = add i10 %phi_mul844, i10 102" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 216 'add' 'add_ln65_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 217 [2/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_BW6, i10 %add_ln65_1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 217 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 20> <Delay = 0.00>
ST_47 : Operation 218 [1/1] (0.00ns)   --->   "%speclooptripcount_ln60 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 218 'speclooptripcount' 'speclooptripcount_ln60' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 219 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 219 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 220 [1/2] (0.00ns)   --->   "%call_ln65 = call void @conv2_Pipeline_BW6, i10 %add_ln65_1, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255" [src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 220 'call' 'call_ln65' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln60 = br void %BW.i.i" [src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53]   --->   Operation 221 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h') [25]  (0.000 ns)
	'store' operation ('store_ln30', src/conv2.cpp:30) of constant 0 on local variable 'h' [43]  (0.427 ns)

 <State 2>: 2.447ns
The critical path consists of the following:
	'load' operation ('h', src/conv2.cpp:30) on local variable 'h' [46]  (0.000 ns)
	'call' operation ('call_ln32', src/conv2.cpp:32) to 'load_input_buffer_c2' [53]  (1.682 ns)
	blocking operation 0.765 ns on control path)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:34) on port 'w2' (src/conv2.cpp:34) [54]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:34) on port 'w2' (src/conv2.cpp:34) [54]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:34) on port 'w2' (src/conv2.cpp:34) [54]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:34) on port 'w2' (src/conv2.cpp:34) [54]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:34) on port 'w2' (src/conv2.cpp:34) [54]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:34) on port 'w2' (src/conv2.cpp:34) [54]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:34) on port 'w2' (src/conv2.cpp:34) [54]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', src/conv2.cpp:34) on port 'w2' (src/conv2.cpp:34) [54]  (7.300 ns)

 <State 11>: 1.224ns
The critical path consists of the following:
	'add' operation ('add_ln30', src/conv2.cpp:30) [178]  (0.765 ns)
	'store' operation ('store_ln30', src/conv2.cpp:30) of variable 'add_ln30', src/conv2.cpp:30 on local variable 'h' [179]  (0.427 ns)
	blocking operation 0.032 ns on control path)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('bout', src/conv2.cpp:106->src/conv2.cpp:53) with incoming values : ('add_ln106', src/conv2.cpp:106->src/conv2.cpp:53) [70]  (0.427 ns)

 <State 15>: 4.364ns
The critical path consists of the following:
	'phi' operation ('bout', src/conv2.cpp:106->src/conv2.cpp:53) with incoming values : ('add_ln106', src/conv2.cpp:106->src/conv2.cpp:53) [70]  (0.000 ns)
	'add' operation ('empty_266', src/conv2.cpp:106->src/conv2.cpp:53) [83]  (0.789 ns)
	'mul' operation ('mul_ln110', src/conv2.cpp:110->src/conv2.cpp:53) [95]  (2.490 ns)
	'add' operation ('add_ln110', src/conv2.cpp:110->src/conv2.cpp:53) [97]  (1.085 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [91]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [91]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [91]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [91]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [91]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [91]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [91]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_load_req', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [91]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', src/conv2.cpp:106->src/conv2.cpp:53) on port 'gmem' (src/conv2.cpp:106->src/conv2.cpp:53) [92]  (7.300 ns)

 <State 25>: 4.315ns
The critical path consists of the following:
	'phi' operation ('bh', src/conv2.cpp:107->src/conv2.cpp:53) with incoming values : ('add_ln107', src/conv2.cpp:107->src/conv2.cpp:53) [100]  (0.000 ns)
	'add' operation ('add_ln113_2', src/conv2.cpp:113->src/conv2.cpp:53) [105]  (0.781 ns)
	'mul' operation ('mul_ln107', src/conv2.cpp:107->src/conv2.cpp:53) [107]  (1.510 ns)
	'call' operation ('call_ln107', src/conv2.cpp:107->src/conv2.cpp:53) to 'conv2_Pipeline_RELU' [112]  (2.024 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i3_addr', src/conv2.cpp:120->src/conv2.cpp:53) [123]  (0.000 ns)
	bus request operation ('empty_268', src/conv2.cpp:120->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:120->src/conv2.cpp:53) [124]  (7.300 ns)

 <State 27>: 2.024ns
The critical path consists of the following:
	'call' operation ('call_ln120', src/conv2.cpp:120->src/conv2.cpp:53) to 'conv2_Pipeline_4' [125]  (2.024 ns)

 <State 28>: 0.000ns
The critical path consists of the following:

 <State 29>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_269', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [136]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_269', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [136]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_269', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [136]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_269', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [136]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_269', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [136]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i3_addr_1', src/conv2.cpp:120->src/conv2.cpp:53) [147]  (0.000 ns)
	bus request operation ('empty_270', src/conv2.cpp:120->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:120->src/conv2.cpp:53) [148]  (7.300 ns)

 <State 35>: 2.024ns
The critical path consists of the following:
	'call' operation ('call_ln120', src/conv2.cpp:120->src/conv2.cpp:53) to 'conv2_Pipeline_6' [149]  (2.024 ns)

 <State 36>: 0.000ns
The critical path consists of the following:

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_271', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [150]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_271', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [150]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_271', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [150]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_271', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [150]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_271', src/conv2.cpp:107->src/conv2.cpp:53) on port 'i3' (src/conv2.cpp:107->src/conv2.cpp:53) [150]  (7.300 ns)

 <State 42>: 0.787ns
The critical path consists of the following:
	'phi' operation ('phi_mul844', src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53) with incoming values : ('add_ln60_1', src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53) [159]  (0.000 ns)
	'add' operation ('add_ln60_1', src/conv2.cpp:60->src/conv2.cpp:123->src/conv2.cpp:53) [161]  (0.787 ns)

 <State 43>: 0.000ns
The critical path consists of the following:

 <State 44>: 0.776ns
The critical path consists of the following:
	'add' operation ('add_ln65', src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53) [166]  (0.776 ns)

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 0.787ns
The critical path consists of the following:
	'add' operation ('add_ln65_1', src/conv2.cpp:65->src/conv2.cpp:123->src/conv2.cpp:53) [167]  (0.787 ns)

 <State 47>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
