library verilog;
use verilog.vl_types.all;
entity abs_val_8 is
    port(
        v               : in     vl_logic_vector(8 downto 0);
        absv            : out    vl_logic_vector(7 downto 0)
    );
end abs_val_8;
