{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487698458931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487698458940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 17:34:18 2017 " "Processing started: Tue Feb 21 17:34:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487698458940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1487698458940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Dec2_4EnDemo -c Dec2_4EnDemo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Dec2_4EnDemo -c Dec2_4EnDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1487698458940 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dec2_4EnDemo_7_1200mv_85c_slow.vho C:/altera_lite/docs/Aula2/ParteA/simulation/modelsim/ simulation " "Generated file Dec2_4EnDemo_7_1200mv_85c_slow.vho in folder \"C:/altera_lite/docs/Aula2/ParteA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1487698461169 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dec2_4EnDemo_7_1200mv_0c_slow.vho C:/altera_lite/docs/Aula2/ParteA/simulation/modelsim/ simulation " "Generated file Dec2_4EnDemo_7_1200mv_0c_slow.vho in folder \"C:/altera_lite/docs/Aula2/ParteA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1487698461229 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dec2_4EnDemo_min_1200mv_0c_fast.vho C:/altera_lite/docs/Aula2/ParteA/simulation/modelsim/ simulation " "Generated file Dec2_4EnDemo_min_1200mv_0c_fast.vho in folder \"C:/altera_lite/docs/Aula2/ParteA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1487698461290 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dec2_4EnDemo.vho C:/altera_lite/docs/Aula2/ParteA/simulation/modelsim/ simulation " "Generated file Dec2_4EnDemo.vho in folder \"C:/altera_lite/docs/Aula2/ParteA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1487698461350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dec2_4EnDemo_7_1200mv_85c_vhd_slow.sdo C:/altera_lite/docs/Aula2/ParteA/simulation/modelsim/ simulation " "Generated file Dec2_4EnDemo_7_1200mv_85c_vhd_slow.sdo in folder \"C:/altera_lite/docs/Aula2/ParteA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1487698461404 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dec2_4EnDemo_7_1200mv_0c_vhd_slow.sdo C:/altera_lite/docs/Aula2/ParteA/simulation/modelsim/ simulation " "Generated file Dec2_4EnDemo_7_1200mv_0c_vhd_slow.sdo in folder \"C:/altera_lite/docs/Aula2/ParteA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1487698461459 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dec2_4EnDemo_min_1200mv_0c_vhd_fast.sdo C:/altera_lite/docs/Aula2/ParteA/simulation/modelsim/ simulation " "Generated file Dec2_4EnDemo_min_1200mv_0c_vhd_fast.sdo in folder \"C:/altera_lite/docs/Aula2/ParteA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1487698461514 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dec2_4EnDemo_vhd.sdo C:/altera_lite/docs/Aula2/ParteA/simulation/modelsim/ simulation " "Generated file Dec2_4EnDemo_vhd.sdo in folder \"C:/altera_lite/docs/Aula2/ParteA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1487698461571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "724 " "Peak virtual memory: 724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487698461702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 17:34:21 2017 " "Processing ended: Tue Feb 21 17:34:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487698461702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487698461702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487698461702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1487698461702 ""}
