# system info my_sys on 2023.08.07.09:59:27
system_info:
name,value
DEVICE,1SM21BHU2F53E1VG
DEVICE_FAMILY,Stratix 10
GENERATION_ID,0
#
#
# Files generated for my_sys on 2023.08.07.09:59:27
files:
filepath,kind,attributes,module,is_top
sim/my_sys.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,my_sys,true
altera_mm_interconnect_1920/sim/my_sys_altera_mm_interconnect_1920_d5mphba.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,my_sys_altera_mm_interconnect_1920_d5mphba,false
altera_reset_controller_1921/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_axi_translator_1921/sim/my_sys_altera_merlin_axi_translator_1921_uetfduq.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_axi_translator_1921_uetfduq,false
altera_merlin_slave_translator_191/sim/my_sys_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_axi_master_ni_1941/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_axi_master_ni_1941_dfsyzvi,false
altera_merlin_axi_master_ni_1941/sim/my_sys_altera_merlin_axi_master_ni_1941_dfsyzvi.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_axi_master_ni_1941_dfsyzvi,false
altera_merlin_slave_agent_191/sim/my_sys_altera_merlin_slave_agent_191_ncfkfri.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_slave_agent_191_ncfkfri,false
altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_slave_agent_191_ncfkfri,false
altera_avalon_sc_fifo_1931/sim/my_sys_altera_avalon_sc_fifo_1931_vhmcgqy.v,VERILOG,,my_sys_altera_avalon_sc_fifo_1931_vhmcgqy,false
altera_merlin_router_1921/sim/my_sys_altera_merlin_router_1921_7h7acry.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_router_1921_7h7acry,false
altera_merlin_router_1921/sim/my_sys_altera_merlin_router_1921_4qodq7q.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_router_1921_4qodq7q,false
altera_merlin_burst_adapter_1923/sim/my_sys_altera_merlin_burst_adapter_1923_so5wwfa.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1923_so5wwfa,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1923_so5wwfa,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1923_so5wwfa,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1923_so5wwfa,false
altera_merlin_burst_adapter_1923/sim/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1923_so5wwfa,false
altera_merlin_burst_adapter_1923/sim/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1923_so5wwfa,false
altera_merlin_burst_adapter_1923/sim/altera_default_burst_converter.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1923_so5wwfa,false
altera_merlin_burst_adapter_1923/sim/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_burst_adapter_1923_so5wwfa,false
altera_merlin_demultiplexer_1921/sim/my_sys_altera_merlin_demultiplexer_1921_rcmnspa.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_demultiplexer_1921_rcmnspa,false
altera_merlin_multiplexer_1921/sim/my_sys_altera_merlin_multiplexer_1921_j3eq7qq.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_multiplexer_1921_j3eq7qq,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_multiplexer_1921_j3eq7qq,false
altera_merlin_demultiplexer_1921/sim/my_sys_altera_merlin_demultiplexer_1921_puk3qty.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_demultiplexer_1921_puk3qty,false
altera_merlin_multiplexer_1921/sim/my_sys_altera_merlin_multiplexer_1921_mld4uby.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_multiplexer_1921_mld4uby,false
altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,my_sys_altera_merlin_multiplexer_1921_mld4uby,false
altera_merlin_burst_adapter_1923/sim/my_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ggrplpy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,my_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ggrplpy,false
altera_avalon_st_pipeline_stage_1930/sim/my_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv,SYSTEM_VERILOG,,my_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,my_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
my_sys.clock_in,my_sys_clock_in
my_sys.mgc_axi4_master_0,my_sys_mgc_axi4_master_0
my_sys.my_sys_onchip_memory,my_sys_onchip_memory
my_sys.reset_in,my_sys_reset_in
my_sys.mm_interconnect_0,my_sys_altera_mm_interconnect_1920_d5mphba
my_sys.mm_interconnect_0.mgc_axi4_master_0_altera_axi4_master_translator,my_sys_altera_merlin_axi_translator_1921_uetfduq
my_sys.mm_interconnect_0.my_sys_onchip_memory_s1_translator,my_sys_altera_merlin_slave_translator_191_x56fcki
my_sys.mm_interconnect_0.mgc_axi4_master_0_altera_axi4_master_agent,my_sys_altera_merlin_axi_master_ni_1941_dfsyzvi
my_sys.mm_interconnect_0.my_sys_onchip_memory_s1_agent,my_sys_altera_merlin_slave_agent_191_ncfkfri
my_sys.mm_interconnect_0.my_sys_onchip_memory_s1_agent_rsp_fifo,my_sys_altera_avalon_sc_fifo_1931_vhmcgqy
my_sys.mm_interconnect_0.my_sys_onchip_memory_s1_agent_rdata_fifo,my_sys_altera_avalon_sc_fifo_1931_vhmcgqy
my_sys.mm_interconnect_0.router,my_sys_altera_merlin_router_1921_7h7acry
my_sys.mm_interconnect_0.router_001,my_sys_altera_merlin_router_1921_7h7acry
my_sys.mm_interconnect_0.router_002,my_sys_altera_merlin_router_1921_4qodq7q
my_sys.mm_interconnect_0.my_sys_onchip_memory_s1_burst_adapter,my_sys_altera_merlin_burst_adapter_1923_so5wwfa
my_sys.mm_interconnect_0.my_sys_onchip_memory_s1_burst_adapter.my_altera_avalon_st_pipeline_stage,my_sys_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_ggrplpy
my_sys.mm_interconnect_0.my_sys_onchip_memory_s1_burst_adapter.my_altera_avalon_st_pipeline_stage.my_altera_avalon_st_pipeline_stage,my_sys_altera_avalon_st_pipeline_stage_1930_bv2ucky
my_sys.mm_interconnect_0.cmd_demux,my_sys_altera_merlin_demultiplexer_1921_rcmnspa
my_sys.mm_interconnect_0.cmd_demux_001,my_sys_altera_merlin_demultiplexer_1921_rcmnspa
my_sys.mm_interconnect_0.cmd_mux,my_sys_altera_merlin_multiplexer_1921_j3eq7qq
my_sys.mm_interconnect_0.rsp_demux,my_sys_altera_merlin_demultiplexer_1921_puk3qty
my_sys.mm_interconnect_0.rsp_mux,my_sys_altera_merlin_multiplexer_1921_mld4uby
my_sys.mm_interconnect_0.rsp_mux_001,my_sys_altera_merlin_multiplexer_1921_mld4uby
my_sys.rst_controller,altera_reset_controller
my_sys.rst_controller_001,altera_reset_controller
