#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b4a92a96d0 .scope module, "mooreTb" "mooreTb" 2 3;
 .timescale -9 -12;
v000001b4a91cbbb0_0 .var "clk", 0 0;
v000001b4a91ca210_0 .var/i "i", 31 0;
v000001b4a91cbc50_0 .var "in", 0 0;
v000001b4a91ca490_0 .net "out", 2 0, L_000001b4a91cb070;  1 drivers
v000001b4a91ca2b0_0 .var "reset", 0 0;
E_000001b4a9166ab0 .event anyedge, v000001b4a916b6b0_0, v000001b4a916b7f0_0, v000001b4a916b750_0;
S_000001b4a91695f0 .scope module, "dat" "mooreSM" 2 9, 3 16 0, S_000001b4a92a96d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 3 "out";
L_000001b4a917e2a0 .functor NOT 1, v000001b4a916ae90_0, C4<0>, C4<0>, C4<0>;
L_000001b4a917df90 .functor NOT 1, v000001b4a916adf0_0, C4<0>, C4<0>, C4<0>;
L_000001b4a917dcf0 .functor NOT 1, v000001b4a91cbc50_0, C4<0>, C4<0>, C4<0>;
L_000001b4a917dd60 .functor AND 1, v000001b4a916adf0_0, L_000001b4a917dcf0, C4<1>, C4<1>;
L_000001b4a917e150 .functor AND 1, v000001b4a91cbc50_0, v000001b4a916ae90_0, C4<1>, C4<1>;
L_000001b4a917e230 .functor OR 1, L_000001b4a917dd60, L_000001b4a917e150, C4<0>, C4<0>;
L_000001b4a9173f80 .functor XOR 1, v000001b4a91cbc50_0, v000001b4a916ae90_0, C4<0>, C4<0>;
L_000001b4a9173ff0 .functor AND 1, v000001b4a91cbc50_0, L_000001b4a917df90, C4<1>, C4<1>;
L_000001b4a9174300 .functor OR 1, L_000001b4a9173f80, L_000001b4a9173ff0, C4<0>, C4<0>;
L_000001b4a9173ea0 .functor AND 1, v000001b4a916adf0_0, L_000001b4a917e2a0, C4<1>, C4<1>;
L_000001b4a9174060 .functor BUFZ 1, v000001b4a916ae90_0, C4<0>, C4<0>, C4<0>;
L_000001b4a91739d0 .functor XOR 1, v000001b4a916ae90_0, v000001b4a916adf0_0, C4<0>, C4<0>;
L_000001b4a91740d0 .functor NOT 1, L_000001b4a91739d0, C4<0>, C4<0>, C4<0>;
v000001b4a916afd0_0 .net *"_ivl_10", 0 0, L_000001b4a9173ea0;  1 drivers
v000001b4a916b890_0 .net *"_ivl_15", 0 0, L_000001b4a9174060;  1 drivers
v000001b4a916b110_0 .net *"_ivl_19", 0 0, L_000001b4a91739d0;  1 drivers
v000001b4a916b2f0_0 .net *"_ivl_21", 0 0, L_000001b4a91740d0;  1 drivers
v000001b4a916b070_0 .net "bot_ns0", 0 0, L_000001b4a9173ff0;  1 drivers
v000001b4a916b610_0 .net "bot_ns1", 0 0, L_000001b4a917e150;  1 drivers
v000001b4a916b390_0 .net "clk", 0 0, v000001b4a91cbbb0_0;  1 drivers
v000001b4a916b6b0_0 .net "in", 0 0, v000001b4a91cbc50_0;  1 drivers
v000001b4a916b1b0_0 .net "in_bar", 0 0, L_000001b4a917dcf0;  1 drivers
v000001b4a916b930_0 .net "ns0", 0 0, L_000001b4a9174300;  1 drivers
v000001b4a916b250_0 .net "ns1", 0 0, L_000001b4a917e230;  1 drivers
v000001b4a916b750_0 .net "out", 2 0, L_000001b4a91cb070;  alias, 1 drivers
v000001b4a916b9d0_0 .net "ps0", 0 0, v000001b4a916ae90_0;  1 drivers
v000001b4a916bb10_0 .net "ps0_bar", 0 0, L_000001b4a917e2a0;  1 drivers
v000001b4a916bbb0_0 .net "ps1", 0 0, v000001b4a916adf0_0;  1 drivers
v000001b4a916bc50_0 .net "ps1_bar", 0 0, L_000001b4a917df90;  1 drivers
v000001b4a916ad50_0 .net "reset", 0 0, v000001b4a91ca2b0_0;  1 drivers
v000001b4a91ca7b0_0 .net "top_ns0", 0 0, L_000001b4a9173f80;  1 drivers
v000001b4a91cb890_0 .net "top_ns1", 0 0, L_000001b4a917dd60;  1 drivers
L_000001b4a91cb070 .concat8 [ 1 1 1 0], L_000001b4a91740d0, L_000001b4a9174060, L_000001b4a9173ea0;
S_000001b4a9169780 .scope module, "d0" "dFF" 3 39, 3 3 0, S_000001b4a91695f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v000001b4a916b570_0 .net "D", 0 0, L_000001b4a9174300;  alias, 1 drivers
v000001b4a916ae90_0 .var "Q", 0 0;
v000001b4a916b430_0 .net "clk", 0 0, v000001b4a91cbbb0_0;  alias, 1 drivers
v000001b4a916b7f0_0 .net "reset", 0 0, v000001b4a91ca2b0_0;  alias, 1 drivers
E_000001b4a91671b0 .event posedge, v000001b4a916b430_0;
S_000001b4a9179c70 .scope module, "d1" "dFF" 3 40, 3 3 0, S_000001b4a91695f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "Q";
v000001b4a916b4d0_0 .net "D", 0 0, L_000001b4a917e230;  alias, 1 drivers
v000001b4a916adf0_0 .var "Q", 0 0;
v000001b4a916ba70_0 .net "clk", 0 0, v000001b4a91cbbb0_0;  alias, 1 drivers
v000001b4a916af30_0 .net "reset", 0 0, v000001b4a91ca2b0_0;  alias, 1 drivers
    .scope S_000001b4a9169780;
T_0 ;
    %wait E_000001b4a91671b0;
    %load/vec4 v000001b4a916b7f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4a916ae90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b4a916b570_0;
    %assign/vec4 v000001b4a916ae90_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b4a9179c70;
T_1 ;
    %wait E_000001b4a91671b0;
    %load/vec4 v000001b4a916af30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b4a916adf0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b4a916b4d0_0;
    %assign/vec4 v000001b4a916adf0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b4a92a96d0;
T_2 ;
    %vpi_call 2 12 "$dumpfile", "wave1.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001b4a92a96d0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4a91cbbb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4a91ca2b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4a91cbc50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4a91ca2b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b4a91ca210_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001b4a91ca210_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_2.1, 5;
    %delay 10000, 0;
    %load/vec4 v000001b4a91cbbb0_0;
    %inv;
    %store/vec4 v000001b4a91cbbb0_0, 0, 1;
    %load/vec4 v000001b4a91ca210_0;
    %addi 1, 0, 32;
    %store/vec4 v000001b4a91ca210_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_000001b4a92a96d0;
T_3 ;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4a91cbc50_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4a91cbc50_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4a91ca2b0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4a91ca2b0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b4a91cbc50_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b4a91cbc50_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000001b4a92a96d0;
T_4 ;
    %wait E_000001b4a9166ab0;
    %vpi_call 2 33 "$monitor", "state:%d\011\011in: %d     reset: %d", v000001b4a91ca490_0, v000001b4a91cbc50_0, v000001b4a91ca2b0_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\tb1.v";
    ".\part1.v";
