#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Sep 12 23:08:52 2020
# Process ID: 16343
# Current directory: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1
# Command line: vivado -log main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace
# Log file: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main.vdi
# Journal file: /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/mycores/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top main -part xczu2cg-sfvc784-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-e
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/.Xil/Vivado-16343-rsaradhy-acer/clock_pll/clock_pll.dcp' for cell 'clk_pll'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.dcp' for cell 'DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'my_design/design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'my_design/design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'my_design/design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_data_transfer_0_0/design_1_data_transfer_0_0.dcp' for cell 'my_design/design_1_i/data_transfer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.dcp' for cell 'my_design/design_1_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.dcp' for cell 'my_design/design_1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'my_design/design_1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2328.887 ; gain = 0.000 ; free physical = 14256 ; free virtual = 25447
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'my_design/design_1_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0.xdc] for cell 'my_design/design_1_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_board.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'my_design/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'my_design/design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll_board.xdc] for cell 'clk_pll/inst'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll_board.xdc] for cell 'clk_pll/inst'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.xdc] for cell 'clk_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2758.188 ; gain = 373.562 ; free physical = 13842 ; free virtual = 25042
WARNING: [Vivado 12-2489] -input_jitter contains time 0.062500 which will be rounded to 0.063 to ensure it is an integer multiple of 1 picosecond [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.xdc:57]
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/clock_pll/clock_pll.xdc] for cell 'clk_pll/inst'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xdc] for cell 'DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xdc] for cell 'DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xdc] for cell 'DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10.xdc] for cell 'DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc]
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'my_design/design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10_clocks.xdc] for cell 'DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10_clocks.xdc] for cell 'DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10_clocks.xdc] for cell 'DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/ip/FIFO_10/FIFO_10_clocks.xdc] for cell 'DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 1 inverter(s) to 128 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2918.266 ; gain = 0.000 ; free physical = 13880 ; free virtual = 25074
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 35 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 30 instances

23 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:37 . Memory (MB): peak = 2918.266 ; gain = 1419.004 ; free physical = 13880 ; free virtual = 25074
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2918.266 ; gain = 0.000 ; free physical = 13873 ; free virtual = 25065

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 203194b9d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2918.266 ; gain = 0.000 ; free physical = 13863 ; free virtual = 25055

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 20 inverter(s) to 1365 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b2348dfa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2958.016 ; gain = 0.000 ; free physical = 13721 ; free virtual = 24913
INFO: [Opt 31-389] Phase Retarget created 99 cells and removed 575 cells
INFO: [Opt 31-1021] In phase Retarget, 11 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 186ab52b2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2958.016 ; gain = 0.000 ; free physical = 13721 ; free virtual = 24913
INFO: [Opt 31-389] Phase Constant propagation created 1 cells and removed 152 cells
INFO: [Opt 31-1021] In phase Constant propagation, 13 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 146e5f41e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2958.016 ; gain = 0.000 ; free physical = 13703 ; free virtual = 24901
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 722 cells
INFO: [Opt 31-1021] In phase Sweep, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 146e5f41e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2958.016 ; gain = 0.000 ; free physical = 13703 ; free virtual = 24901
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 146e5f41e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2958.016 ; gain = 0.000 ; free physical = 13706 ; free virtual = 24904
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 146e5f41e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2958.016 ; gain = 0.000 ; free physical = 13706 ; free virtual = 24904
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              99  |             575  |                                             11  |
|  Constant propagation         |               1  |             152  |                                             13  |
|  Sweep                        |               0  |             722  |                                             16  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             10  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2958.016 ; gain = 0.000 ; free physical = 13706 ; free virtual = 24904
Ending Logic Optimization Task | Checksum: 1400a5f8c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2958.016 ; gain = 0.000 ; free physical = 13706 ; free virtual = 24904

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.724 | TNS=-133.449 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 3 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 10
Ending PowerOpt Patch Enables Task | Checksum: 126768ec4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12656 ; free virtual = 23864
Ending Power Optimization Task | Checksum: 126768ec4

Time (s): cpu = 00:00:39 ; elapsed = 00:00:50 . Memory (MB): peak = 4574.609 ; gain = 1616.594 ; free physical = 12677 ; free virtual = 23884

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 126768ec4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12677 ; free virtual = 23884

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12677 ; free virtual = 23884
Ending Netlist Obfuscation Task | Checksum: 165a91f20

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12677 ; free virtual = 23884
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 4574.609 ; gain = 1656.344 ; free physical = 12677 ; free virtual = 23884
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12692 ; free virtual = 23888
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12661 ; free virtual = 23870
INFO: [Common 17-1381] The checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12641 ; free virtual = 23849
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1058200cc

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12641 ; free virtual = 23849
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12654 ; free virtual = 23855

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14bd9db88

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12639 ; free virtual = 23850

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1830d037a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12637 ; free virtual = 23849

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1830d037a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12637 ; free virtual = 23849
Phase 1 Placer Initialization | Checksum: 1830d037a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12637 ; free virtual = 23849

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 225132ac1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12601 ; free virtual = 23811

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 223 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 78 nets or cells. Created 7 new cells, deleted 71 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net internal_reset_reg_n_0. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 9 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12583 ; free virtual = 23795
INFO: [Physopt 32-117] Net my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0 could not be optimized because driver my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3_n_0 could not be optimized because driver my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_3 could not be replicated
INFO: [Physopt 32-117] Net my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2_n_0 could not be optimized because driver my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3_i_2 could not be replicated
INFO: [Physopt 32-117] Net my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0 could not be optimized because driver my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12586 ; free virtual = 23798

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            7  |             71  |                    78  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |            9  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           16  |             71  |                    79  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1d5c632a3

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12599 ; free virtual = 23805
Phase 2.2 Global Placement Core | Checksum: 1cb0ff04c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12586 ; free virtual = 23798
Phase 2 Global Placement | Checksum: 1cb0ff04c

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12588 ; free virtual = 23799

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e7d9dd18

Time (s): cpu = 00:00:42 ; elapsed = 00:00:13 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12588 ; free virtual = 23800

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27c8aec3c

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12591 ; free virtual = 23803

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bbe772ae

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12596 ; free virtual = 23809

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 25f2813d8

Time (s): cpu = 00:00:44 ; elapsed = 00:00:14 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12596 ; free virtual = 23809

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 29c9ad344

Time (s): cpu = 00:00:46 ; elapsed = 00:00:15 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12599 ; free virtual = 23808

Phase 3.6 Small Shape DP

Phase 3.6.1 Small Shape Clustering
Phase 3.6.1 Small Shape Clustering | Checksum: 14c75782e

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12591 ; free virtual = 23804

Phase 3.6.2 Flow Legalize Slice Clusters
Phase 3.6.2 Flow Legalize Slice Clusters | Checksum: 1ca1f2ebe

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12590 ; free virtual = 23803

Phase 3.6.3 Slice Area Swap
Phase 3.6.3 Slice Area Swap | Checksum: 15d936e61

Time (s): cpu = 00:00:48 ; elapsed = 00:00:16 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12586 ; free virtual = 23796

Phase 3.6.4 Commit Slice Clusters
Phase 3.6.4 Commit Slice Clusters | Checksum: 18f7d563b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12594 ; free virtual = 23802
Phase 3.6 Small Shape DP | Checksum: 18f7d563b

Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12596 ; free virtual = 23803

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19fbf2376

Time (s): cpu = 00:00:51 ; elapsed = 00:00:17 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12588 ; free virtual = 23799

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 13a8c2fa1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:17 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12588 ; free virtual = 23799

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17d39beb8

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12573 ; free virtual = 23784
Phase 3 Detail Placement | Checksum: 17d39beb8

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12573 ; free virtual = 23784

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25280ed91

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 25280ed91

Time (s): cpu = 00:01:13 ; elapsed = 00:00:31 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12598 ; free virtual = 23801
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.718. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e07e02d9

Time (s): cpu = 00:01:28 ; elapsed = 00:00:45 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12592 ; free virtual = 23792
Phase 4.1 Post Commit Optimization | Checksum: 1e07e02d9

Time (s): cpu = 00:01:28 ; elapsed = 00:00:45 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12592 ; free virtual = 23792

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e07e02d9

Time (s): cpu = 00:01:29 ; elapsed = 00:00:46 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12594 ; free virtual = 23793
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12581 ; free virtual = 23788

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2d8391681

Time (s): cpu = 00:01:31 ; elapsed = 00:00:47 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12581 ; free virtual = 23788

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12581 ; free virtual = 23788
Phase 4.4 Final Placement Cleanup | Checksum: 252e95fdf

Time (s): cpu = 00:01:31 ; elapsed = 00:00:47 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12581 ; free virtual = 23788
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 252e95fdf

Time (s): cpu = 00:01:31 ; elapsed = 00:00:48 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12581 ; free virtual = 23788
Ending Placer Task | Checksum: 208a37357

Time (s): cpu = 00:01:31 ; elapsed = 00:00:48 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12581 ; free virtual = 23788
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:35 ; elapsed = 00:00:50 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12604 ; free virtual = 23811
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12604 ; free virtual = 23811
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.47 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12573 ; free virtual = 23800
INFO: [Common 17-1381] The checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12583 ; free virtual = 23793
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12599 ; free virtual = 23810
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12570 ; free virtual = 23785

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.718 | TNS=-452.458 |
Phase 1 Physical Synthesis Initialization | Checksum: 4d13a54d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12546 ; free virtual = 23774
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.718 | TNS=-452.458 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 4d13a54d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12546 ; free virtual = 23774

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.718 | TNS=-452.458 |
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_rst_busy[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net enable_sampling_logic.  Did not re-place instance enable_sampling_logic_reg
INFO: [Physopt 32-81] Processed net enable_sampling_logic. Replicated 1 times.
INFO: [Physopt 32-735] Processed net enable_sampling_logic. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.649 | TNS=-431.874 |
INFO: [Physopt 32-662] Processed net enable_sampling_logic_repN.  Did not re-place instance enable_sampling_logic_reg_replica
INFO: [Physopt 32-572] Net enable_sampling_logic_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net enable_sampling_logic_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__2_n_0.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__2
INFO: [Physopt 32-710] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_7. Critical path length was reduced through logic transformation on cell DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__30_comp.
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.645 | TNS=-431.903 |
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim/wr_rst_busy_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3
INFO: [Physopt 32-710] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_1. Critical path length was reduced through logic transformation on cell DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__0_comp.
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.637 | TNS=-431.950 |
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/wr_rst_busy_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3
INFO: [Physopt 32-710] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_5. Critical path length was reduced through logic transformation on cell DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__4_comp.
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.629 | TNS=-432.169 |
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_rst_busy_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3
INFO: [Physopt 32-710] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_7. Critical path length was reduced through logic transformation on cell DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__6_comp.
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.594 | TNS=-432.257 |
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_rst_busy[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3_n_0.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3
INFO: [Physopt 32-710] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_7. Critical path length was reduced through logic transformation on cell DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__38_comp.
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.571 | TNS=-432.247 |
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/wr_rst_busy_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3
INFO: [Physopt 32-710] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_2. Critical path length was reduced through logic transformation on cell DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__1_comp.
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.558 | TNS=-432.334 |
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/wr_rst_busy[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__5_n_0.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__5
INFO: [Physopt 32-710] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_5. Critical path length was reduced through logic transformation on cell DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__52_comp.
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.527 | TNS=-432.422 |
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/wr_rst_busy_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3
INFO: [Physopt 32-710] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_3. Critical path length was reduced through logic transformation on cell DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__2_comp.
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.519 | TNS=-432.531 |
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_rst_busy[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__5_n_0.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__5
INFO: [Physopt 32-710] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_7. Critical path length was reduced through logic transformation on cell DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__54_comp.
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.515 | TNS=-432.533 |
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/wr_rst_busy[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__2_n_0.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__2
INFO: [Physopt 32-710] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_2. Critical path length was reduced through logic transformation on cell DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__25_comp.
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.511 | TNS=-432.701 |
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/wr_rst_busy_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3
INFO: [Physopt 32-710] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_4. Critical path length was reduced through logic transformation on cell DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__3_comp.
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.506 | TNS=-432.340 |
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim/wr_rst_busy[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3_n_0.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3
INFO: [Physopt 32-710] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_1. Critical path length was reduced through logic transformation on cell DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__32_comp.
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.501 | TNS=-432.446 |
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[0].gbldc_reg.inst_prim/wr_rst_busy_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3
INFO: [Physopt 32-710] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_0. Critical path length was reduced through logic transformation on cell DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1_comp.
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-432.476 |
INFO: [Physopt 32-572] Net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/rd_en0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/rd_en0.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst_i_2
INFO: [Physopt 32-572] Net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/rd_en0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/rd_en0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_5.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__4_comp
INFO: [Physopt 32-572] Net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[16].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[16]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-432.184 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[17].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[17]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-431.892 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[18].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[18]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-431.600 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[19].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[19]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-431.308 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[20].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[20]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-431.018 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[21].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[21]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-430.728 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[22].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[22]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-430.438 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[23].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[23]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-430.148 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[0].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[0]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-429.867 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[1].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[1]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-429.586 |
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/wr_rst_busy_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net enable_sampling_logic_repN.  Did not re-place instance enable_sampling_logic_reg_replica
INFO: [Physopt 32-702] Processed net enable_sampling_logic_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/rd_en0.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst_i_2
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/rd_en0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_5.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__4_comp
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[2].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[2]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-429.305 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[3].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[3]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-429.024 |
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_reg
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/emp[0].  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/emp[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/empty.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/empty_INST_0
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/empty. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg.  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/empty_INST_0_i_1
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-428.674 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[4].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[4]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-428.395 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[5].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[5]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-428.116 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[6].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[6]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-427.837 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[7].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[7]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-427.558 |
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/emp[0].  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/emp[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/empty_INST_0_i_1
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/gmult_prim.gll_chain.std_fifo.goreg.empty_i_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_i_1_n_0.  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_i_1
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-427.282 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[16].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[16]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-426.975 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[17].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[17]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-426.668 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-426.668 |
Phase 3 Critical Path Optimization | Checksum: 4d13a54d

Time (s): cpu = 00:00:48 ; elapsed = 00:00:19 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12505 ; free virtual = 23731

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-426.668 |
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/wr_rst_busy_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net enable_sampling_logic_repN.  Did not re-place instance enable_sampling_logic_reg_replica
INFO: [Physopt 32-572] Net enable_sampling_logic_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net enable_sampling_logic_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/rd_en0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/rd_en0.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst_i_2
INFO: [Physopt 32-572] Net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/rd_en0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/rd_en0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_5.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__4_comp
INFO: [Physopt 32-572] Net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_5 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[18].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[18]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-426.361 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[19].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[19]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-426.054 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[0].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[0]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-425.747 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[1].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[1]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-425.440 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[2].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[2]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-425.133 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[3].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[3]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-424.826 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[20].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[20]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-424.523 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[21].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[21]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[21]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-424.220 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[22].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[22]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-423.917 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[23].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[23]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-423.614 |
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/wr_rst_busy_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net enable_sampling_logic_repN.  Did not re-place instance enable_sampling_logic_reg_replica
INFO: [Physopt 32-702] Processed net enable_sampling_logic_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/rd_en0.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst_i_2
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/rd_en0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_5.  Did not re-place instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/gf36e2_inst.sngfifo36e2_i_1__4_comp
INFO: [Physopt 32-702] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/re_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[4].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[4]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-423.311 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[5].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[5]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-423.008 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[6].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[6]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-422.705 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[7].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[7]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-422.402 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[24].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[24]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-422.111 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[25].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[25]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-421.820 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[26].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[26]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-421.529 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[27].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[27]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-421.238 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg_0.  Re-placed instance DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-421.139 |
INFO: [Physopt 32-663] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[28].  Re-placed instance DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[28]
INFO: [Physopt 32-735] Processed net DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-420.852 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.497 | TNS=-420.852 |
Phase 4 Critical Path Optimization | Checksum: 4d13a54d

Time (s): cpu = 00:01:16 ; elapsed = 00:00:26 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12526 ; free virtual = 23741
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12526 ; free virtual = 23741
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12525 ; free virtual = 23741
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-1.497 | TNS=-420.852 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.221  |         31.606  |            1  |              0  |                    54  |           0  |           2  |  00:00:25  |
|  Total          |          0.221  |         31.606  |            1  |              0  |                    54  |           0  |           3  |  00:00:25  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12526 ; free virtual = 23742
Ending Physical Synthesis Task | Checksum: 4d13a54d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:26 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12526 ; free virtual = 23742
INFO: [Common 17-83] Releasing license: Implementation
352 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:27 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12532 ; free virtual = 23747
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12532 ; free virtual = 23747
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12495 ; free virtual = 23729
INFO: [Common 17-1381] The checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e5cfdcd ConstDB: 0 ShapeSum: 2a0b1146 RouteDB: 41b1c6dd

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7badeb82

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12390 ; free virtual = 23621
Post Restoration Checksum: NetGraph: 8d66ea15 NumContArr: 869e3e9b Constraints: 4a25e6f4 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15e2b0fa4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12391 ; free virtual = 23622

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15e2b0fa4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12353 ; free virtual = 23581

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15e2b0fa4

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12353 ; free virtual = 23581

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 183f2e2e1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12338 ; free virtual = 23566

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1c306aa81

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12336 ; free virtual = 23565
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.476 | TNS=-327.395| WHS=-0.042 | THS=-3.672 |

Phase 2 Router Initialization | Checksum: 20617fada

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12347 ; free virtual = 23567

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8208
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6751
  Number of Partially Routed Nets     = 1457
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 22b5ec64a

Time (s): cpu = 00:00:42 ; elapsed = 00:00:29 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12336 ; free virtual = 23553

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1057
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.691 | TNS=-435.853| WHS=0.003  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 2bd24fb53

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12340 ; free virtual = 23561

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.648 | TNS=-423.795| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2488a4336

Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12340 ; free virtual = 23560

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.648 | TNS=-422.800| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a332bb62

Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12340 ; free virtual = 23561
Phase 4 Rip-up And Reroute | Checksum: 1a332bb62

Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12340 ; free virtual = 23561

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11be763aa

Time (s): cpu = 00:00:59 ; elapsed = 00:00:35 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12346 ; free virtual = 23566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.648 | TNS=-422.800| WHS=0.003  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 17417cf5b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12327 ; free virtual = 23548

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17417cf5b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12327 ; free virtual = 23548
Phase 5 Delay and Skew Optimization | Checksum: 17417cf5b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12327 ; free virtual = 23548

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 203437674

Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12326 ; free virtual = 23546
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.648 | TNS=-410.183| WHS=0.003  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f8c87ac9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12326 ; free virtual = 23546
Phase 6 Post Hold Fix | Checksum: 1f8c87ac9

Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12326 ; free virtual = 23546

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.82483 %
  Global Horizontal Routing Utilization  = 2.03384 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 44.6009%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 42.654%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.5769%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 46.1538%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 217c6075f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12324 ; free virtual = 23544

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 217c6075f

Time (s): cpu = 00:01:03 ; elapsed = 00:00:37 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12322 ; free virtual = 23543

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 217c6075f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12321 ; free virtual = 23542

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.648 | TNS=-410.183| WHS=0.003  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 217c6075f

Time (s): cpu = 00:01:04 ; elapsed = 00:00:37 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12323 ; free virtual = 23544
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.648 | TNS=-410.001 | WHS=0.003 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: 217c6075f

Time (s): cpu = 00:01:10 ; elapsed = 00:00:39 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12319 ; free virtual = 23539
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.648 | TNS=-410.001 | WHS=0.003 | THS=0.000 |
INFO: [Physopt 32-952] Improved path group WNS = -1.630. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/wr_rst_busy[4].
INFO: [Physopt 32-952] Improved path group WNS = -1.619. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_rst_busy_0[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.595. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim/wr_rst_busy_0[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.575. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/wr_rst_busy[4].
INFO: [Physopt 32-952] Improved path group WNS = -1.564. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_rst_busy_0[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.541. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim/wr_rst_busy_0[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.537. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_rst_busy[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.533. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_rst_busy[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.531. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/wr_rst_busy[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.528. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/wr_rst_busy[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.524. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_rst_busy[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.517. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/wr_rst_busy[4].
INFO: [Physopt 32-952] Improved path group WNS = -1.509. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/rd_clk_1[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.509. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/wr_rst_busy[4].
INFO: [Physopt 32-952] Improved path group WNS = -1.508. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/wr_rst_busy[4].
INFO: [Physopt 32-952] Improved path group WNS = -1.504. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/wr_rst_busy[4].
INFO: [Physopt 32-952] Improved path group WNS = -1.498. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_rst_busy_0[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.496. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/wr_rst_busy[4].
INFO: [Physopt 32-952] Improved path group WNS = -1.493. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/wr_rst_busy[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.486. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim/wr_rst_busy_0[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.484. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_rst_busy[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.482. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/wr_rst_busy[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.477. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/wr_rst_busy_0[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.476. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_rst_busy_0[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.473. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/wr_rst_busy_0[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.470. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[6].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_rst_busy[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.461. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/wr_rst_busy[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.461. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/rd_clk_1[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.454. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/wr_rst_busy[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.454. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/wr_rst_busy[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.453. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[7].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/wr_rst_busy[4].
INFO: [Physopt 32-952] Improved path group WNS = -1.448. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/wr_rst_busy[4].
INFO: [Physopt 32-952] Improved path group WNS = -1.443. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/rd_clk_1[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.440. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/wr_rst_busy[4].
INFO: [Physopt 32-952] Improved path group WNS = -1.438. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/wr_rst_busy[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.431. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_rst_busy[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.427. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_rst_busy_0[7].
INFO: [Physopt 32-952] Improved path group WNS = -1.427. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[3].inst_extd/gmult_prim.gll_chain.gp1[4].gbldc_reg.inst_prim/wr_rst_busy[4].
INFO: [Physopt 32-952] Improved path group WNS = -1.426. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[8].inst_extd/gmult_prim.gll_chain.gp1[2].gbldc_reg.inst_prim/wr_rst_busy_0[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.421. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/wr_rst_busy[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.417. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[5].inst_extd/gmult_prim.gll_chain.gp1[6].gbldc_reg.inst_prim/rd_clk_1[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.417. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[1].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/wr_rst_busy[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.416. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[1].gbldc_reg.inst_prim/wr_rst_busy[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.415. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[2].inst_extd/gmult_prim.gll_chain.gp1[5].gbldc_reg.inst_prim/wr_rst_busy[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.415. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[3].gbldc_reg.inst_prim/wr_rst_busy[0].
INFO: [Physopt 32-952] Improved path group WNS = -1.413. Path group: clk_out2_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/gmult_prim.gll_chain.gp1[7].gbldc_reg.inst_prim/wr_rst_busy[7].
INFO: [Physopt 32-952] Improved path group WNS = -0.117. Path group: clk_out1_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[29].
INFO: [Physopt 32-952] Improved path group WNS = -0.093. Path group: clk_out1_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_counter_reg[24].
INFO: [Physopt 32-952] Improved path group WNS = -0.079. Path group: clk_out1_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[0].DDMTD_i/data_in_fifo_counter_reg[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/data_in_fifo_reg_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: clk_out1_clock_pll. Processed net: DDMTD_Array_inst/ddmtd_inst[1].DDMTD_i/FIFO_10_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v8_fifo.fblk/rst_val_sym.gextw_sym[4].inst_extd/emp[0].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-1.413 | TNS=-401.046 | WHS=0.003 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: 1e8d73bc7

Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12314 ; free virtual = 23535
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12314 ; free virtual = 23534
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-1.413 | TNS=-401.046 | WHS=0.003 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: 1e8d73bc7

Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12316 ; free virtual = 23536
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:15 ; elapsed = 00:00:41 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12385 ; free virtual = 23605
INFO: [Common 17-83] Releasing license: Implementation
426 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:44 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12385 ; free virtual = 23605
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12385 ; free virtual = 23605
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12349 ; free virtual = 23593
INFO: [Common 17-1381] The checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
438 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12349 ; free virtual = 23583
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the my_design/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <my_design/design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <my_design/design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force main.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 16298944 bits.
Writing bitstream ./main.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Sep 12 23:13:41 2020. For additional details about this file, please refer to the WebTalk help file at /home/rsaradhy/Software/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
463 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 4574.609 ; gain = 0.000 ; free physical = 12311 ; free virtual = 23550
INFO: [Common 17-206] Exiting Vivado at Sat Sep 12 23:13:41 2020...
