

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 43 clock pin(s) of sequential element(s)
0 instances converted, 43 sequential instances remain driven by gated/generated clocks

======================================================================== Gated/Generated Clocks =========================================================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance                  Explanation                                                  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll_inst.PLLInst_0     EHXPLLJ                37         clock_00_0096                    No gated clock conversion method for cell cell:LUCENT.FD1S3DX
@K:CKID0002       pll_inst.PLLInst_0     EHXPLLJ                6          spi_controller_inst.state[2]     No gated clock conversion method for cell cell:LUCENT.FD1S3DX
=========================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

