# Compile of ALU.sv was successful.
# Compile of ALU_tb.sv was successful.
# Compile of Branch.v was successful.
# Compile of CLA_4bit.sv was successful.
# Compile of CLA_4bit_tb.sv was successful.
# Compile of CLA_8bit.sv was successful.
# Compile of CLA_8bit_tb.sv was successful.
# Compile of CLA_16bit.v was successful.
# Compile of Control.v was successful.
# Compile of CPU.sv was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of FLAG_Reg.sv was successful.
# Compile of memory.v was successful.
# Compile of PADDSB.sv was successful.
# Compile of PC.v was successful.
# Compile of project-phase1-testbench.v was successful.
# Compile of RED.sv was successful.
# Compile of RED_tb.sv was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RegisterFile_TB.sv was successful.
# Compile of ROR.sv was successful.
# Compile of SATADDSUB_16bit.sv was successful.
# Compile of SATADDSUB_16bit_tb.sv was successful.
# Compile of Shifter.sv was successful.
# Compile of Shifter_tb.sv was successful.
# 26 compiles, 0 failed with no errors.
# ** Error: Acs sdne.
# 
#        Unable to replace existing ini file (I:/ECE552/Project/Project.mpf).  File can not be renamed.
# Compile of Shifter.sv was successful.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 18:47:02 on Mar 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: I:/ECE552/Project/Register.v(20): Register is illegal in left-hand side of continuous assignment
# ** Error: I:/ECE552/Project/Register.v(21): Register is illegal in left-hand side of continuous assignment
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 18:47:08 on Mar 05,2024, Elapsed time: 0:00:06
# Errors: 3, Warnings: 3
# Compile of Register.v was successful.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 18:47:36 on Mar 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-7) Failed to open  file "I:/ECE552/Project/work/@_opt/_deps" in read mode.
# File exists. (errno = EEXIST)
# ** Warning: (vopt-56) Problem with optimized design dependency file "I:/ECE552/Project/work/@_opt/_deps" - file open failed.
# No such file or directory. (errno = ENOENT)
# ** Fatal: (vopt-8) Problem while reading dependency file "_deps".
# No such file or directory. (errno = ENOENT)
# Vopt Compiler exiting
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
# Error loading design
# End time: 18:47:41 on Mar 05,2024, Elapsed time: 0:00:05
# Errors: 2, Warnings: 3
# Compile of ALU.sv was successful.
# Compile of ALU_tb.sv was successful.
# Compile of Branch.v was successful.
# Compile of CLA_4bit.sv was successful.
# Compile of CLA_4bit_tb.sv was successful.
# Compile of CLA_8bit.sv was successful.
# Compile of CLA_8bit_tb.sv was successful.
# Compile of CLA_16bit.v was successful.
# Compile of Control.v was successful.
# Compile of CPU.sv was successful.
# Compile of D-Flip-Flop.v was successful.
# Compile of FLAG_Reg.sv was successful.
# Compile of memory.v was successful.
# Compile of PADDSB.sv was successful.
# Compile of PC.v was successful.
# Compile of project-phase1-testbench.v was successful.
# Compile of RED.sv was successful.
# Compile of RED_tb.sv was successful.
# Compile of Register.v was successful.
# Compile of RegisterFile.v was successful.
# Compile of RegisterFile_TB.sv was successful.
# Compile of ROR.sv was successful.
# Compile of SATADDSUB_16bit.sv was successful.
# Compile of SATADDSUB_16bit_tb.sv was successful.
# Compile of Shifter.sv was successful.
# Compile of Shifter_tb.sv was successful.
# 26 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 18:49:00 on Mar 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.cpu_tb(fast)
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Branch(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_8bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.PC(fast)
# Loading work.Register(fast)
# Loading work.Register(fast__1)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.SATADDSUB_16bit(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.ROR(fast)
# Loading work.memory1d(fast)
# Loading work.FLAG_reg(fast)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast__1)
# Loading work.dff(fast__1)
add wave -position insertpoint sim:/cpu_tb/DUT/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rushe  Hostname: RUSHEEL-THINKPA  ProcessID: 43944
#           Attempting to use alternate WLF file "./wlft8sqxsv".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8sqxsv
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# Inst: xxxx, PC: 0000
# Instruction: 000000000000xxxx, 0000000000000000 
# 
# Inst: a151, PC: 0000
# Instruction: 000000000000a151, 0000000000000000 
# 
# Break key hit
# Break at I:/ECE552/Project/CPU.sv line 113
# Compile of PC.v was successful.
# Compile of Register.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Branch(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_8bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.PC(fast)
# Loading work.Register(fast)
# Loading work.Register(fast__1)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.SATADDSUB_16bit(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.ROR(fast)
# Loading work.memory1d(fast)
# Loading work.FLAG_reg(fast)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast__1)
# Loading work.dff(fast__1)
# Loading work.Register(fast__2)
# Loading work.dff(fast__2)
# Loading work.BitCell(fast__2)
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# Inst: xxxx, PC: 0000
# Instruction: 000000000000xxxx, 0000000000000000 
# 
# Inst: a151, PC: 0000
# Instruction: 000000000000a151, 0000000000000000 
# 
# Instruction: 000000000000a151, 0000000000000000 
# 
# 299:Instruction: 000000000000a151, 0000000000000000, 0 
# 
# Instruction: 000000000000b151, 0000000000000002 
# 
# Inst: b151, PC: 0002
# Instruction: 000000000000a2b0, 0000000000000004 
# 
# Inst: a2b0, PC: 0004
# Instruction: 000000000000b2a0, 0000000000000006 
# 
# Inst: b2a0, PC: 0006
# Instruction: 0000000000000321, 0000000000000008 
# 
# Inst: 0321, PC: 0008
# Instruction: 0000000000001412, 000000000000000a 
# 
# Inst: 1412, PC: 000a
# Instruction: 0000000000002634, 000000000000000c 
# 
# Inst: 2634, PC: 000c
# Instruction: 0000000000004756, 000000000000000e 
# 
# Inst: 4756, PC: 000e
# Instruction: 0000000000005862, 0000000000000010 
# 
# Inst: 5862, PC: 0010
# Instruction: 000000000000698a, 0000000000000012 
# 
# Inst: 698a, PC: 0012
# Break key hit
# Break at I:/ECE552/Project/RED.sv line 43
# Compile of Shifter.sv was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Branch(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_8bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.PC(fast)
# Loading work.Register(fast)
# Loading work.Register(fast__1)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.SATADDSUB_16bit(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.ROR(fast)
# Loading work.memory1d(fast)
# Loading work.FLAG_reg(fast)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast__1)
# Loading work.dff(fast__1)
# Loading work.Register(fast__2)
# Loading work.dff(fast__2)
# Loading work.BitCell(fast__2)
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# Inst: xxxx, PC: 0000
# Instruction: 000000000000xxxx, 0000000000000000 
# 
# Inst: a151, PC: 0000
# Instruction: 000000000000a151, 0000000000000000 
# 
# Instruction: 000000000000a151, 0000000000000000 
# 
# 299:Instruction: 000000000000a151, 0000000000000000, 0 
# 
# Instruction: 000000000000b151, 0000000000000002 
# 
# Inst: b151, PC: 0002
# Instruction: 000000000000a2b0, 0000000000000004 
# 
# Inst: a2b0, PC: 0004
# Instruction: 000000000000b2a0, 0000000000000006 
# 
# Inst: b2a0, PC: 0006
# Instruction: 0000000000000321, 0000000000000008 
# 
# Inst: 0321, PC: 0008
# Instruction: 0000000000001412, 000000000000000a 
# 
# Inst: 1412, PC: 000a
# Instruction: 0000000000002634, 000000000000000c 
# 
# Inst: 2634, PC: 000c
# Instruction: 0000000000004756, 000000000000000e 
# 
# Inst: 4756, PC: 000e
# Instruction: 0000000000005862, 0000000000000010 
# 
# Inst: 5862, PC: 0010
# Instruction: 000000000000698a, 0000000000000012 
# 
# Inst: 698a, PC: 0012
# Break key hit
# Break at I:/ECE552/Project/RED.sv line 43
# Compile of Control.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Branch(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_8bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.PC(fast)
# Loading work.Register(fast)
# Loading work.Register(fast__1)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.SATADDSUB_16bit(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.ROR(fast)
# Loading work.memory1d(fast)
# Loading work.FLAG_reg(fast)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast__1)
# Loading work.dff(fast__1)
# Loading work.Register(fast__2)
# Loading work.dff(fast__2)
# Loading work.BitCell(fast__2)
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# Inst: xxxx, PC: 0000
# Instruction: 000000000000xxxx, 0000000000000000 
# 
# Inst: a151, PC: 0000
# Instruction: 000000000000a151, 0000000000000000 
# 
# Instruction: 000000000000a151, 0000000000000000 
# 
# 299:Instruction: 000000000000a151, 0000000000000000, 0 
# 
# Instruction: 000000000000b151, 0000000000000002 
# 
# Inst: b151, PC: 0002
# Instruction: 000000000000a2b0, 0000000000000004 
# 
# Inst: a2b0, PC: 0004
# Instruction: 000000000000b2a0, 0000000000000006 
# 
# Inst: b2a0, PC: 0006
# Instruction: 0000000000000321, 0000000000000008 
# 
# Inst: 0321, PC: 0008
# Instruction: 0000000000001412, 000000000000000a 
# 
# Inst: 1412, PC: 000a
# Instruction: 0000000000002634, 000000000000000c 
# 
# Inst: 2634, PC: 000c
# Instruction: 0000000000004756, 000000000000000e 
# 
# Inst: 4756, PC: 000e
# Instruction: 0000000000005862, 0000000000000010 
# 
# Inst: 5862, PC: 0010
# Instruction: 000000000000698a, 0000000000000012 
# 
# Inst: 698a, PC: 0012
# Break key hit
# Break at I:/ECE552/Project/RED.sv line 43
# Compile of CPU.sv was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Branch(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_8bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.PC(fast)
# Loading work.Register(fast)
# Loading work.Register(fast__1)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.SATADDSUB_16bit(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.ROR(fast)
# Loading work.memory1d(fast)
# Loading work.FLAG_reg(fast)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast__1)
# Loading work.dff(fast__1)
# Loading work.Register(fast__2)
# Loading work.dff(fast__2)
# Loading work.BitCell(fast__2)
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# Inst: xxxx, PC: 0000
# Instruction: 000000000000xxxx, 0000000000000000 
# 
# Inst: a151, PC: 0000
# Instruction: 000000000000a151, 0000000000000000 
# 
# Instruction: 000000000000a151, 0000000000000000 
# 
# 299:Instruction: 000000000000a151, 0000000000000000, 0 
# 
# Instruction: 000000000000b151, 0000000000000002 
# 
# Inst: b151, PC: 0002
# Instruction: 000000000000a2b0, 0000000000000004 
# 
# Inst: a2b0, PC: 0004
# Instruction: 000000000000b2a0, 0000000000000006 
# 
# Inst: b2a0, PC: 0006
# Instruction: 0000000000000321, 0000000000000008 
# 
# Inst: 0321, PC: 0008
# Instruction: 0000000000001412, 000000000000000a 
# 
# Inst: 1412, PC: 000a
# Instruction: 0000000000002634, 000000000000000c 
# 
# Inst: 2634, PC: 000c
# Instruction: 0000000000004756, 000000000000000e 
# 
# Inst: 4756, PC: 000e
# Instruction: 0000000000005862, 0000000000000010 
# 
# Inst: 5862, PC: 0010
# Instruction: 000000000000698a, 0000000000000012 
# 
# Inst: 698a, PC: 0012
# Break key hit
# Break at I:/ECE552/Project/RED.sv line 43
# Compile of ALU.sv was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Branch(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_8bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.PC(fast)
# Loading work.Register(fast)
# Loading work.Register(fast__1)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.SATADDSUB_16bit(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.ROR(fast)
# Loading work.memory1d(fast)
# Loading work.FLAG_reg(fast)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast__1)
# Loading work.dff(fast__1)
# Loading work.Register(fast__2)
# Loading work.dff(fast__2)
# Loading work.BitCell(fast__2)
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# Inst: xxxx, PC: 0000
# Instruction: 000000000000xxxx, 0000000000000000 
# 
# Inst: a151, PC: 0000
# Instruction: 000000000000a151, 0000000000000000 
# 
# Instruction: 000000000000a151, 0000000000000000 
# 
# 299:Instruction: 000000000000a151, 0000000000000000, 0 
# 
# Instruction: 000000000000b151, 0000000000000002 
# 
# Inst: b151, PC: 0002
# Instruction: 000000000000a2b0, 0000000000000004 
# 
# Inst: a2b0, PC: 0004
# Instruction: 000000000000b2a0, 0000000000000006 
# 
# Inst: b2a0, PC: 0006
# Instruction: 0000000000000321, 0000000000000008 
# 
# Inst: 0321, PC: 0008
# Instruction: 0000000000001412, 000000000000000a 
# 
# Inst: 1412, PC: 000a
# Instruction: 0000000000002634, 000000000000000c 
# 
# Inst: 2634, PC: 000c
# Instruction: 0000000000004756, 000000000000000e 
# 
# Inst: 4756, PC: 000e
# Instruction: 0000000000005862, 0000000000000010 
# 
# Inst: 5862, PC: 0010
# Instruction: 000000000000698a, 0000000000000012 
# 
# Inst: 698a, PC: 0012
# Break key hit
# Break at I:/ECE552/Project/RED.sv line 43
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Branch(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_8bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.PC(fast)
# Loading work.Register(fast)
# Loading work.Register(fast__1)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.SATADDSUB_16bit(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.ROR(fast)
# Loading work.memory1d(fast)
# Loading work.FLAG_reg(fast)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast__1)
# Loading work.dff(fast__1)
# Loading work.Register(fast__2)
# Loading work.dff(fast__2)
# Loading work.BitCell(fast__2)
run -all
# Break in Module ALU at I:/ECE552/Project/ALU.sv line 47
run -continue
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# Inst: xxxx, PC: 0000
# Instruction: 000000000000xxxx, 0000000000000000 
# 
# Break in Module ALU at I:/ECE552/Project/ALU.sv line 47
run -continue
# Break in Module ALU at I:/ECE552/Project/ALU.sv line 64
run -all
# Break in Module ALU at I:/ECE552/Project/ALU.sv line 64
run -all
# Break in Module ALU at I:/ECE552/Project/ALU.sv line 64
run -continue
# Break in Module ALU at I:/ECE552/Project/ALU.sv line 64
run -continue
# Break in Module ALU at I:/ECE552/Project/ALU.sv line 64
quit -sim
# End time: 19:22:28 on Mar 05,2024, Elapsed time: 0:33:28
# Errors: 0, Warnings: 1
# Compile of ALU.sv was successful.
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 19:23:22 on Mar 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Branch(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_8bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.PC(fast)
# Loading work.Register(fast)
# Loading work.Register(fast__1)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.SATADDSUB_16bit(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.ROR(fast)
# Loading work.memory1d(fast)
# Loading work.FLAG_reg(fast)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast__1)
# Loading work.dff(fast__1)
# Loading work.Register(fast__2)
# Loading work.dff(fast__2)
# Loading work.BitCell(fast__2)
add wave -position insertpoint sim:/cpu_tb/DUT/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: rushe  Hostname: RUSHEEL-THINKPA  ProcessID: 43944
#           Attempting to use alternate WLF file "./wlftxc7yd6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxc7yd6
run -all
# Break in Module ALU at I:/ECE552/Project/ALU.sv line 65
run -continue
# Break in Module ALU at I:/ECE552/Project/ALU.sv line 66
run -continue
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# Inst: xxxx, PC: 0000
# Instruction: 000000000000xxxx, 0000000000000000 
# 
# Break in Module ALU at I:/ECE552/Project/ALU.sv line 66
run -continue
# Break in Module ALU at I:/ECE552/Project/ALU.sv line 66
run -continue
# Break in Module ALU at I:/ECE552/Project/ALU.sv line 65
run -continue
# Inst: a151, PC: 0000
# Instruction: 000000000000a151, 0000000000000000 
# 
# Instruction: 000000000000a151, 0000000000000000 
# 
# 299:Instruction: 000000000000a151, 0000000000000000, 0 
# 
# Instruction: 000000000000b151, 0000000000000002 
# 
# Inst: b151, PC: 0002
# Instruction: 000000000000a2b0, 0000000000000004 
# 
# Inst: a2b0, PC: 0004
# Instruction: 000000000000b2a0, 0000000000000006 
# 
# Inst: b2a0, PC: 0006
# Instruction: 0000000000000321, 0000000000000008 
# 
# Inst: 0321, PC: 0008
# Instruction: 0000000000001412, 000000000000000a 
# 
# Inst: 1412, PC: 000a
# Instruction: 0000000000002634, 000000000000000c 
# 
# Inst: 2634, PC: 000c
# Instruction: 0000000000004756, 000000000000000e 
# 
# Inst: 4756, PC: 000e
# Instruction: 0000000000005862, 0000000000000010 
# 
# Inst: 5862, PC: 0010
# Instruction: 000000000000698a, 0000000000000012 
# 
# Inst: 698a, PC: 0012
# Break key hit
# Break at I:/ECE552/Project/RED.sv line 43
# Compile of FLAG_Reg.sv was successful.
# Compile of FLAG_Reg.sv was successful.
# Compile of CPU.sv was successful.
# Compile of ALU.sv failed with 1 errors.
# Compile of ALU.sv was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Branch(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_8bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.PC(fast)
# Loading work.Register(fast)
# Loading work.Register(fast__1)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.SATADDSUB_16bit(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.ROR(fast)
# Loading work.memory1d(fast)
# Loading work.FLAG_reg(fast)
# Loading work.dff(fast__2)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast__1)
# Loading work.dff(fast__1)
# Loading work.Register(fast__2)
# Loading work.BitCell(fast__2)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'q'. The port definition is at: I:/ECE552/Project/Register.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/flg_reg0/dffn File: I:/ECE552/Project/FLAG_Reg.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'q'. The port definition is at: I:/ECE552/Project/Register.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/flg_reg0/dffv File: I:/ECE552/Project/FLAG_Reg.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'q'. The port definition is at: I:/ECE552/Project/Register.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/flg_reg0/dffz File: I:/ECE552/Project/FLAG_Reg.sv Line: 16
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# Inst: xxxx, PC: 0000
# Instruction: 000000000000xxxx, 0000000000000000 
# 
# Inst: a151, PC: 0000
# Instruction: 000000000000a151, 0000000000000000 
# 
# Instruction: 000000000000a151, 0000000000000000 
# 
# 299:Instruction: 000000000000a151, 0000000000000000, 0 
# 
# Instruction: 000000000000b151, 0000000000000002 
# 
# Inst: b151, PC: 0002
# Instruction: 000000000000a2b0, 0000000000000004 
# 
# Inst: a2b0, PC: 0004
# Instruction: 000000000000b2a0, 0000000000000006 
# 
# Inst: b2a0, PC: 0006
# Instruction: 0000000000000321, 0000000000000008 
# 
# Inst: 0321, PC: 0008
# Instruction: 0000000000001412, 000000000000000a 
# 
# Inst: 1412, PC: 000a
# Instruction: 0000000000002634, 000000000000000c 
# 
# Inst: 2634, PC: 000c
# Instruction: 0000000000004756, 000000000000000e 
# 
# Inst: 4756, PC: 000e
# Instruction: 0000000000005862, 0000000000000010 
# 
# Inst: 5862, PC: 0010
# Instruction: 000000000000698a, 0000000000000012 
# 
# Inst: 698a, PC: 0012
# Break key hit
# Break at I:/ECE552/Project/RED.sv line 43
# Compile of ALU.sv was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Branch(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_8bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.PC(fast)
# Loading work.Register(fast)
# Loading work.Register(fast__1)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.SATADDSUB_16bit(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.ROR(fast)
# Loading work.memory1d(fast)
# Loading work.FLAG_reg(fast)
# Loading work.dff(fast__2)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast__1)
# Loading work.dff(fast__1)
# Loading work.Register(fast__2)
# Loading work.BitCell(fast__2)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'q'. The port definition is at: I:/ECE552/Project/Register.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/flg_reg0/dffn File: I:/ECE552/Project/FLAG_Reg.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'q'. The port definition is at: I:/ECE552/Project/Register.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/flg_reg0/dffv File: I:/ECE552/Project/FLAG_Reg.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'q'. The port definition is at: I:/ECE552/Project/Register.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/flg_reg0/dffz File: I:/ECE552/Project/FLAG_Reg.sv Line: 16
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# Inst: xxxx, PC: 0000
# Instruction: 000000000000xxxx, 0000000000000000 
# 
# Inst: a151, PC: 0000
# Instruction: 000000000000a151, 0000000000000000 
# 
# Instruction: 000000000000a151, 0000000000000000 
# 
# 299:Instruction: 000000000000a151, 0000000000000000, 0 
# 
# Instruction: 000000000000b151, 0000000000000002 
# 
# Inst: b151, PC: 0002
# Instruction: 000000000000a2b0, 0000000000000004 
# 
# Inst: a2b0, PC: 0004
# Instruction: 000000000000b2a0, 0000000000000006 
# 
# Inst: b2a0, PC: 0006
# Instruction: 0000000000000321, 0000000000000008 
# 
# Inst: 0321, PC: 0008
# Instruction: 0000000000001412, 000000000000000a 
# 
# Inst: 1412, PC: 000a
# Instruction: 0000000000002634, 000000000000000c 
# 
# Inst: 2634, PC: 000c
# Instruction: 0000000000004756, 000000000000000e 
# 
# Inst: 4756, PC: 000e
# Instruction: 0000000000005862, 0000000000000010 
# 
# Inst: 5862, PC: 0010
# Instruction: 000000000000698a, 0000000000000012 
# 
# Inst: 698a, PC: 0012
# Break key hit
# Simulation stop requested.
# Compile of ALU.sv was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_tb(fast)
# Loading sv_std.std
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Branch(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_8bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.PC(fast)
# Loading work.Register(fast)
# Loading work.Register(fast__1)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.SATADDSUB_16bit(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.ROR(fast)
# Loading work.memory1d(fast)
# Loading work.FLAG_reg(fast)
# Loading work.dff(fast__2)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast__1)
# Loading work.dff(fast__1)
# Loading work.Register(fast__2)
# Loading work.BitCell(fast__2)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'q'. The port definition is at: I:/ECE552/Project/Register.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/flg_reg0/dffn File: I:/ECE552/Project/FLAG_Reg.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'q'. The port definition is at: I:/ECE552/Project/Register.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/flg_reg0/dffv File: I:/ECE552/Project/FLAG_Reg.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'q'. The port definition is at: I:/ECE552/Project/Register.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/flg_reg0/dffz File: I:/ECE552/Project/FLAG_Reg.sv Line: 16
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# Inst: xxxx, PC: 0000
# Instruction: 000000000000xxxx, 0000000000000000 
# 
# Inst: a151, PC: 0000
# Instruction: 000000000000a151, 0000000000000000 
# 
# Instruction: 000000000000a151, 0000000000000000 
# 
# 299:Instruction: 000000000000a151, 0000000000000000, 0 
# 
# Instruction: 000000000000b151, 0000000000000002 
# 
# Inst: b151, PC: 0002
# Instruction: 000000000000a2b0, 0000000000000004 
# 
# Inst: a2b0, PC: 0004
# Instruction: 000000000000b2a0, 0000000000000006 
# 
# Inst: b2a0, PC: 0006
# Instruction: 0000000000000321, 0000000000000008 
# 
# Inst: 0321, PC: 0008
# Instruction: 0000000000001412, 000000000000000a 
# 
# Inst: 1412, PC: 000a
# Instruction: 0000000000002634, 000000000000000c 
# 
# Inst: 2634, PC: 000c
# Instruction: 0000000000004756, 000000000000000e 
# 
# Inst: 4756, PC: 000e
# Instruction: 0000000000005862, 0000000000000010 
# 
# Inst: 5862, PC: 0010
# Instruction: 000000000000698a, 0000000000000012 
# 
# Inst: 698a, PC: 0012
# Break key hit
# Break at I:/ECE552/Project/RED.sv line 43
# Compile of D-Flip-Flop.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.cpu_tb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Branch(fast)
# Loading work.CLA_16bit(fast)
# Loading work.CLA_8bit(fast)
# Loading work.CLA_4bit(fast)
# Loading work.PC(fast)
# Loading work.Register(fast)
# Loading work.Register(fast__1)
# Loading work.Control(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.ALU(fast)
# Loading work.SATADDSUB_16bit(fast)
# Loading work.PADDSB(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.ROR(fast)
# Loading work.memory1d(fast)
# Loading work.FLAG_reg(fast)
# Loading work.dff(fast__2)
# Loading work.BitCell(fast)
# Loading work.dff(fast)
# Loading work.BitCell(fast__1)
# Loading work.dff(fast__1)
# Loading work.Register(fast__2)
# Loading work.BitCell(fast__2)
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'q'. The port definition is at: I:/ECE552/Project/Register.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/flg_reg0/dffn File: I:/ECE552/Project/FLAG_Reg.sv Line: 12
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'q'. The port definition is at: I:/ECE552/Project/Register.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/flg_reg0/dffv File: I:/ECE552/Project/FLAG_Reg.sv Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (3) for port 'q'. The port definition is at: I:/ECE552/Project/Register.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /cpu_tb/DUT/flg_reg0/dffz File: I:/ECE552/Project/FLAG_Reg.sv Line: 16
run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# Inst: xxxx, PC: 0000
# Instruction: 000000000000xxxx, 0000000000000000 
# 
# Inst: a151, PC: 0000
# Instruction: 000000000000a151, 0000000000000000 
# 
# Instruction: 000000000000a151, 0000000000000000 
# 
# 299:Instruction: 000000000000a151, 0000000000000000, 0 
# 
# Instruction: 000000000000b151, 0000000000000002 
# 
# Inst: b151, PC: 0002
# Instruction: 000000000000a2b0, 0000000000000004 
# 
# Inst: a2b0, PC: 0004
# Instruction: 000000000000b2a0, 0000000000000006 
# 
# Inst: b2a0, PC: 0006
# Instruction: 0000000000000321, 0000000000000008 
# 
# Inst: 0321, PC: 0008
# Instruction: 0000000000001412, 000000000000000a 
# 
# Inst: 1412, PC: 000a
# Instruction: 0000000000002634, 000000000000000c 
# 
# Inst: 2634, PC: 000c
# Instruction: 0000000000004756, 000000000000000e 
# 
# Inst: 4756, PC: 000e
# Instruction: 0000000000005862, 0000000000000010 
# 
# Inst: 5862, PC: 0010
# Instruction: 000000000000698a, 0000000000000012 
# 
# Inst: 698a, PC: 0012
# Break key hit
# Break at I:/ECE552/Project/RED.sv line 43
