Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 15:08:49
gem5 executing on mnemosyne.ecn.purdue.edu, pid 20357
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/swaptions/lpbt_s_power_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec swaptions -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/swaptions --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a90fe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a913ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a920ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a929ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a932ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a8bbef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a8c4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a8ceef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a8d7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a8dfef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a8e9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a8f1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a87aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a883ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a88cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a896ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a89fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a8a8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a8b0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a83bef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a843ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a84def0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a855ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a85fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a868ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a871ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a7faef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a802ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a80cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a815ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a81fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a828ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a832ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a7baef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a7c2ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a7ccef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a7d4ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a7deef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a7e6ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a7f0ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a7f8ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a782ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a78aef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a795ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a79fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a7a7ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a7b1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a7b9ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a744ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a74cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a756ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a75eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a767ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a770ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a779ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a703ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a70cef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a716ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a71eef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a727ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a72fef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a738ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a6c1ef0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f984a6caef0>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a6d3be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a6db668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a6e50f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a6e5b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a6ed5c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a6f7048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a6f7a90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a67f518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a67ff60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a6879e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a691470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a691eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a699940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a6a33c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a6a3e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a6ac898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a6b4320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a6b4d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a63e7f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a647278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a647cc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a651748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a65a1d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a65ac18>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a6626a0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a66c128>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a66cb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a6745f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a5fd080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a5fdac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a607550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a607f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a60fa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a6194a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a619ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a622978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a629400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a629e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a6338d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a5bc358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a5bcda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a5c5828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a5d02b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a5d0cf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a5d7780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a5e1208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a5e1c50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a5e96d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a5f2160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a5f2ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a57b630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a5830b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a583b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a58b588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a58bfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a596a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a59e4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a59ef28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a5a89b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a5b2438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a5b2e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a53a908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a543390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f984a543dd8>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a54b748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a54b978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a54bba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a54bdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a557048>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a557278>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a5574a8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a5576d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a557908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a557b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a557d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a557f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a561208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a561438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a561668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a561898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a561ac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a561cf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a561f28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a56d198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a56d3c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a56d5f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a56d828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a56da58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a56dc88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a56deb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a579128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a579358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a579588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a5797b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a5799e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f984a579c18>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f984a4dd5f8>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f984a4ddc18>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_power_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_power_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_power_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_swaptions
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/swaptions/cpt.641327506378500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/swaptions/cpt.641327506378500
Real time: 194.71s
Total real time: 194.71s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/swaptions/lpbt_s_power_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641327506378500.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641327506972725.  Starting simulation...
Exiting @ tick 641327506972725 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.327506972725  simulated seconds
Real time: 0.57s
Total real time: 195.28s
Dumping and resetting stats...
Switched CPUS @ tick 641327506972725
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641327506973514.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 641327510044039 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.327510044039  simulated seconds
Real time: 1.43s
Total real time: 203.10s
Dumping and resetting stats...
Done with simulation! Completely exiting...
