# The base for the Synopsys tools and the tarballs from RMgen
SYNOPSYS_HOME := $(SYNOPSYS_ROOT)
SYNOPSYS_RM_DIR := $(SYNOPSYS_RM_DIR)

# No simulator for PLSI
SIMULATOR = none
# No mapping tool for PLSI
MAP_TOOL = none

# Use a new-ish Synopsys DC for synthesis
DC_VERSION := $(DC_VERSION)
DC_COMPILE_ARGS := -gate_clock -no_autoungroup -exact_map -no_boundary_optimization -no_seq_output_inversion
SYNTHESIS_TOOL = dc

# Use a new-ish Synopsys ICC for place-and-route
ICC_VERSION := $(ICC_VERSION)
PAR_TOOL = icc

# Use Synopsys Formality for verification
FORMAL_TOOL = formality
FORMALITY_VERSION := $(FORMALITY_VERSION)
FORMALITY_NO_VERIFY := 1

# Use PrimeTime PX for power estimation
POWER_SIGNOFF_TOOL = primetime
PRIMETIME_POWER_VERSION := $(PRIMETIME_VERSION)

# Various other Synopsys tools are used as part of the process
ICV_VERSION :=
# ICV_VERSION := $(ICV_VERSION)
CDESIGNER_VERSION := $(CDESINGER_VERSION)
CCOMPILER_VERSION := $(CCOMPILER_VERSION)

# Target the 32nm educational process, also from Synopsys
TECHNOLOGY = saed32
SAED32_TARBALL_DIR := $(SAED32_TARBALL_DIR)
#TSMC_INSTALL_DIR := $(TSMC_INSTALL_DIR)

ifneq ($(OBJ_TOOLS_DIR),)
OBJ_TOOLS_DIR := $(OBJ_TOOLS_DIR)
endif

# Configurations
CORE_SIM_CONFIG = default
SOC_CONFIG = default
MAP_CONFIG = default
SYN_CONFIG = default
PAR_CONFIG = default
