// Seed: 1840711799
module module_0 (
    id_1,
    id_2
);
  output id_2;
  inout id_1;
  reg id_2;
  always id_2 <= 1;
  tri   id_3;
  logic id_4;
  reg   id_5;
  assign id_2 = 1 >> id_4;
  assign id_2 = id_5;
  logic id_6;
  type_14 id_7 (
      id_6,
      id_3[1],
      1,
      1 == !1,
      id_2 == id_2
  );
  logic id_8, id_9;
endmodule
`default_nettype id_2 `timescale 1ps / 1 ps
