module df #(parameter DIV = 25000) // Gera CLK de 1Khz
(input reset, clock, output logic clk_i);

  int cont;

  always_ff @(posedge clock or negedge reset) begin
    if(~reset) begin
      cont  = 0;
      clk_i = 0;
    end
    else
      if( cont <= DIV)
        cont++;
      else begin
        clk_i = ~clk_i;
        cont = 0;
      end
  end

endmodule



