   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,4
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "nvic.c"
  16              	 .section .text.BLDC_SCALAR_NVIC_NodeInit,"ax",%progbits
  17              	 .align 1
  18              	 .global BLDC_SCALAR_NVIC_NodeInit
  19              	 .thumb
  20              	 .thumb_func
  22              	BLDC_SCALAR_NVIC_NodeInit:
  23              	 
  24              	 
  25 0000 174B     	 ldr r3,.L7
  26 0002 DB68     	 ldr r3,[r3,#12]
  27 0004 C3F30223 	 ubfx r3,r3,#8,#3
  28 0008 70B5     	 push {r4,r5,r6,lr}
  29 000a C3F10705 	 rsb r5,r3,#7
  30 000e 062D     	 cmp r5,#6
  31 0010 28BF     	 it cs
  32 0012 0625     	 movcs r5,#6
  33 0014 03B1     	 cbz r3,.L2
  34 0016 013B     	 subs r3,r3,#1
  35              	.L2:
  36 0018 0124     	 movs r4,#1
  37 001a 04FA05F5 	 lsl r5,r4,r5
  38 001e 04FA03F6 	 lsl r6,r4,r3
  39 0022 013D     	 subs r5,r5,#1
  40 0024 013E     	 subs r6,r6,#1
  41 0026 2940     	 ands r1,r1,r5
  42 0028 3240     	 ands r2,r2,r6
  43 002a 9940     	 lsls r1,r1,r3
  44 002c 0A43     	 orrs r2,r2,r1
  45 002e 0028     	 cmp r0,#0
  46 0030 4FEA8202 	 lsl r2,r2,#2
  47 0034 0EDB     	 blt .L3
  48 0036 00F16043 	 add r3,r0,#-536870912
  49 003a 03F56143 	 add r3,r3,#57600
  50 003e D2B2     	 uxtb r2,r2
  51 0040 83F80023 	 strb r2,[r3,#768]
  52 0044 074B     	 ldr r3,.L7+4
  53 0046 4209     	 lsrs r2,r0,#5
  54 0048 00F01F00 	 and r0,r0,#31
  55 004c 8440     	 lsls r4,r4,r0
  56 004e 43F82240 	 str r4,[r3,r2,lsl#2]
  57 0052 70BD     	 pop {r4,r5,r6,pc}
  58              	.L3:
  59 0054 00F00F00 	 and r0,r0,#15
  60 0058 034B     	 ldr r3,.L7+8
  61 005a D2B2     	 uxtb r2,r2
  62 005c 1A54     	 strb r2,[r3,r0]
  63 005e 70BD     	 pop {r4,r5,r6,pc}
  64              	.L8:
  65              	 .align 2
  66              	.L7:
  67 0060 00ED00E0 	 .word -536810240
  68 0064 00E100E0 	 .word -536813312
  69 0068 14ED00E0 	 .word -536810220
  71              	 .ident "GCC: (GNU Tools for ARM Embedded Processors) 4.9.3 20141119 (release) [ARM/embedded-4_9-branch revision 218278]"
DEFINED SYMBOLS
                            *ABS*:00000000 nvic.c
    {standard input}:17     .text.BLDC_SCALAR_NVIC_NodeInit:00000000 $t
    {standard input}:22     .text.BLDC_SCALAR_NVIC_NodeInit:00000000 BLDC_SCALAR_NVIC_NodeInit
    {standard input}:67     .text.BLDC_SCALAR_NVIC_NodeInit:00000060 $d

NO UNDEFINED SYMBOLS
