// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_164_6 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        nodes_features_proj_V_0_0_load,
        nodes_features_proj_V_0_1_load,
        nodes_features_proj_V_0_2_load,
        nodes_features_proj_V_0_3_load,
        nodes_features_proj_V_0_4_load,
        nodes_features_proj_V_0_5_load,
        nodes_features_proj_V_0_6_load,
        nodes_features_proj_V_0_7_load,
        nodes_features_proj_V_0_8_load,
        nodes_features_proj_V_0_9_load,
        nodes_features_proj_V_0_10_load,
        nodes_features_proj_V_0_11_load,
        nodes_features_proj_V_0_12_load,
        nodes_features_proj_V_0_13_load,
        nodes_features_proj_V_0_14_load,
        nodes_features_proj_V_0_15_load,
        trunc_ln1171_1,
        all_attention_coefficients_buffer_V_1_load,
        all_attention_coefficients_buffer_V_2_load,
        all_attention_coefficients_buffer_V_3_load,
        all_attention_coefficients_buffer_V_4_load,
        all_attention_coefficients_buffer_V_5_load,
        all_attention_coefficients_buffer_V_6_load,
        all_attention_coefficients_buffer_V_7_load,
        all_attention_coefficients_buffer_V_8_load,
        all_attention_coefficients_buffer_V_9_load,
        all_attention_coefficients_buffer_V_10_load,
        all_attention_coefficients_buffer_V_11_load,
        all_attention_coefficients_buffer_V_12_load,
        all_attention_coefficients_buffer_V_13_load,
        all_attention_coefficients_buffer_V_14_load,
        all_attention_coefficients_buffer_V_15_load,
        all_attention_coefficients_buffer_V_0_load,
        nodes_features_proj_V_1_0_load,
        nodes_features_proj_V_1_1_load,
        nodes_features_proj_V_1_2_load,
        nodes_features_proj_V_1_3_load,
        nodes_features_proj_V_1_4_load,
        nodes_features_proj_V_1_5_load,
        nodes_features_proj_V_1_6_load,
        nodes_features_proj_V_1_7_load,
        nodes_features_proj_V_1_8_load,
        nodes_features_proj_V_1_9_load,
        nodes_features_proj_V_1_10_load,
        nodes_features_proj_V_1_11_load,
        nodes_features_proj_V_1_12_load,
        nodes_features_proj_V_1_13_load,
        nodes_features_proj_V_1_14_load,
        nodes_features_proj_V_1_15_load,
        nodes_features_proj_V_2_0_load,
        nodes_features_proj_V_2_1_load,
        nodes_features_proj_V_2_2_load,
        nodes_features_proj_V_2_3_load,
        nodes_features_proj_V_2_4_load,
        nodes_features_proj_V_2_5_load,
        nodes_features_proj_V_2_6_load,
        nodes_features_proj_V_2_7_load,
        nodes_features_proj_V_2_8_load,
        nodes_features_proj_V_2_9_load,
        nodes_features_proj_V_2_10_load,
        nodes_features_proj_V_2_11_load,
        nodes_features_proj_V_2_12_load,
        nodes_features_proj_V_2_13_load,
        nodes_features_proj_V_2_14_load,
        nodes_features_proj_V_2_15_load,
        nodes_features_proj_V_3_0_load,
        nodes_features_proj_V_3_1_load,
        nodes_features_proj_V_3_2_load,
        nodes_features_proj_V_3_3_load,
        nodes_features_proj_V_3_4_load,
        nodes_features_proj_V_3_5_load,
        nodes_features_proj_V_3_6_load,
        nodes_features_proj_V_3_7_load,
        nodes_features_proj_V_3_8_load,
        nodes_features_proj_V_3_9_load,
        nodes_features_proj_V_3_10_load,
        nodes_features_proj_V_3_11_load,
        nodes_features_proj_V_3_12_load,
        nodes_features_proj_V_3_13_load,
        nodes_features_proj_V_3_14_load,
        nodes_features_proj_V_3_15_load,
        nodes_features_proj_V_4_0_load,
        nodes_features_proj_V_4_1_load,
        nodes_features_proj_V_4_2_load,
        nodes_features_proj_V_4_3_load,
        nodes_features_proj_V_4_4_load,
        nodes_features_proj_V_4_5_load,
        nodes_features_proj_V_4_6_load,
        nodes_features_proj_V_4_7_load,
        nodes_features_proj_V_4_8_load,
        nodes_features_proj_V_4_9_load,
        nodes_features_proj_V_4_10_load,
        nodes_features_proj_V_4_11_load,
        nodes_features_proj_V_4_12_load,
        nodes_features_proj_V_4_13_load,
        nodes_features_proj_V_4_14_load,
        nodes_features_proj_V_4_15_load,
        nodes_features_proj_V_5_0_load,
        nodes_features_proj_V_5_1_load,
        nodes_features_proj_V_5_2_load,
        nodes_features_proj_V_5_3_load,
        nodes_features_proj_V_5_4_load,
        nodes_features_proj_V_5_5_load,
        nodes_features_proj_V_5_6_load,
        nodes_features_proj_V_5_7_load,
        nodes_features_proj_V_5_8_load,
        nodes_features_proj_V_5_9_load,
        nodes_features_proj_V_5_10_load,
        nodes_features_proj_V_5_11_load,
        nodes_features_proj_V_5_12_load,
        nodes_features_proj_V_5_13_load,
        nodes_features_proj_V_5_14_load,
        nodes_features_proj_V_5_15_load,
        nodes_features_proj_V_6_0_load,
        nodes_features_proj_V_6_1_load,
        nodes_features_proj_V_6_2_load,
        nodes_features_proj_V_6_3_load,
        nodes_features_proj_V_6_4_load,
        nodes_features_proj_V_6_5_load,
        nodes_features_proj_V_6_6_load,
        nodes_features_proj_V_6_7_load,
        nodes_features_proj_V_6_8_load,
        nodes_features_proj_V_6_9_load,
        nodes_features_proj_V_6_10_load,
        nodes_features_proj_V_6_11_load,
        nodes_features_proj_V_6_12_load,
        nodes_features_proj_V_6_13_load,
        nodes_features_proj_V_6_14_load,
        nodes_features_proj_V_6_15_load,
        nodes_features_proj_V_7_0_load,
        nodes_features_proj_V_7_1_load,
        nodes_features_proj_V_7_2_load,
        nodes_features_proj_V_7_3_load,
        nodes_features_proj_V_7_4_load,
        nodes_features_proj_V_7_5_load,
        nodes_features_proj_V_7_6_load,
        nodes_features_proj_V_7_7_load,
        nodes_features_proj_V_7_8_load,
        nodes_features_proj_V_7_9_load,
        nodes_features_proj_V_7_10_load,
        nodes_features_proj_V_7_11_load,
        nodes_features_proj_V_7_12_load,
        nodes_features_proj_V_7_13_load,
        nodes_features_proj_V_7_14_load,
        nodes_features_proj_V_7_15_load,
        nodes_features_proj_V_8_0_load,
        nodes_features_proj_V_8_1_load,
        nodes_features_proj_V_8_2_load,
        nodes_features_proj_V_8_3_load,
        nodes_features_proj_V_8_4_load,
        nodes_features_proj_V_8_5_load,
        nodes_features_proj_V_8_6_load,
        nodes_features_proj_V_8_7_load,
        nodes_features_proj_V_8_8_load,
        nodes_features_proj_V_8_9_load,
        nodes_features_proj_V_8_10_load,
        nodes_features_proj_V_8_11_load,
        nodes_features_proj_V_8_12_load,
        nodes_features_proj_V_8_13_load,
        nodes_features_proj_V_8_14_load,
        nodes_features_proj_V_8_15_load,
        nodes_features_proj_V_9_0_load,
        nodes_features_proj_V_9_1_load,
        nodes_features_proj_V_9_2_load,
        nodes_features_proj_V_9_3_load,
        nodes_features_proj_V_9_4_load,
        nodes_features_proj_V_9_5_load,
        nodes_features_proj_V_9_6_load,
        nodes_features_proj_V_9_7_load,
        nodes_features_proj_V_9_8_load,
        nodes_features_proj_V_9_9_load,
        nodes_features_proj_V_9_10_load,
        nodes_features_proj_V_9_11_load,
        nodes_features_proj_V_9_12_load,
        nodes_features_proj_V_9_13_load,
        nodes_features_proj_V_9_14_load,
        nodes_features_proj_V_9_15_load,
        nodes_features_proj_V_10_0_load,
        nodes_features_proj_V_10_1_load,
        nodes_features_proj_V_10_2_load,
        nodes_features_proj_V_10_3_load,
        nodes_features_proj_V_10_4_load,
        nodes_features_proj_V_10_5_load,
        nodes_features_proj_V_10_6_load,
        nodes_features_proj_V_10_7_load,
        nodes_features_proj_V_10_8_load,
        nodes_features_proj_V_10_9_load,
        nodes_features_proj_V_10_10_load,
        nodes_features_proj_V_10_11_load,
        nodes_features_proj_V_10_12_load,
        nodes_features_proj_V_10_13_load,
        nodes_features_proj_V_10_14_load,
        nodes_features_proj_V_10_15_load,
        nodes_features_proj_V_11_0_load,
        nodes_features_proj_V_11_1_load,
        nodes_features_proj_V_11_2_load,
        nodes_features_proj_V_11_3_load,
        nodes_features_proj_V_11_4_load,
        nodes_features_proj_V_11_5_load,
        nodes_features_proj_V_11_6_load,
        nodes_features_proj_V_11_7_load,
        nodes_features_proj_V_11_8_load,
        nodes_features_proj_V_11_9_load,
        nodes_features_proj_V_11_10_load,
        nodes_features_proj_V_11_11_load,
        nodes_features_proj_V_11_12_load,
        nodes_features_proj_V_11_13_load,
        nodes_features_proj_V_11_14_load,
        nodes_features_proj_V_11_15_load,
        nodes_features_proj_V_12_0_load,
        nodes_features_proj_V_12_1_load,
        nodes_features_proj_V_12_2_load,
        nodes_features_proj_V_12_3_load,
        nodes_features_proj_V_12_4_load,
        nodes_features_proj_V_12_5_load,
        nodes_features_proj_V_12_6_load,
        nodes_features_proj_V_12_7_load,
        nodes_features_proj_V_12_8_load,
        nodes_features_proj_V_12_9_load,
        nodes_features_proj_V_12_10_load,
        nodes_features_proj_V_12_11_load,
        nodes_features_proj_V_12_12_load,
        nodes_features_proj_V_12_13_load,
        nodes_features_proj_V_12_14_load,
        nodes_features_proj_V_12_15_load,
        nodes_features_proj_V_13_0_load,
        nodes_features_proj_V_13_1_load,
        nodes_features_proj_V_13_2_load,
        nodes_features_proj_V_13_3_load,
        nodes_features_proj_V_13_4_load,
        nodes_features_proj_V_13_5_load,
        nodes_features_proj_V_13_6_load,
        nodes_features_proj_V_13_7_load,
        nodes_features_proj_V_13_8_load,
        nodes_features_proj_V_13_9_load,
        nodes_features_proj_V_13_10_load,
        nodes_features_proj_V_13_11_load,
        nodes_features_proj_V_13_12_load,
        nodes_features_proj_V_13_13_load,
        nodes_features_proj_V_13_14_load,
        nodes_features_proj_V_13_15_load,
        nodes_features_proj_V_14_0_load,
        nodes_features_proj_V_14_1_load,
        nodes_features_proj_V_14_2_load,
        nodes_features_proj_V_14_3_load,
        nodes_features_proj_V_14_4_load,
        nodes_features_proj_V_14_5_load,
        nodes_features_proj_V_14_6_load,
        nodes_features_proj_V_14_7_load,
        nodes_features_proj_V_14_8_load,
        nodes_features_proj_V_14_9_load,
        nodes_features_proj_V_14_10_load,
        nodes_features_proj_V_14_11_load,
        nodes_features_proj_V_14_12_load,
        nodes_features_proj_V_14_13_load,
        nodes_features_proj_V_14_14_load,
        nodes_features_proj_V_14_15_load,
        nodes_features_proj_V_15_0_load,
        nodes_features_proj_V_15_1_load,
        nodes_features_proj_V_15_2_load,
        nodes_features_proj_V_15_3_load,
        nodes_features_proj_V_15_4_load,
        nodes_features_proj_V_15_5_load,
        nodes_features_proj_V_15_6_load,
        nodes_features_proj_V_15_7_load,
        nodes_features_proj_V_15_8_load,
        nodes_features_proj_V_15_9_load,
        nodes_features_proj_V_15_10_load,
        nodes_features_proj_V_15_11_load,
        nodes_features_proj_V_15_12_load,
        nodes_features_proj_V_15_13_load,
        nodes_features_proj_V_15_14_load,
        nodes_features_proj_V_15_15_load,
        sum_V_4_out,
        sum_V_4_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [27:0] nodes_features_proj_V_0_0_load;
input  [27:0] nodes_features_proj_V_0_1_load;
input  [27:0] nodes_features_proj_V_0_2_load;
input  [27:0] nodes_features_proj_V_0_3_load;
input  [27:0] nodes_features_proj_V_0_4_load;
input  [27:0] nodes_features_proj_V_0_5_load;
input  [27:0] nodes_features_proj_V_0_6_load;
input  [27:0] nodes_features_proj_V_0_7_load;
input  [27:0] nodes_features_proj_V_0_8_load;
input  [27:0] nodes_features_proj_V_0_9_load;
input  [27:0] nodes_features_proj_V_0_10_load;
input  [27:0] nodes_features_proj_V_0_11_load;
input  [27:0] nodes_features_proj_V_0_12_load;
input  [27:0] nodes_features_proj_V_0_13_load;
input  [27:0] nodes_features_proj_V_0_14_load;
input  [27:0] nodes_features_proj_V_0_15_load;
input  [3:0] trunc_ln1171_1;
input  [27:0] all_attention_coefficients_buffer_V_1_load;
input  [27:0] all_attention_coefficients_buffer_V_2_load;
input  [27:0] all_attention_coefficients_buffer_V_3_load;
input  [27:0] all_attention_coefficients_buffer_V_4_load;
input  [27:0] all_attention_coefficients_buffer_V_5_load;
input  [27:0] all_attention_coefficients_buffer_V_6_load;
input  [27:0] all_attention_coefficients_buffer_V_7_load;
input  [27:0] all_attention_coefficients_buffer_V_8_load;
input  [27:0] all_attention_coefficients_buffer_V_9_load;
input  [27:0] all_attention_coefficients_buffer_V_10_load;
input  [27:0] all_attention_coefficients_buffer_V_11_load;
input  [27:0] all_attention_coefficients_buffer_V_12_load;
input  [27:0] all_attention_coefficients_buffer_V_13_load;
input  [27:0] all_attention_coefficients_buffer_V_14_load;
input  [27:0] all_attention_coefficients_buffer_V_15_load;
input  [27:0] all_attention_coefficients_buffer_V_0_load;
input  [27:0] nodes_features_proj_V_1_0_load;
input  [27:0] nodes_features_proj_V_1_1_load;
input  [27:0] nodes_features_proj_V_1_2_load;
input  [27:0] nodes_features_proj_V_1_3_load;
input  [27:0] nodes_features_proj_V_1_4_load;
input  [27:0] nodes_features_proj_V_1_5_load;
input  [27:0] nodes_features_proj_V_1_6_load;
input  [27:0] nodes_features_proj_V_1_7_load;
input  [27:0] nodes_features_proj_V_1_8_load;
input  [27:0] nodes_features_proj_V_1_9_load;
input  [27:0] nodes_features_proj_V_1_10_load;
input  [27:0] nodes_features_proj_V_1_11_load;
input  [27:0] nodes_features_proj_V_1_12_load;
input  [27:0] nodes_features_proj_V_1_13_load;
input  [27:0] nodes_features_proj_V_1_14_load;
input  [27:0] nodes_features_proj_V_1_15_load;
input  [27:0] nodes_features_proj_V_2_0_load;
input  [27:0] nodes_features_proj_V_2_1_load;
input  [27:0] nodes_features_proj_V_2_2_load;
input  [27:0] nodes_features_proj_V_2_3_load;
input  [27:0] nodes_features_proj_V_2_4_load;
input  [27:0] nodes_features_proj_V_2_5_load;
input  [27:0] nodes_features_proj_V_2_6_load;
input  [27:0] nodes_features_proj_V_2_7_load;
input  [27:0] nodes_features_proj_V_2_8_load;
input  [27:0] nodes_features_proj_V_2_9_load;
input  [27:0] nodes_features_proj_V_2_10_load;
input  [27:0] nodes_features_proj_V_2_11_load;
input  [27:0] nodes_features_proj_V_2_12_load;
input  [27:0] nodes_features_proj_V_2_13_load;
input  [27:0] nodes_features_proj_V_2_14_load;
input  [27:0] nodes_features_proj_V_2_15_load;
input  [27:0] nodes_features_proj_V_3_0_load;
input  [27:0] nodes_features_proj_V_3_1_load;
input  [27:0] nodes_features_proj_V_3_2_load;
input  [27:0] nodes_features_proj_V_3_3_load;
input  [27:0] nodes_features_proj_V_3_4_load;
input  [27:0] nodes_features_proj_V_3_5_load;
input  [27:0] nodes_features_proj_V_3_6_load;
input  [27:0] nodes_features_proj_V_3_7_load;
input  [27:0] nodes_features_proj_V_3_8_load;
input  [27:0] nodes_features_proj_V_3_9_load;
input  [27:0] nodes_features_proj_V_3_10_load;
input  [27:0] nodes_features_proj_V_3_11_load;
input  [27:0] nodes_features_proj_V_3_12_load;
input  [27:0] nodes_features_proj_V_3_13_load;
input  [27:0] nodes_features_proj_V_3_14_load;
input  [27:0] nodes_features_proj_V_3_15_load;
input  [27:0] nodes_features_proj_V_4_0_load;
input  [27:0] nodes_features_proj_V_4_1_load;
input  [27:0] nodes_features_proj_V_4_2_load;
input  [27:0] nodes_features_proj_V_4_3_load;
input  [27:0] nodes_features_proj_V_4_4_load;
input  [27:0] nodes_features_proj_V_4_5_load;
input  [27:0] nodes_features_proj_V_4_6_load;
input  [27:0] nodes_features_proj_V_4_7_load;
input  [27:0] nodes_features_proj_V_4_8_load;
input  [27:0] nodes_features_proj_V_4_9_load;
input  [27:0] nodes_features_proj_V_4_10_load;
input  [27:0] nodes_features_proj_V_4_11_load;
input  [27:0] nodes_features_proj_V_4_12_load;
input  [27:0] nodes_features_proj_V_4_13_load;
input  [27:0] nodes_features_proj_V_4_14_load;
input  [27:0] nodes_features_proj_V_4_15_load;
input  [27:0] nodes_features_proj_V_5_0_load;
input  [27:0] nodes_features_proj_V_5_1_load;
input  [27:0] nodes_features_proj_V_5_2_load;
input  [27:0] nodes_features_proj_V_5_3_load;
input  [27:0] nodes_features_proj_V_5_4_load;
input  [27:0] nodes_features_proj_V_5_5_load;
input  [27:0] nodes_features_proj_V_5_6_load;
input  [27:0] nodes_features_proj_V_5_7_load;
input  [27:0] nodes_features_proj_V_5_8_load;
input  [27:0] nodes_features_proj_V_5_9_load;
input  [27:0] nodes_features_proj_V_5_10_load;
input  [27:0] nodes_features_proj_V_5_11_load;
input  [27:0] nodes_features_proj_V_5_12_load;
input  [27:0] nodes_features_proj_V_5_13_load;
input  [27:0] nodes_features_proj_V_5_14_load;
input  [27:0] nodes_features_proj_V_5_15_load;
input  [27:0] nodes_features_proj_V_6_0_load;
input  [27:0] nodes_features_proj_V_6_1_load;
input  [27:0] nodes_features_proj_V_6_2_load;
input  [27:0] nodes_features_proj_V_6_3_load;
input  [27:0] nodes_features_proj_V_6_4_load;
input  [27:0] nodes_features_proj_V_6_5_load;
input  [27:0] nodes_features_proj_V_6_6_load;
input  [27:0] nodes_features_proj_V_6_7_load;
input  [27:0] nodes_features_proj_V_6_8_load;
input  [27:0] nodes_features_proj_V_6_9_load;
input  [27:0] nodes_features_proj_V_6_10_load;
input  [27:0] nodes_features_proj_V_6_11_load;
input  [27:0] nodes_features_proj_V_6_12_load;
input  [27:0] nodes_features_proj_V_6_13_load;
input  [27:0] nodes_features_proj_V_6_14_load;
input  [27:0] nodes_features_proj_V_6_15_load;
input  [27:0] nodes_features_proj_V_7_0_load;
input  [27:0] nodes_features_proj_V_7_1_load;
input  [27:0] nodes_features_proj_V_7_2_load;
input  [27:0] nodes_features_proj_V_7_3_load;
input  [27:0] nodes_features_proj_V_7_4_load;
input  [27:0] nodes_features_proj_V_7_5_load;
input  [27:0] nodes_features_proj_V_7_6_load;
input  [27:0] nodes_features_proj_V_7_7_load;
input  [27:0] nodes_features_proj_V_7_8_load;
input  [27:0] nodes_features_proj_V_7_9_load;
input  [27:0] nodes_features_proj_V_7_10_load;
input  [27:0] nodes_features_proj_V_7_11_load;
input  [27:0] nodes_features_proj_V_7_12_load;
input  [27:0] nodes_features_proj_V_7_13_load;
input  [27:0] nodes_features_proj_V_7_14_load;
input  [27:0] nodes_features_proj_V_7_15_load;
input  [27:0] nodes_features_proj_V_8_0_load;
input  [27:0] nodes_features_proj_V_8_1_load;
input  [27:0] nodes_features_proj_V_8_2_load;
input  [27:0] nodes_features_proj_V_8_3_load;
input  [27:0] nodes_features_proj_V_8_4_load;
input  [27:0] nodes_features_proj_V_8_5_load;
input  [27:0] nodes_features_proj_V_8_6_load;
input  [27:0] nodes_features_proj_V_8_7_load;
input  [27:0] nodes_features_proj_V_8_8_load;
input  [27:0] nodes_features_proj_V_8_9_load;
input  [27:0] nodes_features_proj_V_8_10_load;
input  [27:0] nodes_features_proj_V_8_11_load;
input  [27:0] nodes_features_proj_V_8_12_load;
input  [27:0] nodes_features_proj_V_8_13_load;
input  [27:0] nodes_features_proj_V_8_14_load;
input  [27:0] nodes_features_proj_V_8_15_load;
input  [27:0] nodes_features_proj_V_9_0_load;
input  [27:0] nodes_features_proj_V_9_1_load;
input  [27:0] nodes_features_proj_V_9_2_load;
input  [27:0] nodes_features_proj_V_9_3_load;
input  [27:0] nodes_features_proj_V_9_4_load;
input  [27:0] nodes_features_proj_V_9_5_load;
input  [27:0] nodes_features_proj_V_9_6_load;
input  [27:0] nodes_features_proj_V_9_7_load;
input  [27:0] nodes_features_proj_V_9_8_load;
input  [27:0] nodes_features_proj_V_9_9_load;
input  [27:0] nodes_features_proj_V_9_10_load;
input  [27:0] nodes_features_proj_V_9_11_load;
input  [27:0] nodes_features_proj_V_9_12_load;
input  [27:0] nodes_features_proj_V_9_13_load;
input  [27:0] nodes_features_proj_V_9_14_load;
input  [27:0] nodes_features_proj_V_9_15_load;
input  [27:0] nodes_features_proj_V_10_0_load;
input  [27:0] nodes_features_proj_V_10_1_load;
input  [27:0] nodes_features_proj_V_10_2_load;
input  [27:0] nodes_features_proj_V_10_3_load;
input  [27:0] nodes_features_proj_V_10_4_load;
input  [27:0] nodes_features_proj_V_10_5_load;
input  [27:0] nodes_features_proj_V_10_6_load;
input  [27:0] nodes_features_proj_V_10_7_load;
input  [27:0] nodes_features_proj_V_10_8_load;
input  [27:0] nodes_features_proj_V_10_9_load;
input  [27:0] nodes_features_proj_V_10_10_load;
input  [27:0] nodes_features_proj_V_10_11_load;
input  [27:0] nodes_features_proj_V_10_12_load;
input  [27:0] nodes_features_proj_V_10_13_load;
input  [27:0] nodes_features_proj_V_10_14_load;
input  [27:0] nodes_features_proj_V_10_15_load;
input  [27:0] nodes_features_proj_V_11_0_load;
input  [27:0] nodes_features_proj_V_11_1_load;
input  [27:0] nodes_features_proj_V_11_2_load;
input  [27:0] nodes_features_proj_V_11_3_load;
input  [27:0] nodes_features_proj_V_11_4_load;
input  [27:0] nodes_features_proj_V_11_5_load;
input  [27:0] nodes_features_proj_V_11_6_load;
input  [27:0] nodes_features_proj_V_11_7_load;
input  [27:0] nodes_features_proj_V_11_8_load;
input  [27:0] nodes_features_proj_V_11_9_load;
input  [27:0] nodes_features_proj_V_11_10_load;
input  [27:0] nodes_features_proj_V_11_11_load;
input  [27:0] nodes_features_proj_V_11_12_load;
input  [27:0] nodes_features_proj_V_11_13_load;
input  [27:0] nodes_features_proj_V_11_14_load;
input  [27:0] nodes_features_proj_V_11_15_load;
input  [27:0] nodes_features_proj_V_12_0_load;
input  [27:0] nodes_features_proj_V_12_1_load;
input  [27:0] nodes_features_proj_V_12_2_load;
input  [27:0] nodes_features_proj_V_12_3_load;
input  [27:0] nodes_features_proj_V_12_4_load;
input  [27:0] nodes_features_proj_V_12_5_load;
input  [27:0] nodes_features_proj_V_12_6_load;
input  [27:0] nodes_features_proj_V_12_7_load;
input  [27:0] nodes_features_proj_V_12_8_load;
input  [27:0] nodes_features_proj_V_12_9_load;
input  [27:0] nodes_features_proj_V_12_10_load;
input  [27:0] nodes_features_proj_V_12_11_load;
input  [27:0] nodes_features_proj_V_12_12_load;
input  [27:0] nodes_features_proj_V_12_13_load;
input  [27:0] nodes_features_proj_V_12_14_load;
input  [27:0] nodes_features_proj_V_12_15_load;
input  [27:0] nodes_features_proj_V_13_0_load;
input  [27:0] nodes_features_proj_V_13_1_load;
input  [27:0] nodes_features_proj_V_13_2_load;
input  [27:0] nodes_features_proj_V_13_3_load;
input  [27:0] nodes_features_proj_V_13_4_load;
input  [27:0] nodes_features_proj_V_13_5_load;
input  [27:0] nodes_features_proj_V_13_6_load;
input  [27:0] nodes_features_proj_V_13_7_load;
input  [27:0] nodes_features_proj_V_13_8_load;
input  [27:0] nodes_features_proj_V_13_9_load;
input  [27:0] nodes_features_proj_V_13_10_load;
input  [27:0] nodes_features_proj_V_13_11_load;
input  [27:0] nodes_features_proj_V_13_12_load;
input  [27:0] nodes_features_proj_V_13_13_load;
input  [27:0] nodes_features_proj_V_13_14_load;
input  [27:0] nodes_features_proj_V_13_15_load;
input  [27:0] nodes_features_proj_V_14_0_load;
input  [27:0] nodes_features_proj_V_14_1_load;
input  [27:0] nodes_features_proj_V_14_2_load;
input  [27:0] nodes_features_proj_V_14_3_load;
input  [27:0] nodes_features_proj_V_14_4_load;
input  [27:0] nodes_features_proj_V_14_5_load;
input  [27:0] nodes_features_proj_V_14_6_load;
input  [27:0] nodes_features_proj_V_14_7_load;
input  [27:0] nodes_features_proj_V_14_8_load;
input  [27:0] nodes_features_proj_V_14_9_load;
input  [27:0] nodes_features_proj_V_14_10_load;
input  [27:0] nodes_features_proj_V_14_11_load;
input  [27:0] nodes_features_proj_V_14_12_load;
input  [27:0] nodes_features_proj_V_14_13_load;
input  [27:0] nodes_features_proj_V_14_14_load;
input  [27:0] nodes_features_proj_V_14_15_load;
input  [27:0] nodes_features_proj_V_15_0_load;
input  [27:0] nodes_features_proj_V_15_1_load;
input  [27:0] nodes_features_proj_V_15_2_load;
input  [27:0] nodes_features_proj_V_15_3_load;
input  [27:0] nodes_features_proj_V_15_4_load;
input  [27:0] nodes_features_proj_V_15_5_load;
input  [27:0] nodes_features_proj_V_15_6_load;
input  [27:0] nodes_features_proj_V_15_7_load;
input  [27:0] nodes_features_proj_V_15_8_load;
input  [27:0] nodes_features_proj_V_15_9_load;
input  [27:0] nodes_features_proj_V_15_10_load;
input  [27:0] nodes_features_proj_V_15_11_load;
input  [27:0] nodes_features_proj_V_15_12_load;
input  [27:0] nodes_features_proj_V_15_13_load;
input  [27:0] nodes_features_proj_V_15_14_load;
input  [27:0] nodes_features_proj_V_15_15_load;
output  [27:0] sum_V_4_out;
output   sum_V_4_out_ap_vld;

reg ap_idle;
reg sum_V_4_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln164_fu_2325_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln164_reg_3055;
wire   [3:0] trunc_ln1169_fu_2337_p1;
wire   [27:0] r_V_fu_2341_p18;
reg  signed [27:0] r_V_reg_3063;
wire   [27:0] tmp_14_fu_2379_p18;
wire   [27:0] tmp_13_fu_2417_p18;
wire   [27:0] tmp_12_fu_2455_p18;
wire   [27:0] tmp_11_fu_2493_p18;
wire   [27:0] tmp_10_fu_2531_p18;
wire   [27:0] tmp_7_fu_2569_p18;
wire   [27:0] tmp_6_fu_2607_p18;
wire   [27:0] tmp_5_fu_2645_p18;
wire   [27:0] tmp_4_fu_2683_p18;
wire   [27:0] tmp_3_fu_2721_p18;
wire   [27:0] tmp_2_fu_2759_p18;
wire   [27:0] tmp_1_fu_2797_p18;
wire   [27:0] tmp_s_fu_2835_p18;
wire   [27:0] tmp_9_fu_2873_p18;
wire   [27:0] tmp_8_fu_2911_p18;
wire   [27:0] tmp_fu_2949_p18;
wire   [45:0] r_V_8_fu_2999_p2;
reg   [45:0] r_V_8_reg_3148;
wire   [27:0] ap_phi_reg_pp0_iter0_phi_ln1171_reg_2275;
reg  signed [27:0] ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275;
reg   [27:0] lhs_fu_622;
wire    ap_block_pp0_stage0;
wire    ap_loop_init;
reg   [4:0] n2_fu_626;
reg   [4:0] ap_sig_allocacmp_n2_2;
wire   [4:0] add_ln164_fu_2331_p2;
wire    ap_block_pp0_stage0_01001;
wire   [3:0] r_V_fu_2341_p17;
wire   [45:0] lhs_2_fu_3008_p3;
wire   [45:0] ret_V_fu_3016_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_448;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1952(
    .din0(all_attention_coefficients_buffer_V_0_load),
    .din1(all_attention_coefficients_buffer_V_1_load),
    .din2(all_attention_coefficients_buffer_V_2_load),
    .din3(all_attention_coefficients_buffer_V_3_load),
    .din4(all_attention_coefficients_buffer_V_4_load),
    .din5(all_attention_coefficients_buffer_V_5_load),
    .din6(all_attention_coefficients_buffer_V_6_load),
    .din7(all_attention_coefficients_buffer_V_7_load),
    .din8(all_attention_coefficients_buffer_V_8_load),
    .din9(all_attention_coefficients_buffer_V_9_load),
    .din10(all_attention_coefficients_buffer_V_10_load),
    .din11(all_attention_coefficients_buffer_V_11_load),
    .din12(all_attention_coefficients_buffer_V_12_load),
    .din13(all_attention_coefficients_buffer_V_13_load),
    .din14(all_attention_coefficients_buffer_V_14_load),
    .din15(all_attention_coefficients_buffer_V_15_load),
    .din16(r_V_fu_2341_p17),
    .dout(r_V_fu_2341_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1953(
    .din0(nodes_features_proj_V_14_0_load),
    .din1(nodes_features_proj_V_14_1_load),
    .din2(nodes_features_proj_V_14_2_load),
    .din3(nodes_features_proj_V_14_3_load),
    .din4(nodes_features_proj_V_14_4_load),
    .din5(nodes_features_proj_V_14_5_load),
    .din6(nodes_features_proj_V_14_6_load),
    .din7(nodes_features_proj_V_14_7_load),
    .din8(nodes_features_proj_V_14_8_load),
    .din9(nodes_features_proj_V_14_9_load),
    .din10(nodes_features_proj_V_14_10_load),
    .din11(nodes_features_proj_V_14_11_load),
    .din12(nodes_features_proj_V_14_12_load),
    .din13(nodes_features_proj_V_14_13_load),
    .din14(nodes_features_proj_V_14_14_load),
    .din15(nodes_features_proj_V_14_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_14_fu_2379_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1954(
    .din0(nodes_features_proj_V_13_0_load),
    .din1(nodes_features_proj_V_13_1_load),
    .din2(nodes_features_proj_V_13_2_load),
    .din3(nodes_features_proj_V_13_3_load),
    .din4(nodes_features_proj_V_13_4_load),
    .din5(nodes_features_proj_V_13_5_load),
    .din6(nodes_features_proj_V_13_6_load),
    .din7(nodes_features_proj_V_13_7_load),
    .din8(nodes_features_proj_V_13_8_load),
    .din9(nodes_features_proj_V_13_9_load),
    .din10(nodes_features_proj_V_13_10_load),
    .din11(nodes_features_proj_V_13_11_load),
    .din12(nodes_features_proj_V_13_12_load),
    .din13(nodes_features_proj_V_13_13_load),
    .din14(nodes_features_proj_V_13_14_load),
    .din15(nodes_features_proj_V_13_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_13_fu_2417_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1955(
    .din0(nodes_features_proj_V_12_0_load),
    .din1(nodes_features_proj_V_12_1_load),
    .din2(nodes_features_proj_V_12_2_load),
    .din3(nodes_features_proj_V_12_3_load),
    .din4(nodes_features_proj_V_12_4_load),
    .din5(nodes_features_proj_V_12_5_load),
    .din6(nodes_features_proj_V_12_6_load),
    .din7(nodes_features_proj_V_12_7_load),
    .din8(nodes_features_proj_V_12_8_load),
    .din9(nodes_features_proj_V_12_9_load),
    .din10(nodes_features_proj_V_12_10_load),
    .din11(nodes_features_proj_V_12_11_load),
    .din12(nodes_features_proj_V_12_12_load),
    .din13(nodes_features_proj_V_12_13_load),
    .din14(nodes_features_proj_V_12_14_load),
    .din15(nodes_features_proj_V_12_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_12_fu_2455_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1956(
    .din0(nodes_features_proj_V_11_0_load),
    .din1(nodes_features_proj_V_11_1_load),
    .din2(nodes_features_proj_V_11_2_load),
    .din3(nodes_features_proj_V_11_3_load),
    .din4(nodes_features_proj_V_11_4_load),
    .din5(nodes_features_proj_V_11_5_load),
    .din6(nodes_features_proj_V_11_6_load),
    .din7(nodes_features_proj_V_11_7_load),
    .din8(nodes_features_proj_V_11_8_load),
    .din9(nodes_features_proj_V_11_9_load),
    .din10(nodes_features_proj_V_11_10_load),
    .din11(nodes_features_proj_V_11_11_load),
    .din12(nodes_features_proj_V_11_12_load),
    .din13(nodes_features_proj_V_11_13_load),
    .din14(nodes_features_proj_V_11_14_load),
    .din15(nodes_features_proj_V_11_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_11_fu_2493_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1957(
    .din0(nodes_features_proj_V_10_0_load),
    .din1(nodes_features_proj_V_10_1_load),
    .din2(nodes_features_proj_V_10_2_load),
    .din3(nodes_features_proj_V_10_3_load),
    .din4(nodes_features_proj_V_10_4_load),
    .din5(nodes_features_proj_V_10_5_load),
    .din6(nodes_features_proj_V_10_6_load),
    .din7(nodes_features_proj_V_10_7_load),
    .din8(nodes_features_proj_V_10_8_load),
    .din9(nodes_features_proj_V_10_9_load),
    .din10(nodes_features_proj_V_10_10_load),
    .din11(nodes_features_proj_V_10_11_load),
    .din12(nodes_features_proj_V_10_12_load),
    .din13(nodes_features_proj_V_10_13_load),
    .din14(nodes_features_proj_V_10_14_load),
    .din15(nodes_features_proj_V_10_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_10_fu_2531_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1958(
    .din0(nodes_features_proj_V_9_0_load),
    .din1(nodes_features_proj_V_9_1_load),
    .din2(nodes_features_proj_V_9_2_load),
    .din3(nodes_features_proj_V_9_3_load),
    .din4(nodes_features_proj_V_9_4_load),
    .din5(nodes_features_proj_V_9_5_load),
    .din6(nodes_features_proj_V_9_6_load),
    .din7(nodes_features_proj_V_9_7_load),
    .din8(nodes_features_proj_V_9_8_load),
    .din9(nodes_features_proj_V_9_9_load),
    .din10(nodes_features_proj_V_9_10_load),
    .din11(nodes_features_proj_V_9_11_load),
    .din12(nodes_features_proj_V_9_12_load),
    .din13(nodes_features_proj_V_9_13_load),
    .din14(nodes_features_proj_V_9_14_load),
    .din15(nodes_features_proj_V_9_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_7_fu_2569_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1959(
    .din0(nodes_features_proj_V_8_0_load),
    .din1(nodes_features_proj_V_8_1_load),
    .din2(nodes_features_proj_V_8_2_load),
    .din3(nodes_features_proj_V_8_3_load),
    .din4(nodes_features_proj_V_8_4_load),
    .din5(nodes_features_proj_V_8_5_load),
    .din6(nodes_features_proj_V_8_6_load),
    .din7(nodes_features_proj_V_8_7_load),
    .din8(nodes_features_proj_V_8_8_load),
    .din9(nodes_features_proj_V_8_9_load),
    .din10(nodes_features_proj_V_8_10_load),
    .din11(nodes_features_proj_V_8_11_load),
    .din12(nodes_features_proj_V_8_12_load),
    .din13(nodes_features_proj_V_8_13_load),
    .din14(nodes_features_proj_V_8_14_load),
    .din15(nodes_features_proj_V_8_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_6_fu_2607_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1960(
    .din0(nodes_features_proj_V_7_0_load),
    .din1(nodes_features_proj_V_7_1_load),
    .din2(nodes_features_proj_V_7_2_load),
    .din3(nodes_features_proj_V_7_3_load),
    .din4(nodes_features_proj_V_7_4_load),
    .din5(nodes_features_proj_V_7_5_load),
    .din6(nodes_features_proj_V_7_6_load),
    .din7(nodes_features_proj_V_7_7_load),
    .din8(nodes_features_proj_V_7_8_load),
    .din9(nodes_features_proj_V_7_9_load),
    .din10(nodes_features_proj_V_7_10_load),
    .din11(nodes_features_proj_V_7_11_load),
    .din12(nodes_features_proj_V_7_12_load),
    .din13(nodes_features_proj_V_7_13_load),
    .din14(nodes_features_proj_V_7_14_load),
    .din15(nodes_features_proj_V_7_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_5_fu_2645_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1961(
    .din0(nodes_features_proj_V_6_0_load),
    .din1(nodes_features_proj_V_6_1_load),
    .din2(nodes_features_proj_V_6_2_load),
    .din3(nodes_features_proj_V_6_3_load),
    .din4(nodes_features_proj_V_6_4_load),
    .din5(nodes_features_proj_V_6_5_load),
    .din6(nodes_features_proj_V_6_6_load),
    .din7(nodes_features_proj_V_6_7_load),
    .din8(nodes_features_proj_V_6_8_load),
    .din9(nodes_features_proj_V_6_9_load),
    .din10(nodes_features_proj_V_6_10_load),
    .din11(nodes_features_proj_V_6_11_load),
    .din12(nodes_features_proj_V_6_12_load),
    .din13(nodes_features_proj_V_6_13_load),
    .din14(nodes_features_proj_V_6_14_load),
    .din15(nodes_features_proj_V_6_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_4_fu_2683_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1962(
    .din0(nodes_features_proj_V_5_0_load),
    .din1(nodes_features_proj_V_5_1_load),
    .din2(nodes_features_proj_V_5_2_load),
    .din3(nodes_features_proj_V_5_3_load),
    .din4(nodes_features_proj_V_5_4_load),
    .din5(nodes_features_proj_V_5_5_load),
    .din6(nodes_features_proj_V_5_6_load),
    .din7(nodes_features_proj_V_5_7_load),
    .din8(nodes_features_proj_V_5_8_load),
    .din9(nodes_features_proj_V_5_9_load),
    .din10(nodes_features_proj_V_5_10_load),
    .din11(nodes_features_proj_V_5_11_load),
    .din12(nodes_features_proj_V_5_12_load),
    .din13(nodes_features_proj_V_5_13_load),
    .din14(nodes_features_proj_V_5_14_load),
    .din15(nodes_features_proj_V_5_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_3_fu_2721_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1963(
    .din0(nodes_features_proj_V_4_0_load),
    .din1(nodes_features_proj_V_4_1_load),
    .din2(nodes_features_proj_V_4_2_load),
    .din3(nodes_features_proj_V_4_3_load),
    .din4(nodes_features_proj_V_4_4_load),
    .din5(nodes_features_proj_V_4_5_load),
    .din6(nodes_features_proj_V_4_6_load),
    .din7(nodes_features_proj_V_4_7_load),
    .din8(nodes_features_proj_V_4_8_load),
    .din9(nodes_features_proj_V_4_9_load),
    .din10(nodes_features_proj_V_4_10_load),
    .din11(nodes_features_proj_V_4_11_load),
    .din12(nodes_features_proj_V_4_12_load),
    .din13(nodes_features_proj_V_4_13_load),
    .din14(nodes_features_proj_V_4_14_load),
    .din15(nodes_features_proj_V_4_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_2_fu_2759_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1964(
    .din0(nodes_features_proj_V_3_0_load),
    .din1(nodes_features_proj_V_3_1_load),
    .din2(nodes_features_proj_V_3_2_load),
    .din3(nodes_features_proj_V_3_3_load),
    .din4(nodes_features_proj_V_3_4_load),
    .din5(nodes_features_proj_V_3_5_load),
    .din6(nodes_features_proj_V_3_6_load),
    .din7(nodes_features_proj_V_3_7_load),
    .din8(nodes_features_proj_V_3_8_load),
    .din9(nodes_features_proj_V_3_9_load),
    .din10(nodes_features_proj_V_3_10_load),
    .din11(nodes_features_proj_V_3_11_load),
    .din12(nodes_features_proj_V_3_12_load),
    .din13(nodes_features_proj_V_3_13_load),
    .din14(nodes_features_proj_V_3_14_load),
    .din15(nodes_features_proj_V_3_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_1_fu_2797_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1965(
    .din0(nodes_features_proj_V_2_0_load),
    .din1(nodes_features_proj_V_2_1_load),
    .din2(nodes_features_proj_V_2_2_load),
    .din3(nodes_features_proj_V_2_3_load),
    .din4(nodes_features_proj_V_2_4_load),
    .din5(nodes_features_proj_V_2_5_load),
    .din6(nodes_features_proj_V_2_6_load),
    .din7(nodes_features_proj_V_2_7_load),
    .din8(nodes_features_proj_V_2_8_load),
    .din9(nodes_features_proj_V_2_9_load),
    .din10(nodes_features_proj_V_2_10_load),
    .din11(nodes_features_proj_V_2_11_load),
    .din12(nodes_features_proj_V_2_12_load),
    .din13(nodes_features_proj_V_2_13_load),
    .din14(nodes_features_proj_V_2_14_load),
    .din15(nodes_features_proj_V_2_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_s_fu_2835_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1966(
    .din0(nodes_features_proj_V_1_0_load),
    .din1(nodes_features_proj_V_1_1_load),
    .din2(nodes_features_proj_V_1_2_load),
    .din3(nodes_features_proj_V_1_3_load),
    .din4(nodes_features_proj_V_1_4_load),
    .din5(nodes_features_proj_V_1_5_load),
    .din6(nodes_features_proj_V_1_6_load),
    .din7(nodes_features_proj_V_1_7_load),
    .din8(nodes_features_proj_V_1_8_load),
    .din9(nodes_features_proj_V_1_9_load),
    .din10(nodes_features_proj_V_1_10_load),
    .din11(nodes_features_proj_V_1_11_load),
    .din12(nodes_features_proj_V_1_12_load),
    .din13(nodes_features_proj_V_1_13_load),
    .din14(nodes_features_proj_V_1_14_load),
    .din15(nodes_features_proj_V_1_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_9_fu_2873_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1967(
    .din0(nodes_features_proj_V_0_0_load),
    .din1(nodes_features_proj_V_0_1_load),
    .din2(nodes_features_proj_V_0_2_load),
    .din3(nodes_features_proj_V_0_3_load),
    .din4(nodes_features_proj_V_0_4_load),
    .din5(nodes_features_proj_V_0_5_load),
    .din6(nodes_features_proj_V_0_6_load),
    .din7(nodes_features_proj_V_0_7_load),
    .din8(nodes_features_proj_V_0_8_load),
    .din9(nodes_features_proj_V_0_9_load),
    .din10(nodes_features_proj_V_0_10_load),
    .din11(nodes_features_proj_V_0_11_load),
    .din12(nodes_features_proj_V_0_12_load),
    .din13(nodes_features_proj_V_0_13_load),
    .din14(nodes_features_proj_V_0_14_load),
    .din15(nodes_features_proj_V_0_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_8_fu_2911_p18)
);

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1968(
    .din0(nodes_features_proj_V_15_0_load),
    .din1(nodes_features_proj_V_15_1_load),
    .din2(nodes_features_proj_V_15_2_load),
    .din3(nodes_features_proj_V_15_3_load),
    .din4(nodes_features_proj_V_15_4_load),
    .din5(nodes_features_proj_V_15_5_load),
    .din6(nodes_features_proj_V_15_6_load),
    .din7(nodes_features_proj_V_15_7_load),
    .din8(nodes_features_proj_V_15_8_load),
    .din9(nodes_features_proj_V_15_9_load),
    .din10(nodes_features_proj_V_15_10_load),
    .din11(nodes_features_proj_V_15_11_load),
    .din12(nodes_features_proj_V_15_12_load),
    .din13(nodes_features_proj_V_15_13_load),
    .din14(nodes_features_proj_V_15_14_load),
    .din15(nodes_features_proj_V_15_15_load),
    .din16(trunc_ln1171_1),
    .dout(tmp_fu_2949_p18)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U1969(
    .din0(ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275),
    .din1(r_V_reg_3063),
    .dout(r_V_8_fu_2999_p2)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_448)) begin
        if (((icmp_ln164_fu_2325_p2 == 1'd0) & (trunc_ln1169_fu_2337_p1 == 4'd15))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275 <= tmp_fu_2949_p18;
        end else if (((icmp_ln164_fu_2325_p2 == 1'd0) & (trunc_ln1169_fu_2337_p1 == 4'd14))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275 <= tmp_14_fu_2379_p18;
        end else if (((icmp_ln164_fu_2325_p2 == 1'd0) & (trunc_ln1169_fu_2337_p1 == 4'd13))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275 <= tmp_13_fu_2417_p18;
        end else if (((icmp_ln164_fu_2325_p2 == 1'd0) & (trunc_ln1169_fu_2337_p1 == 4'd12))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275 <= tmp_12_fu_2455_p18;
        end else if (((icmp_ln164_fu_2325_p2 == 1'd0) & (trunc_ln1169_fu_2337_p1 == 4'd11))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275 <= tmp_11_fu_2493_p18;
        end else if (((icmp_ln164_fu_2325_p2 == 1'd0) & (trunc_ln1169_fu_2337_p1 == 4'd10))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275 <= tmp_10_fu_2531_p18;
        end else if (((icmp_ln164_fu_2325_p2 == 1'd0) & (trunc_ln1169_fu_2337_p1 == 4'd9))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275 <= tmp_7_fu_2569_p18;
        end else if (((icmp_ln164_fu_2325_p2 == 1'd0) & (trunc_ln1169_fu_2337_p1 == 4'd8))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275 <= tmp_6_fu_2607_p18;
        end else if (((icmp_ln164_fu_2325_p2 == 1'd0) & (trunc_ln1169_fu_2337_p1 == 4'd7))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275 <= tmp_5_fu_2645_p18;
        end else if (((icmp_ln164_fu_2325_p2 == 1'd0) & (trunc_ln1169_fu_2337_p1 == 4'd6))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275 <= tmp_4_fu_2683_p18;
        end else if (((icmp_ln164_fu_2325_p2 == 1'd0) & (trunc_ln1169_fu_2337_p1 == 4'd5))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275 <= tmp_3_fu_2721_p18;
        end else if (((icmp_ln164_fu_2325_p2 == 1'd0) & (trunc_ln1169_fu_2337_p1 == 4'd4))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275 <= tmp_2_fu_2759_p18;
        end else if (((icmp_ln164_fu_2325_p2 == 1'd0) & (trunc_ln1169_fu_2337_p1 == 4'd3))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275 <= tmp_1_fu_2797_p18;
        end else if (((icmp_ln164_fu_2325_p2 == 1'd0) & (trunc_ln1169_fu_2337_p1 == 4'd2))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275 <= tmp_s_fu_2835_p18;
        end else if (((icmp_ln164_fu_2325_p2 == 1'd0) & (trunc_ln1169_fu_2337_p1 == 4'd1))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275 <= tmp_9_fu_2873_p18;
        end else if (((icmp_ln164_fu_2325_p2 == 1'd0) & (trunc_ln1169_fu_2337_p1 == 4'd0))) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275 <= tmp_8_fu_2911_p18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1171_reg_2275 <= ap_phi_reg_pp0_iter0_phi_ln1171_reg_2275;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            lhs_fu_622 <= 28'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            lhs_fu_622 <= {{ret_V_fu_3016_p2[45:18]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln164_fu_2325_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n2_fu_626 <= add_ln164_fu_2331_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n2_fu_626 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln164_reg_3055 <= icmp_ln164_fu_2325_p2;
        r_V_8_reg_3148 <= r_V_8_fu_2999_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln164_fu_2325_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_V_reg_3063 <= r_V_fu_2341_p18;
    end
end

always @ (*) begin
    if (((icmp_ln164_fu_2325_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n2_2 = 5'd0;
    end else begin
        ap_sig_allocacmp_n2_2 = n2_fu_626;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln164_reg_3055 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sum_V_4_out_ap_vld = 1'b1;
    end else begin
        sum_V_4_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln164_fu_2331_p2 = (ap_sig_allocacmp_n2_2 + 5'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_448 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_phi_ln1171_reg_2275 = 'bx;

assign icmp_ln164_fu_2325_p2 = ((ap_sig_allocacmp_n2_2 == 5'd16) ? 1'b1 : 1'b0);

assign lhs_2_fu_3008_p3 = {{lhs_fu_622}, {18'd0}};

assign r_V_fu_2341_p17 = ap_sig_allocacmp_n2_2[3:0];

assign ret_V_fu_3016_p2 = (lhs_2_fu_3008_p3 + r_V_8_reg_3148);

assign sum_V_4_out = lhs_fu_622;

assign trunc_ln1169_fu_2337_p1 = ap_sig_allocacmp_n2_2[3:0];

endmodule //GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_164_6
