Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 25 13:48:42 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing -max_paths 10 -file ./report/loop_imperfect_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.987ns (34.494%)  route 1.874ns (65.506%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[2]
                         net (fo=1, routed)           1.089     2.144    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[19]
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.272     2.416 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     2.416    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2_n_1
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.476 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     2.476    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3_n_1
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.536 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     2.536    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3_n_1
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     2.748 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__3/O[1]
                         net (fo=1, routed)           0.785     3.533    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/grp_fu_168_p1[30]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.483     4.120    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.120    
                         arrival time                          -3.533    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 0.308ns (10.537%)  route 2.615ns (89.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y126        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=38, routed)          2.615     3.595    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/Q[0]
    DSP48_X2Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y42          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y42          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.421     4.182    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff0_reg
  -------------------------------------------------------------------
                         required time                          4.182    
                         arrival time                          -3.595    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.781ns  (logic 0.896ns (32.224%)  route 1.885ns (67.776%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[2]
                         net (fo=1, routed)           1.089     2.144    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[19]
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.272     2.416 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     2.416    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2_n_1
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.476 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     2.476    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3_n_1
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     2.657 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3/O[3]
                         net (fo=1, routed)           0.796     3.453    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/grp_fu_168_p1[28]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.470     4.133    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.133    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.812ns  (logic 0.308ns (10.953%)  route 2.504ns (89.047%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y126        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y126        FDRE (Prop_fdre_C_Q)         0.308     0.980 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[2]/Q
                         net (fo=38, routed)          2.504     3.484    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/Q[0]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.421     4.182    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.182    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.912ns (33.358%)  route 1.822ns (66.642%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[2]
                         net (fo=1, routed)           1.089     2.144    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[19]
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.272     2.416 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     2.416    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2_n_1
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.476 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     2.476    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3_n_1
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.536 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     2.536    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3_n_1
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     2.673 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__3/O[2]
                         net (fo=4, routed)           0.733     3.406    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/grp_fu_168_p1[31]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.406    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.731ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.927ns (34.122%)  route 1.790ns (65.878%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[2]
                         net (fo=1, routed)           1.089     2.144    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[19]
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.272     2.416 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     2.416    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2_n_1
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.476 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     2.476    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3_n_1
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     2.688 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3/O[1]
                         net (fo=1, routed)           0.701     3.389    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/grp_fu_168_p1[26]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.483     4.120    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.120    
                         arrival time                          -3.389    
  -------------------------------------------------------------------
                         slack                                  0.731    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.910ns (33.727%)  route 1.788ns (66.273%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[2]
                         net (fo=1, routed)           1.089     2.144    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[19]
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.272     2.416 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     2.416    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2_n_1
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.476 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     2.476    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3_n_1
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.536 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     2.536    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3_n_1
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     2.671 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__3/O[0]
                         net (fo=1, routed)           0.699     3.370    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/grp_fu_168_p1[29]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.481     4.122    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.122    
                         arrival time                          -3.370    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.912ns (33.829%)  route 1.784ns (66.171%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[2]
                         net (fo=1, routed)           1.089     2.144    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[19]
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.272     2.416 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     2.416    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2_n_1
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.476 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     2.476    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3_n_1
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.536 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     2.536    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3_n_1
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     2.673 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__3/O[2]
                         net (fo=4, routed)           0.695     3.368    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/grp_fu_168_p1[31]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.912ns (33.829%)  route 1.784ns (66.171%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[2]
                         net (fo=1, routed)           1.089     2.144    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[19]
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.272     2.416 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     2.416    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2_n_1
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.476 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     2.476    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3_n_1
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.536 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3/CO[3]
                         net (fo=1, routed)           0.000     2.536    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3_n_1
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     2.673 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_1__3/O[2]
                         net (fo=4, routed)           0.695     3.368    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/grp_fu_168_p1[31]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.480     4.123    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 0.850ns (31.944%)  route 1.811ns (68.056%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.672     0.672    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y51          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y51          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.383     1.055 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg/P[2]
                         net (fo=1, routed)           1.089     2.144    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff2_reg__0[19]
    SLICE_X44Y115        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.272     2.416 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     2.416    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_4__2_n_1
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.476 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     2.476    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_3__3_n_1
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     2.611 r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U4/loop_imperfect_mubkb_MulnS_0_U/buff1_reg_i_2__3/O[0]
                         net (fo=1, routed)           0.722     3.333    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/grp_fu_168_p1[25]
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=335, unset)          0.638     4.638    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/ap_clk
    DSP48_X2Y43          DSP48E1                                      r  bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg/CLK
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    DSP48_X2Y43          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.481     4.122    bd_0_i/hls_inst/inst/loop_imperfect_mubkb_U5/loop_imperfect_mubkb_MulnS_0_U/buff1_reg
  -------------------------------------------------------------------
                         required time                          4.122    
                         arrival time                          -3.333    
  -------------------------------------------------------------------
                         slack                                  0.789    




