Wed Feb 26 19:52:33 JST 2025
## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Thu Dec 16 14:26:58 東京 (標準時) 2004
##
vlib work
vcom -93 -explicit  ../rtl/pfpga_dma.vhd
vcom -93 -explicit  sim_pfpga_dma.vhw
vsim -t 1ps   -lib work sim_pfpga_dma
do sim_pfpga_dma.udo
view wave

add wave      rst
add wave      clk

add wave -hex mem_ada
add wave -hex mem_weha
add wave -hex mem_wela
add wave -hex mem_dtia

add wave      clk
#add wave -hex /uut/dmaw_dt0
#add wave -hex /uut/dmaw_dt1
#add wave      /uut/dmaw_we0
#add wave      /uut/dmaw_we1
#add wave -hex /uut/dmaw_adr
#add wave -hex /uut/dmaw_dbus_o

add wave -hex DMAW_ENABLE
add wave -hex DBUS_PORT

#add wave -hex pgpg_reg3
#add wave -hex gpreg0
#add wave      hit_pgpg_reg3
#add wave -hex dmar_enable

#add wave -hex dbus_idata
#add wave      dbus_hiz
#add wave -hex mem_adb
#add wave      mem_wehb
#add wave      mem_welb
#add wave -hex mem_dtib
#add wave -hex mem_dtob

#add wave *
#view structure
#view signals
run -all
