WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Markov branch predictor	Maximum value mode enabled
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2508339 heartbeat IPC: 3.98671 cumulative IPC: 3.98671 (Simulation time: 0 hr 0 min 21 sec) 
Warmup finished CPU 0 instructions: 10000002 cycles: 2508340 cumulative IPC: 3.98671 (Simulation time: 0 hr 0 min 21 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2508340 (Simulation time: 0 hr 0 min 21 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 8145621 heartbeat IPC: 1.77391 cumulative IPC: 1.77391 (Simulation time: 0 hr 0 min 53 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 13740759 heartbeat IPC: 1.78727 cumulative IPC: 1.78057 (Simulation time: 0 hr 1 min 34 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 19295427 heartbeat IPC: 1.80029 cumulative IPC: 1.78709 (Simulation time: 0 hr 2 min 10 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 24875761 heartbeat IPC: 1.79201 cumulative IPC: 1.78832 (Simulation time: 0 hr 2 min 42 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 30575710 heartbeat IPC: 1.75441 cumulative IPC: 1.78143 (Simulation time: 0 hr 3 min 15 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 28067374 cumulative IPC: 1.78143 (Simulation time: 0 hr 3 min 15 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 28067374 (Simulation time: 0 hr 3 min 15 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/657.xz_s-4994B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.78143 instructions: 50000000 cycles: 28067374
CPU 0 Branch Prediction Accuracy: 86.7617% MPKI: 13.8765 Average ROB Occupancy at Mispredict: 26.9432
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.000120001
BRANCH_INDIRECT: 0.00102001
BRANCH_CONDITIONAL: 13.8754
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2.00001e-05

LLC TOTAL       ACCESS:      10234  HIT:       1157  MISS:       9077
LLC LOAD         ACCESS:       2596  HIT:         38  MISS:       2558
LLC RFO          ACCESS:       6507  HIT:          0  MISS:       6507
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       1119  HIT:       1119  MISS:          0
LLC TRANSLATION  ACCESS:         12  HIT:          0  MISS:         12
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 89.848 cycles
cpu0_DTLB TOTAL       ACCESS:    6819090  HIT:    6817875  MISS:       1215
cpu0_DTLB LOAD         ACCESS:    6819090  HIT:    6817875  MISS:       1215
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 31.1861 cycles
cpu0_ITLB TOTAL       ACCESS:     520751  HIT:     520751  MISS:          0
cpu0_ITLB LOAD         ACCESS:     520751  HIT:     520751  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:    8130851  HIT:    8029726  MISS:     101125
cpu0_L1D LOAD         ACCESS:    4997608  HIT:    4971563  MISS:      26045
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3133084  HIT:    3058093  MISS:      74991
cpu0_L1D TRANSLATION  ACCESS:        159  HIT:         70  MISS:         89
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 11.968 cycles
cpu0_L1I TOTAL       ACCESS:     604758  HIT:     604752  MISS:          6
cpu0_L1I LOAD         ACCESS:     604758  HIT:     604752  MISS:          6
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 198.334 cycles
cpu0_L2C TOTAL       ACCESS:      25594  HIT:      16456  MISS:       9138
cpu0_L2C LOAD         ACCESS:       9136  HIT:       6540  MISS:       2596
cpu0_L2C RFO          ACCESS:       9447  HIT:       2940  MISS:       6507
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:       6926  HIT:       6903  MISS:         23
cpu0_L2C TRANSLATION  ACCESS:         85  HIT:         73  MISS:         12
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 110.195 cycles
cpu0_STLB TOTAL       ACCESS:        309  HIT:        154  MISS:        155
cpu0_STLB LOAD         ACCESS:        309  HIT:        154  MISS:        155
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 227.51 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:       8551
  ROW_BUFFER_MISS:        526
 AVG DBUS CONGESTED CYCLE:    3.90266
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

