use r8cpu::{
    flags::Flags,
    instructions::{InstructionKind, Operands},
    logic::{add, add16, and, and16, cmp, cmp16, dec, dec16, inc, inc16, lsr, lsr16, sub, sub16},
    regs::{Reg, RegToReg, Regs, ShiftReg},
};

use crate::{
    bus::Bus,
    state::State::{self, *},
    system::Device,
};

/// Trap code for the 'illegal instruction' trap.
pub const TRAP_ILLEGAL: u8 = 0x00;

/// The hard-wired reset vector address.
pub const VEC_RESET: u16 = 0xFFFE;

/// The system CPU.
#[derive(Debug)]
pub struct Cpu {
    /// Flags.
    pub flags: Flags,
    /// Is the CPU halted?
    pub halt: bool,
    /// The current instruction.
    pub ins: InstructionKind,
    /// The current operand (high byte).
    pub op_hi: u8,
    /// The current operand (low byte).
    pub op_lo: u8,
    /// The program counter.
    pub pc: u16,
    /// The CPU's registers.
    pub regs: Regs,
    /// The current state.
    pub state: State,
}

impl Default for Cpu {
    fn default() -> Self {
        Self {
            flags: Flags::default(),
            halt: Default::default(),
            ins: InstructionKind::Nop,
            op_hi: Default::default(),
            op_lo: Default::default(),
            pc: Default::default(),
            state: State::default(),
            regs: Regs::default(),
        }
    }
}

impl Device for Cpu {
    /// Transitions to the next state.
    fn tick(&mut self, bus: &mut Bus) {
        #[cfg(feature = "states")]
        let prev_state = self.state;
        self.state = match self.state {
            Decode => {
                let opcode = bus.data;
                let Ok(ins) = InstructionKind::try_from(opcode) else {
                    self.trap(TRAP_ILLEGAL, bus);
                    return;
                };
                self.ins = ins;
                match self.ins.operands() {
                    Operands::Zero => {
                        // No operands needed, go straight to 'execute'
                        bus.disable_mem();
                        Execute
                    }
                    Operands::One => {
                        self.fetch_and_advance(bus);
                        WaitOp
                    }
                    Operands::Two => {
                        self.fetch_and_advance(bus);
                        WaitOpLo
                    }
                }
            }
            Execute => {
                let ins = self.ins;
                // default next state, but may be overridden by instruction
                self.state = FetchOpcode;
                self.execute(ins, bus);
                self.state
            }
            FetchOpcode => {
                if self.halt {
                    FetchOpcode
                } else {
                    self.fetch_and_advance(bus);
                    WaitOpcode
                }
            }
            PushData(value) => {
                self.stack_push(value, bus);
                FetchOpcode
            }
            PushFlags(trap_code) => {
                self.push_ps(bus);
                PushTrap(trap_code)
            }
            PushRetLo(lo, trap_code) => {
                self.stack_push(lo, bus);
                PushFlags(trap_code)
            }
            PushTrap(trap_code) => {
                self.stack_push(trap_code, bus);
                let vec_addr = u16::from(trap_code.strict_mul(2));
                ReqVecLo(vec_addr)
            }
            ReadData(reg) => {
                self.op_lo = bus.data;
                self.load(reg);
                FetchOpcode
            }
            ReadDec(addr) => {
                let value = bus.data;
                let result = dec(value);
                bus.write_mem(addr, result);
                self.flags.update(result);
                FetchOpcode
            }
            ReadFlags => {
                let value = bus.data;
                self.flags = Flags::from(value);
                self.stack_pop(bus);
                WaitRetLo
            }
            ReadInc(addr) => {
                let value = bus.data;
                let result = inc(value);
                bus.write_mem(addr, result);
                self.flags.update(result);
                FetchOpcode
            }
            ReadOp => {
                self.op_hi = 0;
                self.op_lo = bus.data;
                Execute
            }
            ReadOpLo => {
                self.op_lo = bus.data;
                self.fetch_and_advance(bus);
                WaitOpHi
            }
            ReadOpHi => {
                self.op_hi = bus.data;
                Execute
            }
            ReadPS => {
                let value = bus.data;
                self.flags = Flags::from(value);
                FetchOpcode
            }
            ReadRetLo => {
                self.op_lo = bus.data;
                self.stack_pop(bus);
                WaitVecHi
            }
            ReadStackHi(reg) => {
                self.op_hi = bus.data;
                self.stack_pop(bus);
                WaitData(reg)
            }
            ReadVecHi => {
                self.op_hi = bus.data;
                self.pc = self.op();
                FetchOpcode
            }
            ReadVecLo(addr) => {
                self.op_lo = bus.data;
                bus.read_mem(addr);
                WaitVecHi
            }
            ReqVecLo(mut addr) => {
                bus.read_mem(addr);
                addr = addr.wrapping_add(1);
                WaitVecLo(addr)
            }
            WaitCall(lo, subr_addr) => {
                self.stack_push(lo, bus);
                self.pc = subr_addr;
                FetchOpcode
            }
            WaitData(reg) => ReadData(reg),
            WaitDec(addr) => ReadDec(addr),
            WaitFlags => ReadFlags,
            WaitInc(addr) => ReadInc(addr),
            WaitPS => ReadPS,
            WaitOp => ReadOp,
            WaitOpHi => ReadOpHi,
            WaitOpLo => ReadOpLo,
            WaitOpcode => Decode,
            WaitRetLo => ReadRetLo,
            WaitStackHi(reg) => ReadStackHi(reg),
            WaitVecHi => ReadVecHi,
            WaitVecLo(addr) => ReadVecLo(addr),
        };
        #[cfg(feature = "states")]
        println!("    {} -> {}", prev_state, self.state);
    }
}

impl Cpu {
    /// Adds immediate value with carry.
    pub fn add(&mut self, target: Reg) {
        if target.is16() {
            let augend = self.regs.get16(target);
            let addend = self.op();
            let (result, carry) = add16(augend, addend, self.flags.carry);
            self.regs.set16(target, result);
            self.flags.update16(result);
            self.flags.carry = carry;
        } else {
            let augend = self.regs.get(target);
            let addend = self.op_lo;
            let (result, carry) = add(augend, addend, self.flags.carry);
            self.regs.set(target, result);
            self.flags.update(result);
            self.flags.carry = carry;
        }
    }

    /// Adds register value with carry.
    pub fn add_reg(&mut self, bus: &mut Bus) {
        if let Ok(RegToReg { source, target }) = RegToReg::try_from(self.op_lo) {
            if target.is16() {
                let augend = self.regs.get16(target);
                let addend = self.regs.get16(source);
                let (result, carry) = add16(augend, addend, self.flags.carry);
                self.regs.set16(target, result);
                self.flags.update16(result);
                self.flags.carry = carry;
            } else {
                let augend = self.regs.get(target);
                let addend = self.regs.get(source);
                let (result, carry) = add(augend, addend, self.flags.carry);
                self.regs.set(target, result);
                self.flags.update(result);
                self.flags.carry = carry;
            }
        } else {
            self.trap(TRAP_ILLEGAL, bus);
        }
    }

    /// And immediate.
    pub fn and_imm(&mut self, target: Reg) {
        if target.is16() {
            let input = self.regs.get16(target);
            let mask = self.op();
            let result = and16(input, mask);
            self.regs.set16(target, result);
            self.flags.update16(result);
        } else {
            let input = self.regs.get(target);
            let mask = self.op_lo;
            let result = and(input, mask);
            self.regs.set(target, result);
            self.flags.update(result);
        }
    }

    /// And register.
    pub fn and_reg(&mut self, bus: &mut Bus) {
        if let Ok(RegToReg { source, target }) = RegToReg::try_from(self.op_lo) {
            if target.is16() {
                let input = self.regs.get16(target);
                let mask = self.regs.get16(source);
                let result = and16(input, mask);
                self.regs.set16(target, result);
                self.flags.update16(result);
            } else {
                let input = self.regs.get(target);
                let mask = self.regs.get(source);
                let result = and(input, mask);
                self.regs.set(target, result);
                self.flags.update(result);
            }
        } else {
            self.trap(TRAP_ILLEGAL, bus);
        }
    }

    /// Adds the operand to PC, causing a branch.
    #[expect(clippy::cast_possible_wrap, reason = "i8 to u16 is sound")]
    #[expect(clippy::cast_sign_loss, reason = "okay with wrapping_add")]
    pub fn branch(&mut self) {
        self.pc = self.pc.wrapping_add(self.op_lo as i8 as u16); // sign-extend displacement
    }

    /// Calls the subroutine at the operand address.
    ///
    /// The return address is pushed on the stack.
    pub fn call(&mut self, bus: &mut Bus) {
        let addr = self.op();
        let ret_addr = self.pc;
        let [hi, lo] = ret_addr.to_be_bytes();
        self.stack_push(hi, bus);
        self.state = WaitCall(lo, addr);
    }

    /// Compares `reg` with immediate operand.
    pub fn cmp(&mut self, reg: Reg) {
        if reg.is16() {
            let lhs = self.regs.get16(reg);
            let rhs = self.op();
            let (result, carry) = cmp16(lhs, rhs);
            self.flags.update16(result);
            self.flags.carry = carry;
        } else {
            let lhs = self.regs.get(reg);
            let rhs = self.op_lo;
            let (result, carry) = cmp(lhs, rhs);
            self.flags.update(result);
            self.flags.carry = carry;
        }
    }

    /// Compares registers.
    pub fn cmp_reg(&mut self, bus: &mut Bus) {
        if let Ok(RegToReg { source, target }) = RegToReg::try_from(self.op_lo) {
            if target.is16() {
                let lhs = self.regs.get16(target);
                let rhs = self.regs.get16(source);
                let (result, carry) = cmp16(lhs, rhs);
                self.flags.update16(result);
                self.flags.carry = carry;
            } else {
                let lhs = self.regs.get(target);
                let rhs = self.regs.get(source);
                let (result, carry) = cmp(lhs, rhs);
                self.flags.update(result);
                self.flags.carry = carry;
            }
        } else {
            self.trap(TRAP_ILLEGAL, bus);
        }
    }

    /// Decrements the value in register `reg`.
    pub fn dec(&mut self, reg: Reg) {
        if reg.is16() {
            let input = self.regs.get16(reg);
            let result = dec16(input);
            self.regs.set16(reg, result);
            self.flags.update16(result);
        } else {
            let input = self.regs.get(reg);
            let result = dec(input);
            self.regs.set(reg, result);
            self.flags.update(result);
        }
    }

    /// Decrements the value at the address in the operand register.
    pub fn dec_indirect(&mut self, bus: &mut Bus) {
        if let Ok(reg) = Reg::try_from(self.op_lo)
            && reg.is16()
        {
            let addr = self.regs.get16(reg);
            bus.read_mem(addr);
            self.state = WaitDec(addr);
        } else {
            self.trap(TRAP_ILLEGAL, bus);
        }
    }

    /// Decrements the value at the operand address.
    pub fn dec_mem(&mut self, bus: &mut Bus) {
        let addr = self.op();
        bus.read_mem(addr);
        self.state = WaitDec(addr);
    }

    /// Executes an instruction.
    pub fn execute(&mut self, ins: InstructionKind, bus: &mut Bus) {
        use InstructionKind::*;
        match ins {
            Add(reg) => self.add(reg),
            AddReg => self.add_reg(bus),
            And(reg) => self.and_imm(reg),
            AndReg => self.and_reg(bus),
            BranchAlways => self.branch(),
            BranchCc if !self.flags.carry => self.branch(),
            BranchCs if self.flags.carry => self.branch(),
            BranchEq if self.flags.zero => self.branch(),
            BranchMi if self.flags.negative => self.branch(),
            BranchNe if !self.flags.zero => self.branch(),
            BranchPl if !self.flags.negative => self.branch(),
            Call => self.call(bus),
            Clc => self.flags.carry = false,
            Cmp(reg) => self.cmp(reg),
            CmpReg => self.cmp_reg(bus),
            Dec(reg) => self.dec(reg),
            DecIndirect => self.dec_indirect(bus),
            DecMem => self.dec_mem(bus),
            Halt => self.halt = true,
            Jmp => self.pc = self.op(),
            Inc(reg) => self.inc(reg),
            IncIndirect => self.inc_indirect(bus),
            IncMem => self.inc_mem(bus),
            LdIndexed => self.ld_indexed(bus),
            Ld(reg) => self.ld_imm(reg),
            LdIndirect => self.ld_indirect(bus),
            LdReg => self.ld_reg(bus),
            Lsr => self.lsr_imm(bus),
            LsrReg => self.lsr_reg(bus),
            Pop(reg) => self.pop(reg, bus),
            PopPS => self.pop_ps(bus),
            Push(reg) => self.push(reg, bus),
            PushPS => self.push_ps(bus),
            Ret => self.ret(bus),
            Rti => self.rti(bus),
            Sec => self.flags.carry = true,
            Store(reg) => self.store_direct(reg, bus),
            StoreIndexed => self.store_indexed(bus),
            StoreIndirect => self.store_indirect(bus),
            StoreIndirectImm => self.store_indirect_imm(bus),
            Sub(reg) => self.sub(reg),
            SubReg => self.sub_reg(bus),
            Test(reg) => self.test_imm(reg),
            TestReg => self.test_reg(bus),
            Trap => self.trap(self.op_lo, bus),
            Nop | BranchCc | BranchCs | BranchEq | BranchMi | BranchNe | BranchPl => {}
        }
    }

    /// Issues a memory fetch and advances PC.
    pub fn fetch_and_advance(&mut self, bus: &mut Bus) {
        bus.read_mem(self.pc);
        self.pc = self.pc.wrapping_add(1);
    }

    /// Increments the value in register `reg`.
    pub fn inc(&mut self, reg: Reg) {
        if reg.is16() {
            let input = self.regs.get16(reg);
            let result = inc16(input);
            self.regs.set16(reg, result);
            self.flags.update16(result);
        } else {
            let input = self.regs.get(reg);
            let result = inc(input);
            self.regs.set(reg, result);
            self.flags.update(result);
        }
    }

    /// Increments the value at the address in the operand register.
    pub fn inc_indirect(&mut self, bus: &mut Bus) {
        if let Ok(reg) = Reg::try_from(self.op_lo)
            && reg.is16()
        {
            let addr = self.regs.get16(reg);
            bus.read_mem(addr);
            self.state = WaitInc(addr);
        } else {
            self.trap(TRAP_ILLEGAL, bus);
        }
    }

    /// Increments the value at the operand address.
    pub fn inc_mem(&mut self, bus: &mut Bus) {
        let addr = self.op();
        bus.read_mem(addr);
        self.state = WaitInc(addr);
    }

    /// Loads the register `reg` with the immediate operand.
    pub fn ld_imm(&mut self, reg: Reg) {
        if reg.is16() {
            self.regs.set16(reg, self.op());
            self.flags.update16(self.op());
        } else {
            self.regs.set(reg, self.op_lo);
            self.flags.update(self.op_lo);
        }
    }

    /// Loads the target register with the contents of the address in the source
    /// register plus the operand index.
    pub fn ld_indexed(&mut self, bus: &mut Bus) {
        if let Ok(RegToReg { source, target }) = RegToReg::try_from(self.op_lo) {
            let addr = self.regs.get16(source).wrapping_add(u16::from(self.op_hi));
            bus.read_mem(addr);
            self.state = WaitData(target);
        } else {
            self.trap(TRAP_ILLEGAL, bus);
        }
    }

    /// Loads the target register with the contents of the address in the source register.
    pub fn ld_indirect(&mut self, bus: &mut Bus) {
        if let Ok(RegToReg { source, target }) = RegToReg::try_from(self.op_lo) {
            bus.read_mem(self.regs.get16(source));
            self.state = WaitData(target);
        } else {
            self.trap(TRAP_ILLEGAL, bus);
        }
    }

    /// Loads the target register with the contents of the target register.
    pub fn ld_reg(&mut self, bus: &mut Bus) {
        match RegToReg::try_from(self.op_lo) {
            Ok(RegToReg { source, target }) if source.is16() && target.is16() => {
                let value = self.regs.get16(source);
                self.regs.set16(target, value);
                self.flags.update16(value);
            }
            Ok(RegToReg { source, target }) if !source.is16() && !target.is16() => {
                let value = self.regs.get(source);
                self.regs.set(target, value);
                self.flags.update(value);
            }
            _ => self.trap(TRAP_ILLEGAL, bus),
        }
    }

    /// Loads the `target` register with the immediate operand.
    pub fn load(&mut self, target: Reg) {
        if target.is16() {
            let value = self.op();
            self.regs.set16(target, value);
            self.flags.update16(value);
        } else {
            let value = self.op_lo;
            self.regs.set(target, value);
            self.flags.update(value);
        }
    }

    /// Logical shift right the `target` register by `shift` bits.
    pub fn lsr(&mut self, target: Reg, shift: u8) {
        if target.is16() {
            let input = self.regs.get16(target);
            let (result, carry) = lsr16(input, shift);
            self.regs.set16(target, result);
            self.flags.update16(result);
            self.flags.carry = carry;
        } else {
            let input = self.regs.get(target);
            let (result, carry) = lsr(input, shift);
            self.regs.set(target, result);
            self.flags.update(result);
            self.flags.carry = carry;
        }
    }

    /// Logical shift right the target register by the operand shift.
    pub fn lsr_imm(&mut self, bus: &mut Bus) {
        let Ok(ShiftReg { shift, target }) = ShiftReg::try_from(self.op_lo) else {
            self.trap(TRAP_ILLEGAL, bus);
            return;
        };
        self.lsr(target, shift);
    }

    /// Logical shift right the target register by the contents of the source register.
    pub fn lsr_reg(&mut self, bus: &mut Bus) {
        let (target, shift) = match RegToReg::try_from(self.op_lo) {
            Ok(RegToReg { source, target }) if !source.is16() => (target, self.regs.get(source)),
            _ => {
                self.trap(TRAP_ILLEGAL, bus);
                return;
            }
        };
        self.lsr(target, shift);
    }

    /// Returns the 16-bit value of the two operand registers.
    #[must_use]
    pub fn op(&self) -> u16 {
        u16::from_be_bytes([self.op_hi, self.op_lo])
    }

    /// Pops a value from the stack into register `reg`.
    pub fn pop(&mut self, reg: Reg, bus: &mut Bus) {
        self.stack_pop(bus);
        if reg.is16() {
            self.state = WaitStackHi(reg);
        } else {
            self.op_hi = 0;
            self.state = WaitData(reg);
        }
    }

    /// Pops the PS pseudo-register from the stack.
    pub fn pop_ps(&mut self, bus: &mut Bus) {
        self.stack_pop(bus);
        self.state = WaitPS;
    }

    /// Pushes the contents of register `reg` to the stack.
    pub fn push(&mut self, reg: Reg, bus: &mut Bus) {
        if reg.is16() {
            let value = self.regs.get16(reg);
            let [hi, lo] = value.to_be_bytes();
            self.stack_push(lo, bus);
            self.state = PushData(hi);
        } else {
            let value = self.regs.get(reg);
            self.stack_push(value, bus);
        }
    }

    /// Pushes the pseudo-register PS to the stack.
    pub fn push_ps(&mut self, bus: &mut Bus) {
        let value = u8::from(self.flags);
        self.stack_push(value, bus);
    }

    /// Resets the CPU to its power-on state.
    ///
    /// The initial state is: all registers and flags zero, not halted, state
    /// [`WaitVecLo`]. On the next tick, the CPU will request the low byte of the
    /// reset vector from the address [`VEC_RESET`].
    pub fn reset(&mut self, bus: &mut Bus) {
        *self = Self::default();
        bus.read_mem(VEC_RESET);
        self.state = WaitVecLo(VEC_RESET.wrapping_add(1));
    }

    /// Returns from a subroutine to a return address on the stack.
    pub fn ret(&mut self, bus: &mut Bus) {
        self.stack_pop(bus);
        self.state = WaitRetLo;
    }

    /// Returns from a trap to a return address on the stack.
    pub fn rti(&mut self, bus: &mut Bus) {
        self.inc(Reg::SP); // skip trap code
        self.stack_pop(bus);
        self.state = WaitFlags;
    }

    /// Reads the current top-of-stack value, adjusting SP.
    pub fn stack_pop(&mut self, bus: &mut Bus) {
        let mut addr = self.regs.get16(Reg::SP);
        addr = addr.wrapping_add(1);
        bus.read_mem(addr);
        self.regs.set16(Reg::SP, addr);
    }

    /// Writes `value` to the stack, adjusting SP.
    pub fn stack_push(&mut self, value: u8, bus: &mut Bus) {
        let mut addr = self.regs.get16(Reg::SP);
        bus.write_mem(addr, value);
        addr = addr.wrapping_sub(1);
        self.regs.set16(Reg::SP, addr);
    }

    /// Stores the contents of register `reg` at the operand address.
    pub fn store_direct(&mut self, reg: Reg, bus: &mut Bus) {
        bus.write_mem(self.op(), self.regs.get(reg));
    }

    /// Stores the contents of the source register at the address in the target register plus the operand index.
    pub fn store_indexed(&mut self, bus: &mut Bus) {
        match RegToReg::try_from(self.op_lo) {
            Ok(RegToReg { source, target }) if !source.is16() && target.is16() => {
                let addr = self.regs.get16(target).wrapping_add(u16::from(self.op_hi));
                bus.write_mem(addr, self.regs.get(source));
            }
            _ => self.trap(TRAP_ILLEGAL, bus),
        }
    }

    /// Stores the contents of the source register at the address in the target register.
    pub fn store_indirect(&mut self, bus: &mut Bus) {
        match RegToReg::try_from(self.op_lo) {
            Ok(RegToReg { source, target }) if !source.is16() && target.is16() => {
                bus.write_mem(self.regs.get16(target), self.regs.get(source));
            }
            _ => self.trap(TRAP_ILLEGAL, bus),
        }
    }

    /// Stores the immediate operand at the address in the operand register.
    pub fn store_indirect_imm(&mut self, bus: &mut Bus) {
        match Reg::try_from(self.op_lo) {
            Ok(target) if target.is16() => {
                bus.write_mem(self.regs.get16(target), self.op_hi);
            }
            _ => self.trap(TRAP_ILLEGAL, bus),
        }
    }

    /// Subtract with carry the immediate operand from the register `reg`.
    pub fn sub(&mut self, reg: Reg) {
        if reg.is16() {
            let minuend = self.regs.get16(reg);
            let subtrahend = self.op();
            let (result, carry) = sub16(minuend, subtrahend, self.flags.carry);
            self.regs.set16(reg, result);
            self.flags.update16(result);
            self.flags.carry = carry;
        } else {
            let minuend = self.regs.get(reg);
            let subtrahend = self.op_lo;
            let (result, carry) = sub(minuend, subtrahend, self.flags.carry);
            self.regs.set(reg, result);
            self.flags.update(result);
            self.flags.carry = carry;
        }
    }

    /// Subtract register with carry.
    pub fn sub_reg(&mut self, bus: &mut Bus) {
        if let Ok(RegToReg { source, target }) = RegToReg::try_from(self.op_lo) {
            if target.is16() {
                let minuend = self.regs.get16(target);
                let subtrahend = self.regs.get16(source);
                let (result, carry) = sub16(minuend, subtrahend, self.flags.carry);
                self.regs.set16(target, result);
                self.flags.update16(result);
                self.flags.carry = carry;
            } else {
                let minuend = self.regs.get(target);
                let subtrahend = self.regs.get(source);
                let (result, carry) = sub(minuend, subtrahend, self.flags.carry);
                self.regs.set(target, result);
                self.flags.update(result);
                self.flags.carry = carry;
            }
        } else {
            self.trap(TRAP_ILLEGAL, bus);
        }
    }

    /// Test bits immediate.
    pub fn test_imm(&mut self, target: Reg) {
        if target.is16() {
            let input = self.regs.get16(target);
            let mask = self.op();
            let result = and16(input, mask);
            self.flags.update16(result);
        } else {
            let input = self.regs.get(target);
            let mask = self.op_lo;
            let result = and(input, mask);
            self.flags.update(result);
        }
    }

    /// Test bits register.
    pub fn test_reg(&mut self, bus: &mut Bus) {
        if let Ok(RegToReg { source, target }) = RegToReg::try_from(self.op_lo) {
            if target.is16() {
                let input = self.regs.get16(target);
                let mask = self.regs.get16(source);
                let result = and16(input, mask);
                self.flags.update16(result);
            } else {
                let input = self.regs.get(target);
                let mask = self.regs.get(source);
                let result = and(input, mask);
                self.flags.update(result);
            }
        } else {
            self.trap(TRAP_ILLEGAL, bus);
        }
    }

    /// Traps with `code` to the appropriate vector in the trap table.
    ///
    /// `code` is used to compute the address of the vector in the trap table, and the
    /// CPU then jumps to that address after pushing the flags, return address, and trap
    /// code to the stack.
    pub fn trap(&mut self, mut code: u8, bus: &mut Bus) {
        if code == 0x20 {
            print!("{}", self.regs.get(Reg::A) as char);
        }
        if code >= 0x40 {
            code = TRAP_ILLEGAL;
        }
        let ret_addr = self.pc;
        let [hi, lo] = ret_addr.to_be_bytes();
        self.stack_push(hi, bus);
        self.state = PushRetLo(lo, code);
    }
}

#[cfg(test)]
#[expect(clippy::unwrap_used, reason = "test")]
#[expect(clippy::bool_assert_comparison, reason = "clarity")]
#[expect(clippy::default_numeric_fallback, reason = "hex literals")]
mod tests {
    use crate::system::System;
    use r8asm::{as_hex, assemble_with_debug};
    use r8cpu::{
        instructions::InstructionKind::*,
        regs::{Reg::*, ShiftReg},
    };

    use super::*;

    macro_rules! assert_hex {
        ( $got:expr, $want:expr, $msg:expr ) => {
            assert_eq!(
                $got, $want,
                "{}: want {:#04X}, got {:#04X}",
                $msg, $want, $got,
            );
        };
    }

    #[test]
    fn cpu_states_are_correct_for_1_byte_instruction() {
        let mut sys = System::default();
        let source = "
        nop
        halt";
        sys.mem
            .load(0x0100, &assemble_with_debug(source).unwrap())
            .unwrap();
        sys.cpu.pc = 0x0100;
        assert_eq!(sys.cpu.state, FetchOpcode);
        assert_eq!(sys.cpu.pc, 0x0100);
        sys.tick();
        assert_eq!(sys.cpu.state, WaitOpcode);
        assert_eq!(sys.cpu.pc, 0x0101);
        sys.tick();
        assert_eq!(sys.cpu.state, Decode);
        assert_eq!(sys.cpu.pc, 0x0101);
        sys.tick();
        assert_eq!(sys.cpu.state, Execute);
        assert_eq!(sys.cpu.pc, 0x0101);
        sys.tick();
        assert_eq!(sys.cpu.state, FetchOpcode);
        assert_eq!(sys.cpu.pc, 0x0101);
    }

    #[test]
    fn cpu_states_are_correct_for_2_byte_instruction() {
        let mut sys = System::default();
        let source = "
        ld a, 0xFF
        halt";
        sys.mem
            .load(0x0100, &assemble_with_debug(source).unwrap())
            .unwrap();
        sys.cpu.pc = 0x0100;
        assert_eq!(sys.cpu.state, FetchOpcode);
        sys.tick();
        assert_eq!(sys.cpu.pc, 0x0101);
        assert_eq!(sys.cpu.state, WaitOpcode);
        sys.tick();
        assert_eq!(sys.cpu.state, Decode);
        sys.tick();
        assert_eq!(sys.cpu.state, WaitOp);
        assert_eq!(sys.cpu.pc, 0x0102);
        sys.tick();
        assert_eq!(sys.cpu.state, ReadOp);
        sys.tick();
        assert_eq!(sys.cpu.state, Execute);
        sys.tick();
        assert_eq!(sys.cpu.regs.get(A), 0xFF);
        assert_eq!(sys.cpu.pc, 0x0102);
    }

    #[test]
    fn cpu_states_are_correct_for_3_byte_instruction() {
        let mut sys = System::default();
        let source = "
        ld ab, 0xBEEF
        halt";
        sys.mem
            .load(0x0100, &assemble_with_debug(source).unwrap())
            .unwrap();
        sys.cpu.pc = 0x0100;
        assert_eq!(sys.cpu.state, FetchOpcode);
        sys.tick();
        assert_eq!(sys.cpu.state, WaitOpcode);
        sys.tick();
        assert_eq!(sys.cpu.state, Decode);
        assert_eq!(sys.cpu.pc, 0x0101);
        sys.tick();
        assert_eq!(sys.cpu.state, WaitOpLo);
        sys.tick();
        assert_eq!(sys.cpu.state, ReadOpLo);
        assert_eq!(sys.cpu.pc, 0x0102);
        sys.tick();
        assert_eq!(sys.cpu.state, WaitOpHi);
        sys.tick();
        assert_eq!(sys.cpu.state, ReadOpHi);
        assert_eq!(sys.cpu.pc, 0x0103);
        sys.tick();
        assert_eq!(sys.cpu.state, Execute);
        sys.tick();
        assert_eq!(sys.cpu.regs.get16(AB), 0xBEEF);
        assert_eq!(sys.cpu.pc, 0x0103);
    }

    #[test]
    fn cpu_states_are_correct_for_mem_read_instruction() {
        let mut sys = System::default();
        let source = "
        ld b, (cd)
        halt";
        sys.mem.set(0x0110, 0xFF);
        sys.cpu.regs.set16(Reg::CD, 0x0110);
        sys.mem
            .load(0x0100, &assemble_with_debug(source).unwrap())
            .unwrap();
        sys.cpu.pc = 0x0100;
        assert_eq!(sys.cpu.state, FetchOpcode);
        sys.tick();
        assert_eq!(sys.cpu.state, WaitOpcode);
        assert_eq!(sys.cpu.pc, 0x0101);
        sys.tick();
        assert_eq!(sys.cpu.state, Decode);
        sys.tick();
        assert_eq!(sys.cpu.state, WaitOp);
        sys.tick();
        assert_eq!(sys.cpu.state, ReadOp);
        sys.tick();
        assert_eq!(sys.cpu.state, Execute);
        sys.tick();
        assert_eq!(sys.cpu.pc, 0x0102);
        assert_eq!(sys.cpu.state, WaitData(B));
        sys.tick();
        assert_eq!(sys.cpu.state, ReadData(B));
        sys.tick();
        assert_eq!(sys.cpu.regs.get(B), 0xFF);
        assert_eq!(sys.cpu.pc, 0x0102);
        assert_eq!(sys.cpu.state, FetchOpcode);
    }

    #[test]
    fn cpu_states_are_correct_for_mem_write_instruction() {
        let mut sys = System::default();
        let source = "
        ld 0xBEEF, a
        halt";
        sys.mem
            .load(0x0100, &assemble_with_debug(source).unwrap())
            .unwrap();
        sys.cpu.pc = 0x0100;
        sys.cpu.regs.set(A, 0xFF);
        assert_eq!(sys.cpu.state, FetchOpcode);
        sys.tick();
        assert_eq!(sys.cpu.state, WaitOpcode);
        sys.tick();
        assert_eq!(sys.cpu.state, Decode);
        sys.tick();
        assert_eq!(sys.cpu.state, WaitOpLo);
        assert_eq!(sys.cpu.pc, 0x0102);
        sys.tick();
        assert_eq!(sys.cpu.state, ReadOpLo);
        sys.tick();
        assert_eq!(sys.cpu.state, WaitOpHi);
        sys.tick();
        assert_eq!(sys.cpu.state, ReadOpHi);
        assert_eq!(sys.cpu.pc, 0x0103);
        sys.tick();
        assert_eq!(sys.cpu.state, Execute);
        sys.tick();
        assert_eq!(sys.cpu.state, FetchOpcode);
        sys.tick();
        assert_eq!(sys.cpu.state, WaitOpcode);
        assert_eq!(sys.cpu.pc, 0x0104);
    }

    #[test]
    fn cpu_states_are_correct_for_16_bit_pop_instruction() {
        let mut sys = System::default();
        let source = "
        pop cd
        halt";
        sys.mem.load(0xBFFE, &[0xBA, 0xBE]).unwrap();
        sys.cpu.regs.set16(SP, 0xBFFD);
        sys.mem
            .load(0x0100, &assemble_with_debug(source).unwrap())
            .unwrap();
        sys.cpu.pc = 0x0100;
        assert_eq!(sys.cpu.state, FetchOpcode);
        sys.tick();
        assert_eq!(sys.cpu.state, WaitOpcode);
        sys.tick();
        assert_eq!(sys.cpu.state, Decode);
        sys.tick();
        assert_eq!(sys.cpu.state, Execute);
        sys.tick();
        assert_eq!(sys.cpu.state, WaitStackHi(CD));
        sys.tick();
        assert_eq!(sys.cpu.state, ReadStackHi(CD));
        sys.tick();
        assert_eq!(sys.cpu.state, WaitData(CD));
        sys.tick();
        assert_eq!(sys.cpu.state, ReadData(CD));
        sys.tick();
        assert_eq!(sys.cpu.state, FetchOpcode);
    }

    #[test]
    fn cpu_states_are_correct_for_16_bit_push_instruction() {
        let mut sys = System::default();
        let source = "
        push ab
        halt";
        sys.cpu.regs.set16(SP, 0xBFFF);
        sys.cpu.regs.set16(AB, 0xCAFE);
        sys.mem
            .load(0x0100, &assemble_with_debug(source).unwrap())
            .unwrap();
        sys.cpu.pc = 0x0100;
        assert_eq!(sys.cpu.state, FetchOpcode);
        sys.tick();
        assert_eq!(sys.cpu.state, WaitOpcode);
        sys.tick();
        assert_eq!(sys.cpu.state, Decode);
        sys.tick();
        assert_eq!(sys.cpu.state, Execute);
        sys.tick();
        assert_eq!(sys.cpu.state, PushData(0xCA));
        sys.tick();
        assert_eq!(sys.cpu.state, FetchOpcode);
    }

    #[test]
    fn cpu_traps_for_various_illegal_programs() {
        struct Case {
            name: &'static str,
            program: &'static [u8],
        }
        let cases: &[Case] = &[
            Case {
                name: "reserved opcode",
                program: &[0x01, 0xFF],
            },
            Case {
                name: "`ld R, (RR)` with invalid regs",
                program: &[0x1D, 0xFF],
            },
            Case {
                name: "`ld (RR), R` with invalid regs",
                program: &[0x28, 0xFF],
            },
            Case {
                name: "`ld R1, R2` with mixed 8/16 regs",
                program: &[0x1E, 0x08],
            },
            Case {
                name: "`inc (RR)` with invalid regs",
                program: &[0x3D, 0xFF],
            },
            Case {
                name: "`dec (RR)` with invalid regs",
                program: &[0x4D, 0xFF],
            },
            Case {
                name: "`trap` with invalid code",
                program: &[0xF9, 0x40],
            },
        ];
        let mut sys = System::default();
        // dummy trap 0x00 handler, jumps to `halt` at 0x0002
        sys.mem.load(0x0000, &[0x02, 0x00, u8::from(Halt)]).unwrap();
        for case in cases {
            // initialise stack
            sys.cpu.regs.set16(SP, 0xBFFF);
            sys.cpu.flags.carry = true;
            // junk to be overwritten by trap stack frame
            sys.mem.load(0xBFFC, &[0xFF, 0xFF, 0xFF, 0xFF]).unwrap();
            sys.test_prog(case.program);
            assert_eq!(
                sys.cpu.regs.get16(SP),
                0xBFFB,
                "{}: {}: no trap",
                case.name,
                as_hex(case.program)
            );
            // verify trap stack frame
            assert_eq!(
                sys.mem.get(0xBFFF),
                0x01,
                "{}: {}: wrong return address high byte",
                case.name,
                as_hex(case.program)
            );
            assert_eq!(
                sys.mem.get(0xBFFE),
                u8::try_from(case.program.len()).unwrap(),
                "{}: {}: wrong return address low byte",
                case.name,
                as_hex(case.program)
            );
            assert_eq!(
                sys.mem.get(0xBFFD),
                0x01,
                "{}: {}: wrong flags",
                case.name,
                as_hex(case.program)
            );
            assert_eq!(
                sys.mem.get(0xBFFC),
                TRAP_ILLEGAL,
                "{}: {}: wrong trap code",
                case.name,
                as_hex(case.program)
            );
        }
    }

    #[expect(clippy::bool_assert_comparison, reason = "clarity")]
    #[test]
    fn reset_resets_cpu() {
        let mut sys = System::default();
        sys.cpu.regs.set16(AB, 0xBEEF);
        sys.cpu.regs.set16(SP, 0xFFFD);
        sys.cpu.pc = 0x0000;
        sys.cpu.flags.carry = true;
        sys.cpu.flags.zero = true;
        sys.cpu.reset(&mut sys.bus);
        assert_eq!(sys.cpu.state, WaitVecLo(VEC_RESET.wrapping_add(1)));
        sys.tick();
        assert_eq!(sys.cpu.state, ReadVecLo(VEC_RESET.wrapping_add(1)));
        sys.tick();
        assert_eq!(sys.cpu.state, WaitVecHi);
        sys.tick();
        assert_eq!(sys.cpu.state, ReadVecHi);
        sys.tick();
        assert_eq!(sys.cpu.state, FetchOpcode);
        assert_eq!(sys.cpu.regs.get16(AB), 0x0000, "AB not reset");
        assert_eq!(sys.cpu.regs.get16(SP), 0x0000, "SP not reset");
        assert_eq!(sys.cpu.pc, 0xC000, "PC not initialized from reset vector");
        assert_eq!(sys.cpu.flags.carry, false, "carry not reset");
        assert_eq!(sys.cpu.flags.zero, false, "zero not reset");
        assert_eq!(sys.cpu.flags.negative, false, "negative not reset");
    }

    #[test]
    #[expect(clippy::arbitrary_source_item_ordering, reason = "logical order")]
    fn add() {
        use InstructionKind::Add;
        struct Case {
            name: &'static str,
            carry_in: bool,
            input: u8,
            addend: u8,
            output: u8,
            carry_out: bool,
        }
        let mut sys = System::default();
        let cases: &[Case] = &[
            Case {
                name: "!c in, zero result",
                carry_in: false,
                input: 0x01,
                addend: 0xFF,
                output: 0x00,
                carry_out: true,
            },
            Case {
                name: "c in, zero result",
                carry_in: true,
                input: 0x00,
                addend: 0xFF,
                output: 0x00,
                carry_out: true,
            },
            Case {
                name: "carry clears",
                carry_in: true,
                input: 0xFD,
                addend: 0x01,
                output: 0xFF,
                carry_out: false,
            },
            Case {
                name: "carry affects result",
                carry_in: true,
                input: 0x7F,
                addend: 0x00,
                output: 0x80,
                carry_out: false,
            },
            Case {
                name: "high bit, no carry",
                carry_in: false,
                input: 0x80,
                addend: 0x01,
                output: 0x81,
                carry_out: false,
            },
            Case {
                name: "two high bits",
                carry_in: false,
                input: 0x80,
                addend: 0x80,
                output: 0x00,
                carry_out: true,
            },
            Case {
                name: "ordinary addition",
                carry_in: false,
                input: 0x12,
                addend: 0x34,
                output: 0x46,
                carry_out: false,
            },
            Case {
                name: "carry changes zero",
                carry_in: true,
                input: 0xFF,
                addend: 0x00,
                output: 0x00,
                carry_out: true,
            },
            Case {
                name: "nonzero clears zero",
                carry_in: false,
                input: 0x01,
                addend: 0x01,
                output: 0x02,
                carry_out: false,
            },
            Case {
                name: "zero sets zero",
                carry_in: false,
                input: 0x01,
                addend: 0xFF,
                output: 0x00,
                carry_out: true,
            },
        ];
        for case in cases {
            sys.cpu.flags.carry = case.carry_in;
            sys.cpu.flags.zero = true;
            sys.cpu.regs.set(A, case.input);
            sys.test_prog(&[u8::from(Add(A)), case.addend]);
            assert_hex!(
                sys.cpu.regs.get(A),
                case.output,
                format!("{}: wrong A", case.name)
            );
            assert_eq!(
                sys.cpu.flags.carry,
                case.carry_out,
                "{}: carry not {}",
                case.name,
                if case.carry_out { "set" } else { "cleared" }
            );
            assert_eq!(
                sys.cpu.flags.negative,
                case.output & 0x80 != 0,
                "{}: negative not {}",
                case.name,
                if case.output & 0x80 != 0 {
                    "set"
                } else {
                    "cleared"
                }
            );
            assert_eq!(
                sys.cpu.flags.zero,
                case.output == 0,
                "{}: zero not {}",
                case.name,
                if case.output == 0 { "set" } else { "cleared" }
            );
        }
    }

    #[test]
    fn add16() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld sp, 0x0001
                add sp, 0x0A01
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(SP), 0x0A02, "wrong SP");
    }

    #[test]
    #[expect(clippy::arbitrary_source_item_ordering, reason = "logical order")]
    fn and() {
        struct Case {
            name: &'static str,
            input: u8,
            mask: u8,
            output: u8,
        }
        let cases = &[
            Case {
                name: "no bits masked",
                input: 0x01,
                mask: 0x01,
                output: 0x01,
            },
            Case {
                name: "one bit masked",
                input: 0x03,
                mask: 0x01,
                output: 0x01,
            },
            Case {
                name: "all bits masked",
                input: 0xFF,
                mask: 0x00,
                output: 0x00,
            },
        ];
        let mut sys = System::default();
        for case in cases {
            sys.cpu.regs.set(A, case.input);
            sys.test_prog(&[u8::from(And(A)), case.mask]);
            assert_hex!(sys.cpu.regs.get(A), case.output, "wrong A");
            assert_eq!(
                sys.cpu.flags.negative,
                case.output & 0x80 != 0,
                "{}: negative not {}",
                case.name,
                if case.output & 0x80 != 0 {
                    "set"
                } else {
                    "cleared"
                }
            );
            assert_eq!(
                sys.cpu.flags.zero,
                case.output == 0,
                "{}: zero not {}",
                case.name,
                if case.output == 0 { "set" } else { "cleared" }
            );
        }
    }

    #[test]
    fn and_reg() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld a, 0x01
                ld h, 0x10
                and a, h
                halt",
        );
        assert_hex!(sys.cpu.regs.get(A), 0x00, "wrong A");
        assert_eq!(sys.cpu.flags.zero, true, "zero clear: zero result");
    }

    #[test]
    fn and16() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld ab, 0xFFF0
                and ab, 0x0A01
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(AB), 0x0A00, "wrong AB");
        assert_eq!(sys.cpu.flags.zero, false, "zero set: non-zero result");
    }

    #[test]
    fn bcc() {
        let mut sys = System::default();
        sys.cpu.flags.carry = true;
        sys.test_asm(
            "
                bcc 0x01
                halt
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0103, "branch taken");
        sys.cpu.flags.carry = false;
        sys.test_asm(
            "
                bcc 0x01
                halt
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0104, "branch not taken");
    }

    #[test]
    fn bcs() {
        let mut sys = System::default();
        sys.cpu.flags.carry = false;
        sys.test_asm(
            "
                bcs 0x01
                halt
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0103, "branch taken");
        sys.cpu.flags.carry = true;
        sys.test_asm(
            "
                bcs 0x01
                halt
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0104, "branch not taken");
    }

    #[test]
    fn beq() {
        let mut sys = System::default();
        sys.cpu.flags.zero = true;
        sys.test_asm(
            "
                beq 0x00
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0103, "wrong PC after zero branch");
        sys.test_asm(
            "
                beq 0x7F
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0182, "wrong PC after max forward branch");
        sys.mem
            .load(0x1000, &[u8::from(BranchEq), 0x80, u8::from(Halt)])
            .unwrap();
        sys.cpu.pc = 0x1000;
        sys.run();
        assert_hex!(sys.cpu.pc, 0x0F83, "wrong PC after max backward branch");
        sys.test_asm(
            "
                beq 0x01
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0104, "forward branch not taken");
        sys.test_asm(
            "
                beq 0x01
                halt
                beq 0xFD",
        );
        assert_hex!(sys.cpu.pc, 0x0103, "backward branch not taken");
        sys.test_asm(
            "
                beq 0x01
                halt
                inc a
                beq 0xFC",
        );
        assert_hex!(sys.cpu.pc, 0x0107, "backward branch taken");
        sys.test_asm(
            "
                inc a
                beq 0x01
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0104, "forward branch taken");
    }

    #[test]
    fn bmi() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld a, 0x7F
                bmi 0x01
                halt
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0105, "branch taken");
        sys.test_asm(
            "
                ld a, 0x80
                bmi 0x01
                halt
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0106, "branch not taken");
    }

    #[test]
    fn bne() {
        let mut sys = System::default();
        sys.cpu.flags.zero = true;
        sys.test_asm(
            "
                bne 0x01
                halt
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0103, "branch taken");
        sys.test_asm(
            "
                inc a
                bne 0x01
                halt
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0105, "branch not taken");
    }

    #[test]
    fn bpl() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld a, 0x80
                bpl 0x01
                halt
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0105, "branch taken");
        sys.test_asm(
            "
                ld a, 0x7F
                bpl 0x01
                halt
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0106, "branch not taken");
    }

    #[test]
    fn bra() {
        let mut sys = System::default();
        sys.cpu.flags.zero = true;
        sys.test_asm(
            "
                bra 0x01
                halt
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0104, "branch not taken");
    }

    #[test]
    fn call() {
        let mut sys = System::default();
        sys.cpu.regs.set16(SP, 0x0200);
        sys.test_asm(
            "
                call SUBR
                halt
            SUBR:
                ld a, 0xFF
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0107, "wrong PC");
        assert_hex!(sys.cpu.regs.get(A), 0xFF, "wrong A");
        assert_hex!(sys.peek_mem(0x0200), 0x01, "wrong high byte on stack");
        assert_hex!(sys.peek_mem(0x01FF), 0x03, "wrong low byte on stack");
        assert_hex!(sys.cpu.regs.get16(SP), 0x01FE, "wrong SP");
    }

    #[test]
    fn clc() {
        let mut sys = System::default();
        sys.cpu.flags.carry = true;
        sys.test_asm(
            "
                clc",
        );
        assert_eq!(sys.cpu.flags.carry, false, "carry not cleared");
    }

    #[test]
    fn cmp() {
        let mut sys = System::default();
        sys.cpu.flags.zero = false;
        sys.cpu.flags.carry = false;
        sys.test_asm(
            "
                ld a, 0x01
                cmp a, 0x01
                halt",
        );
        assert_eq!(sys.cpu.flags.carry, true, "carry clear: equal cmp");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero clear: equal cmp");
        sys.test_asm(
            "
                ld a, 0x03
                cmp a, 0x07
                halt",
        );
        assert_eq!(sys.cpu.flags.carry, false, "carry set: cmp with borrow");
        assert_eq!(
            sys.cpu.flags.negative, true,
            "negative clear: negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero set: unequal cmp");
        sys.test_asm(
            "
                ld a, 0x07
                cmp a, 0x03
                halt",
        );
        assert_eq!(sys.cpu.flags.carry, true, "carry clear: cmp with no borrow");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero set: unequal comparison");
        sys.test_asm(
            "
                ld gh, 0xFF03
                cmp gh, 0xFF03
                halt",
        );
        assert_eq!(sys.cpu.flags.carry, true, "carry clear: equal cmp");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero clear: equal cmp");
        sys.test_asm(
            "
                ld ab, 0x0003
                cmp ab, 0x0007
                halt",
        );
        assert_eq!(sys.cpu.flags.carry, false, "carry set: cmp with borrow");
        assert_eq!(
            sys.cpu.flags.negative, true,
            "negative clear: negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero set: unequal cmp");
        sys.test_asm(
            "
                ld cd, 0x0107
                cmp cd, 0x0103
                halt",
        );
        assert_eq!(sys.cpu.flags.carry, true, "carry clear: cmp with no borrow");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero set: unequal cmp");
        sys.test_asm(
            "
                ld cd, 0xFFFF
                cmp a, 0x00 ; test we clear operand high byte properly
                halt",
        );
        assert_eq!(sys.cpu.flags.carry, true, "carry clear: cmp with no borrow");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero clear: equal cmp");
    }

    #[test]
    fn dec() {
        let mut sys = System::default();
        sys.test_asm(
            "
                dec a
                halt",
        );
        assert_hex!(sys.cpu.regs.get(A), 0xFF, "wrong A");
        assert_eq!(
            sys.cpu.flags.negative, true,
            "negative clear: negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero set: dec to non-zero");
        sys.test_asm(
            "
                ld sp, 0xFF01
                dec sp
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(SP), 0xFF00, "wrong SP");
        assert_eq!(
            sys.cpu.flags.negative, true,
            "negative clear: negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero set: dec to non-zero");
        sys.test_asm(
            "
                ld a, 0x01
                dec a
                halt",
        );
        assert_hex!(sys.cpu.regs.get(A), 0x00, "wrong A");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero clear: dec to zero");
        sys.test_asm(
            "
                ld ef, 0x0001
                dec ef
                halt",
        );
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero clear: dec to zero");
    }

    #[test]
    fn cmp16() {
        let mut sys = System::default();
        sys.cpu.flags.zero = false;
        sys.cpu.flags.carry = false;
        sys.test_asm(
            "
                ld ab, 0x0201
                cmp ab, 0x0201
                halt",
        );
        assert_eq!(sys.cpu.flags.carry, true, "carry clear: equal cmp");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero clear: equal cmp");
    }

    #[test]
    fn dec_nn() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld a, 0x02
                ld 0x0010, a
                dec (0x0010)
                halt",
        );
        assert_hex!(sys.mem.get(0x0010), 0x01, "wrong memory contents");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero set: dec to non-zero");
        sys.test_asm(
            "
                dec (0x0010)
                halt",
        );
        assert_hex!(sys.mem.get(0x0010), 0x00, "wrong memory contents");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero clear: dec to zero");
    }

    #[test]
    fn dec_rr() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld a, 0x02
                ld ef, 0x0010
                ld (ef), a
                dec (ef)
                halt",
        );
        assert_hex!(sys.mem.get(0x0010), 0x01, "wrong memory contents");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero set: dec to non-zero");
        sys.test_asm(
            "
                dec (ef)
                halt",
        );
        assert_hex!(sys.mem.get(0x0010), 0x00, "wrong memory contents");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero clear: dec to zero");
    }

    #[test]
    fn halt() {
        let mut sys = System::default();
        sys.test_asm("halt");
        assert!(sys.cpu.halt, "not halted");
        assert_hex!(sys.cpu.pc, 0x0101, "wrong PC");
    }

    #[test]
    fn inc() {
        let mut sys = System::default();
        sys.test_asm(
            "
                inc d
                halt",
        );
        assert_hex!(sys.cpu.regs.get(D), 0x01, "wrong D");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero set: inc to non-zero");
        sys.test_asm(
            "
                inc ab
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(AB), 0x0001, "wrong AB");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero set: inc to non-zero");
        sys.test_asm(
            "
                ld a, 0xFF
                inc a
                halt",
        );
        assert_hex!(sys.cpu.regs.get(A), 0x00, "wrong A");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero clear: inc to zero");
        sys.test_asm(
            "
                ld ab, 0xFFFF
                inc ab
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(AB), 0x0000, "wrong AB");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero clear: inc to zero");
        sys.test_asm(
            "
                ld sp, 0xFFFF
                inc sp
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(SP), 0x0000, "wrong SP");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero clear: inc to zero");
    }

    #[test]
    fn inc_nn() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld a, 0xFE
                ld 0x0010, a
                inc (0x0010)
                halt",
        );
        assert_hex!(sys.mem.get(0x0010), 0xFF, "wrong memory contents");
        assert_eq!(
            sys.cpu.flags.negative, true,
            "negative clear: negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero set: inc to non-zero");
        sys.test_asm(
            "
                inc (0x0010)
                halt",
        );
        assert_hex!(sys.mem.get(0x0010), 0x00, "wrong memory contents");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero clear: inc to zero");
    }

    #[test]
    fn inc_rr() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld a, 0xFE
                ld cd, 0x0010
                ld (cd), a
                inc (cd)
                halt",
        );
        assert_hex!(sys.mem.get(0x0010), 0xFF, "wrong memory contents");
        assert_eq!(
            sys.cpu.flags.negative, true,
            "negative clear: negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero set: inc to non-zero");
        sys.test_asm(
            "
                inc (cd)
                halt",
        );
        assert_hex!(sys.mem.get(0x0010), 0x00, "wrong memory contents");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero clear: inc to zero");
    }

    #[test]
    fn jmp() {
        let mut sys = System::default();
        sys.cpu.flags.zero = true;
        sys.test_asm(
            "
                jmp LABEL
                halt
            LABEL:
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0105, "jump not taken");
    }

    #[test]
    fn ld_imm8() {
        let mut sys = System::default();
        sys.cpu.flags.zero = true;
        sys.test_asm(
            "
                ld a, 0xFF
                halt",
        );
        assert_hex!(sys.cpu.regs.get(A), 0xFF, "wrong A");
        assert_eq!(
            sys.cpu.flags.negative, true,
            "negative clear: negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero not cleared");
        assert_hex!(sys.cpu.pc, 0x0103, "wrong PC");
        sys.cpu.flags.zero = false;
        sys.test_asm(
            "
                ld a, 0x00
                halt",
        );
        assert_hex!(sys.cpu.regs.get(A), 0x00, "wrong A");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero not set");
        assert_hex!(sys.cpu.pc, 0x0103, "wrong PC");
    }

    #[test]
    fn ld_imm16() {
        let mut sys = System::default();
        sys.cpu.flags.zero = true;
        sys.test_asm(
            "
                ld ab, 0xA0C0
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(AB), 0xA0C0, "wrong AB");
        assert_eq!(
            sys.cpu.flags.negative, true,
            "negative clear: negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero not cleared");
        assert_hex!(sys.cpu.pc, 0x0104, "wrong PC");
        sys.cpu.flags.zero = false;
        sys.test_asm(
            "
                ld sp, 0x0000
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(SP), 0x0000, "wrong SP");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero not set");
        assert_hex!(sys.cpu.pc, 0x0104, "wrong PC");
    }

    #[test]
    fn ld_indexed() {
        let mut sys = System::default();
        sys.cpu.flags.zero = true;
        sys.test_asm(
            "
                ld cd, LABEL
                ld a, (cd+0x02)
                halt
            LABEL: data 0x01, 0x02, 0xFF
            ",
        );
        assert_hex!(sys.cpu.regs.get(A), 0xFF, "wrong A");
        assert_eq!(
            sys.cpu.flags.negative, true,
            "negative clear: negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero not cleared");
    }

    #[test]
    fn ld_indirect() {
        let mut sys = System::default();
        sys.cpu.flags.zero = true;
        sys.test_asm(
            "
                ld a, 0xFF
                ld 0x0100, a
                ld cd, 0x0100
                ld b, (cd)
                ld sp, 0x0100
                ld c, (sp)
                halt",
        );
        assert_hex!(sys.cpu.regs.get(B), 0xFF, "wrong B");
        assert_hex!(sys.cpu.regs.get(C), 0xFF, "wrong C");
        assert_eq!(
            sys.cpu.flags.negative, true,
            "negative clear: negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero not cleared");
        sys.cpu.flags.zero = false;
        sys.test_asm(
            "
                ld c, 0xFF
                ld a, 0x01
                ld b, 0x00
                ld 0x0100, b
                ld c, (ab)
                halt",
        );
        assert_hex!(sys.cpu.regs.get(C), 0x00, "wrong C");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero not set");
    }

    #[test]
    fn ld_reg() {
        let mut sys = System::default();
        sys.cpu.flags.zero = true;
        sys.test_asm(
            "
                ld a, 0xFF
                ld b, a
                ld cd, ab
                ld e, c
                halt",
        );
        assert_eq!(
            sys.cpu.flags.negative, true,
            "negative clear: negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero not cleared");
        assert_hex!(sys.cpu.regs.get(B), 0xFF, "wrong B");
        assert_hex!(sys.cpu.regs.get16(CD), 0xFFFF, "wrong CD");
        assert_hex!(sys.cpu.regs.get(E), 0xFF, "wrong E");
        sys.cpu.flags.zero = false;
        sys.cpu.regs.set(B, 0x00);
        sys.test_asm(
            "
                ld a, b
                halt",
        );
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero not set");
        assert_hex!(sys.cpu.regs.get(A), 0x00, "wrong A");
    }

    #[test]
    #[expect(clippy::arbitrary_source_item_ordering, reason = "logical ordering")]
    fn lsr() {
        use InstructionKind::Lsr;
        struct Case {
            name: &'static str,
            carry_in: bool,
            input: u8,
            shift: u8,
            output: u8,
            carry_out: bool,
        }
        let cases: &[Case] = &[
            Case {
                name: "shifts correctly",
                carry_in: false,
                input: 0xF0,
                shift: 0x04,
                output: 0x0F,
                carry_out: false,
            },
            Case {
                name: "clears carry",
                carry_in: true,
                input: 0x17,
                shift: 0x04,
                output: 0x01,
                carry_out: false,
            },
            Case {
                name: "sets carry",
                carry_in: false,
                input: 0x78,
                shift: 0x04,
                output: 0x07,
                carry_out: true,
            },
            Case {
                name: "min shift == 1",
                carry_in: false,
                input: 0x01,
                shift: 0x00,
                output: 0x00,
                carry_out: true,
            },
            Case {
                name: "max shift == 8",
                carry_in: false,
                input: 0xF1,
                shift: 0xFF,
                output: 0x00,
                carry_out: true,
            },
            Case {
                name: "shift 8, no carry",
                carry_in: true,
                input: 0x7F,
                shift: 0x08,
                output: 0x00,
                carry_out: false,
            },
            Case {
                name: "shift 8, carry",
                carry_in: false,
                input: 0xFF,
                shift: 0x08,
                output: 0x00,
                carry_out: true,
            },
        ];
        let mut sys = System::default();
        for case in cases {
            sys.cpu.flags.carry = case.carry_in;
            sys.cpu.regs.set(A, case.input);
            sys.test_prog(&[
                u8::from(Lsr),
                u8::from(ShiftReg {
                    shift: case.shift,
                    target: A,
                }),
            ]);
            assert_hex!(
                sys.cpu.regs.get(A),
                case.output,
                format!("{}: wrong A", case.name)
            );
            assert_eq!(
                sys.cpu.flags.carry,
                case.carry_out,
                "{}: carry not {}",
                case.name,
                if case.carry_out { "set" } else { "cleared" }
            );
            assert_eq!(
                sys.cpu.flags.negative,
                case.output & 0x80 != 0,
                "{}: negative not {}",
                case.name,
                if case.output & 0x80 != 0 {
                    "set"
                } else {
                    "cleared"
                }
            );
            assert_eq!(
                sys.cpu.flags.zero,
                case.output == 0,
                "{}: zero not {}",
                case.name,
                if case.output == 0 { "set" } else { "cleared" }
            );
        }
    }

    #[test]
    fn lsr16() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld ab, 0x8000
                lsr ab, 0x09
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(AB), 0x0040, "wrong AB");
    }

    #[test]
    fn lsr_reg() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld ab, 0x0100
                ld c, 0x01
                lsr ab, c
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(AB), 0x0080, "wrong AB");
    }

    #[test]
    fn nop() {
        let mut sys = System::default();
        sys.test_asm(
            "
                nop
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0102, "wrong PC");
    }

    #[test]
    fn pop() {
        let mut sys = System::default();
        sys.mem.load(0xBFFD, &[0x01, 0x02, 0x03]).unwrap();
        sys.test_asm(
            "
                ld sp, 0xBFFC
                pop gh
                ld b, 0x00
                pop b
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(SP), 0xBFFF, "wrong SP");
        assert_hex!(sys.cpu.regs.get16(GH), 0x0102, "wrong GH");
        assert_hex!(sys.cpu.regs.get(B), 0x03, "wrong B");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero not cleared");
        sys.mem.load(0xBFFE, &[0x00, 0x00]).unwrap();
        sys.test_asm(
            "
                ld sp, 0xBFFD
                ld gh, 0x0001
                pop gh
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(SP), 0xBFFF, "wrong SP");
        assert_hex!(sys.cpu.regs.get16(GH), 0x0000, "wrong GH");
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative set: non-negative result"
        );
        assert_eq!(sys.cpu.flags.zero, true, "zero not set");
    }

    #[test]
    fn pop_ps() {
        let mut sys = System::default();
        sys.mem.load(0xBFFC, &[0x80, 0x03, 0x02, 0x01]).unwrap();
        sys.cpu.flags.zero = false;
        sys.cpu.flags.carry = false;
        sys.test_asm(
            "
                ld sp, 0xBFFB
                pop ps
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(SP), 0xBFFC, "wrong SP");
        assert_eq!(sys.cpu.flags.carry, false, "carry set");
        assert_eq!(sys.cpu.flags.negative, true, "negative not set");
        assert_eq!(sys.cpu.flags.zero, false, "zero set");
        sys.test_asm(
            "
                pop ps
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(SP), 0xBFFD, "wrong SP");
        assert_eq!(sys.cpu.flags.carry, true, "carry not set");
        assert_eq!(sys.cpu.flags.negative, false, "negative set");
        assert_eq!(sys.cpu.flags.zero, true, "zero not set");
        sys.cpu.flags.zero = false;
        sys.test_asm(
            "
                pop ps
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(SP), 0xBFFE, "wrong SP");
        assert_eq!(sys.cpu.flags.carry, false, "carry not cleared");
        assert_eq!(sys.cpu.flags.negative, false, "negative set");
        assert_eq!(sys.cpu.flags.zero, true, "zero not set");
        sys.cpu.flags.zero = true;
        sys.test_asm(
            "
                pop ps
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(SP), 0xBFFF, "wrong SP");
        assert_eq!(sys.cpu.flags.carry, true, "carry not set");
        assert_eq!(sys.cpu.flags.negative, false, "negative set");
        assert_eq!(sys.cpu.flags.zero, false, "zero not cleared");
    }

    #[test]
    fn ps_is_correctly_deccoded() {
        let flags = Flags {
            carry: true,
            negative: true,
            zero: true,
        };
        assert_eq!(Flags::from(0x83), flags);
    }

    #[test]
    fn ps_is_correctly_encoded() {
        let flags = Flags {
            carry: true,
            negative: true,
            zero: true,
        };
        assert_eq!(u8::from(flags), 0x83);
    }

    #[test]
    fn push() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld sp, 0xBFFF
                ld a, 0xFF
                push a
                ld cd, 0xCAFE
                push cd
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(SP), 0xBFFC, "wrong SP");
        assert_hex!(sys.mem.get(0xBFFF), 0xFF, "wrong stack value for A");
        assert_hex!(sys.mem.get(0xBFFE), 0xFE, "wrong stack value for D");
        assert_hex!(sys.mem.get(0xBFFD), 0xCA, "wrong stack value for C");
    }

    #[test]
    fn push_ps() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld sp, 0xBFFF
                sec
                inc a
                dec a
                push ps
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(SP), 0xBFFE, "wrong SP");
        assert_hex!(sys.mem.get(0xBFFF), 0x03, "wrong PS value on stack");
    }

    #[test]
    fn ret() {
        let mut sys = System::default();
        sys.cpu.regs.set16(SP, 0x0200);
        sys.test_asm(
            "
                call SUBR
                inc a
                halt
            SUBR:
                ld a, 0x01
                ret",
        );
        assert_hex!(sys.cpu.pc, 0x0105, "wrong PC");
        assert_hex!(sys.cpu.regs.get(A), 0x02, "wrong A");
        assert_hex!(sys.cpu.regs.get16(SP), 0x0200, "wrong SP");
    }

    #[test]
    fn rti() {
        let mut sys = System::default();
        sys.cpu.regs.set16(SP, 0x01FB);
        sys.cpu.flags.carry = false;
        // set up trap stack frame
        sys.mem.load(0x01FC, &[0x02, 0x01, 0x02, 0x01]).unwrap();
        sys.test_asm(
            "
                bra TRAP_1
                halt
                org 0x0110
            TRAP_1:
                rti",
        );
        assert_hex!(sys.cpu.pc, 0x0103, "wrong PC");
        assert_eq!(sys.cpu.flags.carry, true, "flags not restored");
        assert_hex!(sys.cpu.regs.get16(SP), 0x01FF, "wrong SP");
    }

    #[test]
    fn sec() {
        let mut sys = System::default();
        sys.cpu.flags.carry = false;
        sys.test_asm(
            "
                sec",
        );
        assert_eq!(sys.cpu.flags.carry, true, "carry not set");
    }

    #[test]
    fn store_direct() {
        let mut sys = System::default();
        sys.cpu.regs.set(A, 0xFF);
        sys.cpu.flags.negative = false;
        sys.test_asm(
            "
                ld 0xBEEF, a
                halt",
        );
        let value = sys.mem.get(0xBEEF);
        assert_eq!(sys.cpu.flags.negative, false, "negative set");
        assert_hex!(value, 0xFF, "wrong mem value");
    }

    #[test]
    fn store_indexed() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld ef, 0xBAB0
                ld a, 0xFF
                ld (ef+0x0E), a
                halt",
        );
        let value = sys.mem.get(0xBABE);
        assert_hex!(value, 0xFF, "wrong mem value");
    }

    #[test]
    fn store_indirect() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld ef, 0xBABE
                ld a, 0xFF
                ld (ef), a
                halt",
        );
        let value = sys.mem.get(0xBABE);
        assert_hex!(value, 0xFF, "wrong mem value");
    }

    #[test]
    fn store_indirect_imm() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld ef, 0xBABE
                ld (ef), 0xFF
                halt",
        );
        let value = sys.mem.get(0xBABE);
        assert_hex!(value, 0xFF, "wrong mem value");
    }

    #[test]
    #[expect(clippy::arbitrary_source_item_ordering, reason = "logical order")]
    fn sub() {
        use InstructionKind::Sub;
        struct Case {
            name: &'static str,
            carry_in: bool,
            minuend: u8,
            subtrahend: u8,
            output: u8,
            carry_out: bool,
        }
        let cases: &[Case] = &[
            Case {
                name: "!borrow in, zero out",
                carry_in: false,
                minuend: 0x02,
                subtrahend: 0x01,
                output: 0x00,
                carry_out: true,
            },
            Case {
                name: "borrow in, zero out",
                carry_in: true,
                minuend: 0xFF,
                subtrahend: 0xFF,
                output: 0x00,
                carry_out: true,
            },
            Case {
                name: "carry clears",
                carry_in: true,
                minuend: 0x01,
                subtrahend: 0x02,
                output: 0xFF,
                carry_out: false,
            },
            Case {
                name: "carry affects result",
                carry_in: false,
                minuend: 0x7F,
                subtrahend: 0x00,
                output: 0x7E,
                carry_out: true,
            },
            Case {
                name: "high bit, no borrow",
                carry_in: true,
                minuend: 0x81,
                subtrahend: 0x01,
                output: 0x80,
                carry_out: true,
            },
            Case {
                name: "two high bits",
                carry_in: true,
                minuend: 0x80,
                subtrahend: 0x80,
                output: 0x00,
                carry_out: true,
            },
            Case {
                name: "ordinary subtract",
                carry_in: true,
                minuend: 0x46,
                subtrahend: 0x12,
                output: 0x34,
                carry_out: true,
            },
            Case {
                name: "zero sets zero",
                carry_in: true,
                minuend: 0xFF,
                subtrahend: 0xFF,
                output: 0x00,
                carry_out: true,
            },
            Case {
                name: "nonzero clears zero",
                carry_in: false,
                minuend: 0x03,
                subtrahend: 0x01,
                output: 0x01,
                carry_out: true,
            },
        ];
        let mut sys = System::default();
        for case in cases {
            sys.cpu.flags.carry = case.carry_in;
            sys.cpu.flags.zero = true;
            sys.cpu.regs.set(A, case.minuend);
            sys.test_prog(&[u8::from(Sub(A)), case.subtrahend]);
            assert_hex!(
                sys.cpu.regs.get(A),
                case.output,
                format!("{}: wrong A", case.name)
            );
            assert_eq!(
                sys.cpu.flags.carry,
                case.carry_out,
                "{}: carry not {}",
                case.name,
                if case.carry_out { "set" } else { "cleared" }
            );
            assert_eq!(
                sys.cpu.flags.negative,
                case.output & 0x80 != 0,
                "{}: negative not {}",
                case.name,
                if case.output & 0x80 != 0 {
                    "set"
                } else {
                    "cleared"
                }
            );
            assert_eq!(
                sys.cpu.flags.zero,
                case.output == 0,
                "{}: zero not {}",
                case.name,
                if case.output == 0 { "set" } else { "cleared" }
            );
        }
    }

    #[test]
    fn sub16() {
        let mut sys = System::default();
        sys.test_asm(
            "
                sec
                ld ab, 0x0202
                sub ab, 0x0101
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(AB), 0x0101, "wrong AB");
    }

    #[test]
    fn testbits_reg() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld a, 0x01
                ld h, 0x10
                test a, h
                halt",
        );
        assert_hex!(sys.cpu.regs.get(A), 0x01, "A affected");
        assert_eq!(sys.cpu.flags.zero, true, "zero clear: zero result");
        sys.test_asm(
            "
                ld gh, 0x0101
                ld ef, 0x1001
                test gh, ef
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(GH), 0x0101, "GH affected");
        assert_eq!(sys.cpu.flags.zero, false, "zero set: non-zero result");
    }

    #[test]
    fn testbits_imm() {
        let mut sys = System::default();
        sys.test_asm(
            "
                ld ab, 0xFFF0
                ld h, 0x00 ; set zero flag
                test ab, 0x0A01
                halt",
        );
        assert_hex!(sys.cpu.regs.get16(AB), 0xFFF0, "AB affected");
        assert_eq!(sys.cpu.flags.zero, false, "zero set: non-zero result");
        sys.test_asm(
            "
                ld a, 0xF0
                test a, 0x01
                halt",
        );
        assert_hex!(sys.cpu.regs.get(A), 0xF0, "A affected");
        assert_eq!(sys.cpu.flags.zero, true, "zero clear: zero result");
    }

    #[test]
    fn trap() {
        let mut sys = System::default();
        sys.cpu.regs.set16(SP, 0x0200);
        // trap vector 0x02 points to TRAP_1
        sys.mem.load(0x0004, &[0x10, 0x01]).unwrap();
        sys.cpu.flags.carry = true;
        sys.test_asm(
            "
                trap 0x02
                halt
                org 0x0110
            TRAP_1:
                halt",
        );
        assert_hex!(sys.cpu.pc, 0x0111, "wrong PC");
        assert_hex!(sys.peek_mem(0x0200), 0x01, "wrong high byte on stack");
        assert_hex!(sys.peek_mem(0x01FF), 0x02, "wrong low byte on stack");
        assert_hex!(sys.peek_mem(0x01FE), 0x01, "wrong flags on stack");
        assert_hex!(sys.peek_mem(0x01FD), 0x02, "wrong trap code");
        assert_hex!(sys.cpu.regs.get16(SP), 0x01FC, "wrong SP");
    }

    #[test]
    fn zero_and_negative_flags() {
        let mut sys = System::default();
        assert_eq!(
            sys.cpu.flags.negative, false,
            "negative flag wrongly initialised"
        );
        assert_eq!(sys.cpu.flags.zero, false, "zero flag wrongly initialised");
        sys.test_asm(
            "
                dec a
                halt",
        ); // a = -1
        assert_eq!(sys.cpu.flags.negative, true, "negative flag not set");
        assert_eq!(sys.cpu.flags.zero, false, "zero flag set after dec");
        sys.test_asm(
            "
                inc a
                halt",
        ); // a = 0
        assert_eq!(sys.cpu.flags.negative, false, "negative flag set");
        assert_eq!(sys.cpu.flags.zero, true, "zero flag clear after inc");
        sys.test_asm(
            "
                inc a
                halt",
        ); // a = 1
        assert_eq!(sys.cpu.flags.negative, false, "negative flag set");
        assert_eq!(sys.cpu.flags.zero, false, "zero flag set after inc");
        sys.test_asm(
            "
                dec a
                halt",
        ); // a = 0
        assert_eq!(sys.cpu.flags.negative, false, "negative flag set");
        assert_eq!(sys.cpu.flags.zero, true, "zero flag clear after dec");
    }
}
