module lab3_reg (Q, D, L, R, clk);
parameter N = 32;
output reg [N-1: 0]Q;
input [N-1: 0]D;
input L;
input R; 
input clk;

always @(posedge clk or posedge R)
begin 

	if(R)
	Q<= 0;
	else if (L)
	Q<= D;
	else 
	Q<= Q;
	end
Endmodule
