Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4f5cc5955aeb4fb696772c0ad654913a --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot test_cache_wrapper_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.test_cache_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "test_cache_wrapper_time_synth.sdf", for root module "test_cache_wrapper".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "test_cache_wrapper_time_synth.sdf", for root module "test_cache_wrapper".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT4
Compiling module xil_defaultlib.Cache_bus_M_to_S
Compiling module xil_defaultlib.test_cache_Cache_bus_M_to_S_0_0
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.Cache_bus_M_to_S_peer
Compiling module xil_defaultlib.test_cache_Cache_bus_M_to_S_peer...
Compiling module xil_defaultlib.test_cache
Compiling module xil_defaultlib.test_cache_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cache_wrapper_time_synth
