# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../main.srcs/sim_1/imports/imports" --include "../../../../main.gen/sources_1/ip/clk_wiz_0" --include "../../../../main.gen/sources_1/ip/clk_wiz_1" \
"../../../../main.gen/sources_1/ip/bicubic_2x_buffer/sim/bicubic_2x_buffer.v" \
"../../../../main.gen/sources_1/ip/bicubic_raw_cache/sim/bicubic_raw_cache.v" \
"../../../../../../rtl-srcs/utils/bicubic/bicubic_core.v" \
"../../../../../../rtl-srcs/system/video/proc/bicubic/bicubic_top.v" \
"../../../../../../rtl-srcs/system/video/proc/bicubic/bicubic_top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
