-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
-- Date        : Sat Nov  2 20:00:41 2024
-- Host        : Zhan_Laptop running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top load4 -prefix
--               load4_ load4_sim_netlist.vhdl
-- Design      : load4
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcpg236-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load4_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
end load4_blk_mem_gen_mux;

architecture STRUCTURE of load4_blk_mem_gen_mux is
  signal sel_pipe : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(0),
      I1 => ram_douta(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(10),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(11),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(12),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(13),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(14),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(15),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(15)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(1),
      I1 => ram_douta(1),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(1)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(2),
      I1 => ram_douta(2),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(3),
      I1 => ram_douta(3),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(4),
      I1 => ram_douta(4),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(5),
      I1 => ram_douta(5),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(6),
      I1 => ram_douta(6),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(7),
      I1 => ram_douta(7),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(8),
      I1 => ram_douta(8),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAC"
    )
        port map (
      I0 => DOADO(9),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe_d1(1),
      I3 => sel_pipe_d1(0),
      O => douta(9)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load4_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end load4_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of load4_blk_mem_gen_prim_wrapper_init is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"B4D175D5DBFFFFFFFFFFFFFFFFBEF3FFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFF",
      INITP_01 => X"4FFFFFFFFFFFFFFFAF9857EB7BFFFFFFFFFFFFFF5333A8AE6FFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFDBEEEADDCDFFFFFFFFFFFFFF86B56DABBFFFFFFFFFFFFFFF515AF8B6",
      INITP_03 => X"FFF6C29EFFFFFFFFFFFFFFA2F9DDBD9FFFFFFFFFFFFFFF4BFFBEFBEDFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFF9BFFEE4A5FFFFFFFFFFFFFFF75FFBB7DEFFFFFFFFFFFFFFF77",
      INITP_05 => X"FFFFFFF7FFFFFDFFFFFFFFFFFFFFFFFDF9EFE88FFFFFFFFFFFFFFFC3FFFF95CF",
      INITP_06 => X"FFFBFBFFE4FFFFFFFFFFFFFFFFFFFBFFFDFFFFFFFFFFFFFCFFFF25FEFFFFFFFF",
      INITP_07 => X"EEFFFFFFFFFFFFFFFFFFF7F7C97FFFFFFFFFFFFFFFFFFFFFD37FFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFD3BFFDFF7FFFFFFFFFFFFFFF9BFEFFB1FFFFFFFFFFFFFFFFBBFFFE",
      INITP_09 => X"EEFF3D96FFFFFFFFFFFFFF3F99FBFFC27FFFFFFFFFFFFFBFBF9AFFD07FFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFA9377FB66FFFFFFFFFFFFFF83A89F777CF9FFFFFFFFFF7FEB",
      INITP_0B => X"FFFFF7F290000DBFFFFFFFFFFFFFF7ED001255A6FFFFFFFFFFFFF76A480CFC6E",
      INITP_0C => X"EBC7FF9DFFFFFFFFFFFFFFDFF5C3FFFFFFFFFFFFFFFFFFFFEE70FBFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFB7F7FFFFFFFFFFFFFFFFFFFFDFCCE3FFFFF7FFFFFFFFFFFF2F",
      INITP_0E => X"FFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFEDFFF7FFFFFFFFFFFFEFFF7FFF7BB",
      INITP_0F => X"F3FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFDFFFFFFFFFFFFFBFFFFFFFFBFFFFFFF",
      INIT_00 => X"4727682769692869494968686848484748484848484848484848484848484848",
      INIT_01 => X"2A8B6A496969890869696908AA6907AA89C78A29E86A6A496908692828698A29",
      INIT_02 => X"4848484848484848484848484848484848484848484848484848484848484848",
      INIT_03 => X"4727072707488948494948484848484748484848484848484848484848484848",
      INIT_04 => X"080889288927898948C6CB28486907E6890728080CA769282827A907A9276949",
      INIT_05 => X"4848484848484848484848484848484848484848484848484848484848484848",
      INIT_06 => X"27A9E6CA89C64869494948484848484848484848484848484848484848484848",
      INIT_07 => X"CAA58868E6A8C5E627EAC6270A430A67C588474885AA854827E9E588C568E668",
      INIT_08 => X"4848484848484848484848484848484848484848484848484848484848484848",
      INIT_09 => X"DE3FA96428698907484848484848484848484848484848484848484848484848",
      INIT_0A => X"E5A89B5EE5BBBF1DC5DD68475B6BD93E9EFC66BCE91AACC5467AA89B3E5F27DD",
      INIT_0B => X"4848484848484848484848484848484848484848484848484848484848484848",
      INIT_0C => X"0AFACAA989E72869484848484848484848484848484848484848484848484848",
      INIT_0D => X"26BCC87A8646251DA8DDC5061EA409E5C39EA39FC4FF77C81D5E05DCE91A2627",
      INIT_0E => X"4848484848484848484848484848484848484848484848484848484848484848",
      INIT_0F => X"7CFFC68527074828484848484848484848484848484848484848484848484848",
      INIT_10 => X"9BC942DF62FCDC3EA4DFFE1E9F845FDC5D1C053E269B6B5A05DC05DF3A7F06BD",
      INIT_11 => X"4848484848484848484848484848484848484848484848484848484848484848",
      INIT_12 => X"48BD688948276969484848484848484848484848484848484848484848484848",
      INIT_13 => X"277B0A1A2AC887FD677C2748DD889CC96A4687FD06BF43C946DC46BC679C2827",
      INIT_14 => X"4848484848484848484848484848484848484848484848482828282828484848",
      INIT_15 => X"683FE6E68948E748484848484848484848484848484848484848484848484848",
      INIT_16 => X"2869FE9F27FE1E7F277F68C65F065FFD3E1E06FD68BDA9C526BFA49F06BFC628",
      INIT_17 => X"4848484848484848484848484848484848484848484848480707282828284848",
      INIT_18 => X"4747484848486869484848484848484848484848484848484848484848484848",
      INIT_19 => X"286928486827278948E689074706A8E526FF270648E688470627C9C5EA69C628",
      INIT_1A => X"484848484848484848484848484848484848484848484848E769753438C66928",
      INIT_1B => X"4848484848484868484848484848484848484848484848484848484848484848",
      INIT_1C => X"49496948476CCD2727EAA5A93EC8629F26DD1E1E5F48FE27DFBCDDC90627A989",
      INIT_1D => X"484848484848484848484848484848484848484848484848285448D6C6B689E7",
      INIT_1E => X"6868684848484848484848484848484848484848484848484848484848484848",
      INIT_1F => X"28286969882FD1A9068988479C6645FB05262AEEFEC55FC54FED7B47684869E7",
      INIT_20 => X"484848484848484848484848484848484848484848484848D62807079569F3EB",
      INIT_21 => X"8989896969484848484848484848484848484848484848484848484848484848",
      INIT_22 => X"484848484768A92788C5A906BF5A3D3DE55E1E1E3FA99CA8DFD9FFE5670648CA",
      INIT_23 => X"48484848484848484848484848484848484848484848484854AA4869E7AA5407",
      INIT_24 => X"AAAAAA8A69696969484848484848484848484848484848484848484848484848",
      INIT_25 => X"2848276868062789274827E61E2626FCE57FC5E647439FC5E588DD26C9484849",
      INIT_26 => X"4848484848484848484848484848484848484848484848484854C6AA28958907",
      INIT_27 => X"ABABAA8A8A696969484848484848484848484848484848484848484848484848",
      INIT_28 => X"494848484789CA078A4907CB1FA9475F46FDFDDF5CEAFE6806A93B2B8928AB4A",
      INIT_29 => X"4848484848484848484848484848484848484848484848486969B613D6E72848",
      INIT_2A => X"8B8B8A8A6A494949494848484848484848484848484848484848484848484848",
      INIT_2B => X"28284869894CCEAA296AECC8CB288968A927EAC6A9A52BA588A52BC6084AAC2A",
      INIT_2C => X"484848484848484848484848484848484848484848484848AA2828AA48AAE728",
      INIT_2D => X"8B8A6A6A49494949494848482848484848484848484848484848484848484848",
      INIT_2E => X"282848692869CB296A8BAC6B8B4A698A0668EA8907CAC68928484829AB8B6B4B",
      INIT_2F => X"48484848484848484848484848484848484848484848484848284807E7484848",
      INIT_30 => X"4868078948484807890707684848692748484848484848484848484848484848",
      INIT_31 => X"496A6A4A4A4A4929296AAB29AB296969E9E84AE8E7AAE74929284889A9AA8AE8",
      INIT_32 => X"484848484848484848484848484848484949494969494949492828080807E7C7",
      INIT_33 => X"89286948F2371389078989282748484848484848484848484848484848484848",
      INIT_34 => X"2949898A694A29296A694949296A2928A9282908AAAE89482869694848486948",
      INIT_35 => X"4848484848484848484848484848484848484848494949496968686868684848",
      INIT_36 => X"8907AA332B914C33682748486889284848484848484848484848484848484848",
      INIT_37 => X"2969C9C9A989492907AA07AA29E80869E8884807AACECA4748694828696968A9",
      INIT_38 => X"48484848484848484848484848484848474748484848484868888888A8A88888",
      INIT_39 => X"48891369C62B50A9748907682848484848484848484848484848484848484848",
      INIT_3A => X"4869A9A9A98969496927A94908088927A7A8880808CA6887C968482828282769",
      INIT_3B => X"4848484848484848484848484848484867674747272728284848686969696969",
      INIT_3C => X"28AA130B07C60B27748907892848274848484848484848484848484848484848",
      INIT_3D => X"474748284848484847EAB127CA6847C847A98948E7272788A8478948E7484949",
      INIT_3E => X"4848484848484848484848484848484867674727272727272828484829292909",
      INIT_3F => X"48486934CA484875480768686969286948484848484848484848484848484848",
      INIT_40 => X"472808082868684849E769E9B8D54FA807682748270707274727892828AA49E7",
      INIT_41 => X"4848484848484848484848484848484849684848282727272727484848292929",
      INIT_42 => X"89C6896913D63489288969284848698948484848484848484848484848484848",
      INIT_43 => X"2829092969A9892929A7AE77B752714928892748272807E648274808484807EB",
      INIT_44 => X"4848484848484848484848484848484829494949484868674747686868484868",
      INIT_45 => X"17AA2869284889276C6907694848480748484848484848484848484848484848",
      INIT_46 => X"09294989CACA8A2929CB33D892734A0B690B896807074827272829296A282CB9",
      INIT_47 => X"484848484848484848484848484848482A4A6A49496888684727486848484869",
      INIT_48 => X"6D28288948284848484848484848484848484848484848484848484848484848",
      INIT_49 => X"4AF0B1F2D1D191727194F5767613ACEB29496928292828686808E98BC71312D5",
      INIT_4A => X"484848484848484848484848484848480A4A6A694968684828E8280828294989",
      INIT_4B => X"2C89894828484828484848484848484848484848484848484848484848484848",
      INIT_4C => X"D1B5F55636F5B51616B7B69757B6B3946AAB8A292929298A282AEAA86DD535F4",
      INIT_4D => X"484848484848484848484848484848480849696848486848A7E90849CB6AEBF2",
      INIT_4E => X"6928282848692827484848484848484848484848484848484848484848484848",
      INIT_4F => X"35D856D5F22F6FD43596769777781718F6742FCA4929E849ABC9A8EC1AD77551",
      INIT_50 => X"48484848484848484848484848484848E7476748284888680809AAAEB1B57714",
      INIT_51 => X"8928484848E7E7AA484848484848484948484848484848484848484848484848",
      INIT_52 => X"96F40ECEB27595F616F6D53636977757D4355515B4D1EA68C74A4ACA1514F44B",
      INIT_53 => X"48484848484848484848484848484848064667472747888949E84C3394F5F8F7",
      INIT_54 => X"492869898948EB91484848484848494948484848484848484848484848484848",
      INIT_55 => X"16D6CEEBCFB6BAFC1CBA3837D43656563696B67514F4CFB02BAA07CDB315D2E9",
      INIT_56 => X"4848484848484848484848484848484806468727072868692929482F16122E72",
      INIT_57 => X"69494807080707CA484848484848494948484848484848484848484848484848",
      INIT_58 => X"FF9ACF0B921CDF1D7E7E7D5C9856D5B45635555535D7F3F39390D23A350E09EC",
      INIT_59 => X"4848484848484848484848484848484827878828E8286969E88A072BB97D79DD",
      INIT_5A => X"6949482869892807484848484848494948484848484848484848484848484848",
      INIT_5B => X"5EBF9DBD9DFEBE1B3CBDDE1F7D1A57F59437BD3F1B37AC6889E8086B92158B49",
      INIT_5C => X"4848484848484848484848484848484848888929E9298989282726E447692C58",
      INIT_5D => X"2828694828482869484848484848494948484848484848484848484848484848",
      INIT_5E => X"FD1C7C1EBC7B7C9CDCDC7C7D7DBE9C9BFE7C1C568C4BC84A09A809683597890A",
      INIT_5F => X"4848484848484848484848484848484849898929E929A9C9A906C886A44468B4",
      INIT_60 => X"4848696928484928070728486848484848484848484848484848484848484848",
      INIT_61 => X"49ABFC5C902F707D9D3F1E1EBD7CDE5B48484848890B48488948698968919989",
      INIT_62 => X"48484848484848484848484848484848484848696948486928EB072848284828",
      INIT_63 => X"2828282848484848896948484848484848484848484848484848484848484848",
      INIT_64 => X"69076ACBADB1EFAB89F2F5322BE64889A948484827896889893050892889AA48",
      INIT_65 => X"484848484848484848484848484848486969482828484828CA910B2869696989",
      INIT_66 => X"4889480748482848CA8948484848484848484848484848484848484848484848",
      INIT_67 => X"484869E7698D5108AAD1D452CD4808076927698907484827074C6C276969E789",
      INIT_68 => X"48484848484848484848484848484848486848284889AA69C64C28E668692828",
      INIT_69 => X"07494807E7284848896848484868484848484848484848484848484848484848",
      INIT_6A => X"4849AE0BCAA9AE2C28A9A94BCE2C8968A9696848274869682869694848486948",
      INIT_6B => X"4848484848484848484848484848484848484828484848288907E7EB89076969",
      INIT_6C => X"4928284807486948484848686848486848484848484848484848484848484848",
      INIT_6D => X"2807AA89EEEA288A6A690748CA48074748480727A96807284969694848694828",
      INIT_6E => X"48484848484848484848484848484848484848484828488969E7EB914C486907",
      INIT_6F => X"8908086948484848686868684827486848484848484848484848484848484848",
      INIT_70 => X"484807074C6828080869896868484889486948CAAECA074948C64848692C6948",
      INIT_71 => X"48484848484848484848484848484848482828696948AA0B282869EB48286948",
      INIT_72 => X"E78A890828484869696868684848484848484848484848484848484848484848",
      INIT_73 => X"8868072807088A0848688868484807E74748E628CA2808486907898907892848",
      INIT_74 => X"4848484848484848484848484848484868484848272748892889282727682807",
      INIT_75 => X"4871306928692848282848686948282848484848484848484848484848484848",
      INIT_76 => X"4767276807280829692768896948286927886827482889082889C72848486869",
      INIT_77 => X"4848484848484848484848484848484848484848484848484868276828482889",
      INIT_78 => X"69E7492828892807280728484869484848484848484848484848484848484848",
      INIT_79 => X"4827682869284828282828284848486847474868484848284948284828692807",
      INIT_7A => X"48484848484848484848484848484848484828484848684868074869480B8907",
      INIT_7B => X"490849482828E728282848694848280848484848484848484848484848484848",
      INIT_7C => X"69074848288907284828282848486868A9472768482828490869482828694848",
      INIT_7D => X"484848484848484848484848484848480769486968CA8DCA48890768076807AA",
      INIT_7E => X"2849492848482889282828482828282848484848484848484848484848484848",
      INIT_7F => X"2727AA49C7C70889684848484848484807074869480828494949082848280789",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addra(12),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \load4_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \load4_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \load4_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \load4_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"11490948012809690107012711CA012701270168014811EA096909680968222C",
      INIT_01 => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_02 => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_03 => X"012809690128012811AA09890128014809690989096909480928092811481149",
      INIT_04 => X"01680989098901280128094909490929096A0949010800E80128096909690107",
      INIT_05 => X"01680148010808C7316B18C8192900E701680168014809480148014809481128",
      INIT_06 => X"1169010701080969014801480989018909CA018909CA09CA09AA016801480169",
      INIT_07 => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_08 => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_09 => X"01280148010711EB32EF1A4C0189018911CA1A0B098909690949012809480928",
      INIT_0A => X"01270148012801280969118A09290108114A00E80949118A0949094911690108",
      INIT_0B => X"014919EB0949196A2129212900C7018901680148112811280948016801480948",
      INIT_0C => X"09490948096901070128098901480127228D01A91A6C012709CA018909AA0148",
      INIT_0D => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_0E => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_0F => X"018901A901682ACE4BD21A6D01890147014809CA014801480969012809480948",
      INIT_10 => X"0928096909691169116900E800C8114A08E9116B3A8F324E094900A709290948",
      INIT_11 => X"08E9092A00A742B04AB07415096A012801690928190819080928016801680168",
      INIT_12 => X"092801080969012809891A2C09CA09CA22CE012822AD09EA01AA11EB330F01A9",
      INIT_13 => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_14 => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_15 => X"014809EA01CA2AEE43D222EE126C01A9014809CA012701270969012809690948",
      INIT_16 => X"010709280928092909490909198B4AF109093A6F4B1121EC09290908114900E8",
      INIT_17 => X"08E9198B19AC3A4F210A18E90949012801690949190819080928016801680148",
      INIT_18 => X"1169092801280949012809AA122B012722CE01CA122B22AD09EA09EA22AD0148",
      INIT_19 => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_1A => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_1B => X"22EE4C133B7033703B912B0F1AAD0168124B228D01A901480169012809480928",
      INIT_1C => X"0107094909280929114A090900C8114A3A8F2A0D196B198B3A4E196A00E70929",
      INIT_1D => X"092A00C8114A31AD629120C96BD4016901890169092809280948014809481128",
      INIT_1E => X"09080969094909690128224C4BB201681A8D337001681A6C22AD0A0B01480189",
      INIT_1F => X"0948094809480948094809480948094809480948094809480948094809480948",
      INIT_20 => X"0148094809480148014809480128096909690107012809690148012809690969",
      INIT_21 => X"1AAE43D343D322CF4C1322EF126D0A0B1A4D122C014901480969094911490908",
      INIT_22 => X"190A4AB01129092819CA0948090808E96B954A924A9252D2218C00E801690127",
      INIT_23 => X"09093A6F6BB5637418CB52D34A9108C9092909691A0B016800C729EE298D18EC",
      INIT_24 => X"09081149094901290169120B120C2B1022EF1AAE128D0A2C018A122C122C11EB",
      INIT_25 => X"0148096901280969094801280948012801480948014801480969096901480148",
      INIT_26 => X"092809280948114800E711490928114911491169116911691148092811690908",
      INIT_27 => X"018A122C2B0F1A8D01EB1A6D126D2B0F01480189014809490949092811491149",
      INIT_28 => X"0888428F21AB09281168198A198A10E9216C4A714210212C00A9116A2A6C0188",
      INIT_29 => X"08E8192A422F529141EF63135B1229AC0929326D0968010721AB4AB14A71210C",
      INIT_2A => X"09081129090811AA014911CB2ACF1A8E1AAE122C2AEF22CF1A6D2ACE1A2C0149",
      INIT_2B => X"0908092809081149114809281169114909280928094811491149114809280928",
      INIT_2C => X"1169010800E8116A0949118A00E8116901080949010809290949012809490108",
      INIT_2D => X"020C020C126D22EF01CA230F128D1AAE01690A0C122C09CB0149012809690949",
      INIT_2E => X"090A198C00A70108226D2AAE118B010900CA3A5021AE090B010A09AB32EF22CD",
      INIT_2F => X"112A08C910EA192C4251214C10EA00A8116A539209690108118B112B3A1039F0",
      INIT_30 => X"096A096A00A7014909EB1A6E126D01CB1AAF12AE3BD322EF1AAE1A8E01CB018A",
      INIT_31 => X"0949092909290969092901080949092909490949094909490929092909690949",
      INIT_32 => X"0149098901280148016909AA00E709AA09890989012809890989012801690969",
      INIT_33 => X"12EE12AE022B12EE0AAD1B0F0A8D020A0A6C1ACE1ACE0A4C0189016901890148",
      INIT_34 => X"0109096A012909CA22CD122B00C709AB098B19ED094C010A0109010701C9022A",
      INIT_35 => X"01290129012A090A535300EA00E9118B0169334F0188012711EB118B2A4F4B13",
      INIT_36 => X"010801AA09EB0169012801CA01EB2370024C0AAD2350024C12AD01AA01270189",
      INIT_37 => X"0169014901490969016901490169016909690148014801490148014901690149",
      INIT_38 => X"092411851185094500E309451165116511650944092409650965094509650965",
      INIT_39 => X"01A601A612281A482AEB1A6822CA1A6801850144016509850965096511851165",
      INIT_3A => X"6C1142CC118609652A8932EA014501045BB0532E4AEE322A11A711A601640143",
      INIT_3B => X"098609251166092642CD00C409250965098522881A6701642228326B29C9320B",
      INIT_3C => X"19A601040145098609C62AAA1A4922AA1A891AA922CA22AA3B6C1A4811E609A6",
      INIT_3D => X"1165116509450924094509450924094409650945096511651185116509650944",
      INIT_3E => X"D632B54FC5D1D653CE12BD90D653B54FCDF1C5D1D632C5D1BD90D632CE12C5B0",
      INIT_3F => X"CE53B56FD673BDB1CE53C5F1C612CE12D652BDB0CDF1D632D612D612CDD1CDD1",
      INIT_40 => X"DDF3C571CDB1CDD1C5B0D652CDF1D5F2DE34BCF0D5B3D5D3CD91CE12BDD0C5F0",
      INIT_41 => X"CE52BD90C5D1CDF3DE54CDF3D653C5D1C631BDF0D692BDD0C5D1D633C571D5D3",
      INIT_42 => X"CD90DE13CDD2CDF2CDF2C5D1B570C612CE33BDD1BDB0D653D632C5B0CDF1C590",
      INIT_43 => X"C5D1D632CDF1BD90CDF1D632C5D1CE12C5D1CE12CDF1C5D1CDF1C5D1C5D1CE12",
      INIT_44 => X"BC499B24A365B3E7C46992E3BC489B24CC8AB408CCAAABC69B24BC48B3E7A365",
      INIT_45 => X"B408A386A3659B04B3E7C449B408CCCAA365B3C7C469BC07BBC7D4AADCCBC428",
      INIT_46 => X"CC0AB367A305A345B3C7C449BBE7CC6AC3E9B367D44BCC2ABC08D4AACCA9C4A8",
      INIT_47 => X"B427BC69B428C48AB3E8CC8AB3E8B448B4279B849384A3E6BC68BC49CC8BCC4A",
      INIT_48 => X"A304BBC792A38A82BC08CCABB408CCCBB408C48AC469CCAAB3E7B3C6BBE7D4CA",
      INIT_49 => X"92E3ABA6ABA69303ABC7BC49B407CCAAB3C7C489CC8ABC48BC28B3C7B3E7CCAA",
      INIT_4A => X"B40CBC4DABEB82C7B40C8286BC8DABEBAC0C8AE7ABCB8AE77A65A3CA9B8A9B69",
      INIT_4B => X"7204ABCB9308A3CABC4DB40C82C7AC0B72249B89BC2C82A67224ABCAB3EB8AA6",
      INIT_4C => X"71C4A34AA36AA38ABC6DB40C8AC7B40C69C3AB8BBC2D82467204AC0BB42B82C5",
      INIT_4D => X"6203A40B8B28A3AA9308ABEC7A45B44C8B079B898306A3EAAC0C9328B40C8A87",
      INIT_4E => X"7A259B29AB8A8AA78AE8A3AB8AE7AC0B69E3AC0CAC0CAC0BA3899B287A24BC2C",
      INIT_4F => X"7A659B6993497A659328A38A9328ABEB7A65A3AAB42CABEBA3AA8AE78AE7ABCB",
      INIT_50 => X"2106210621062106210621062106210621062106210621062106210621062106",
      INIT_51 => X"1906190619061906190619061906190619061906190619061906190621062106",
      INIT_52 => X"1907190719071906190619061906190619071907190719061906192619251925",
      INIT_53 => X"1926190619061906210621062106190619061905190519062106210620E620E7",
      INIT_54 => X"2107190719071906190619061906192619261906190619061906190621062106",
      INIT_55 => X"2106210621062106210621062106210621062106210621062106210621062106",
      INIT_56 => X"014A014A014A014A014A014A014A014A014A014A014A014A014A014A014A014A",
      INIT_57 => X"014A014A014A014A016A016A016A016A016A016A016A016A016A016A016A016A",
      INIT_58 => X"014B014B016A016A016A016A016A016A016A016A016A016A016A016A016A0169",
      INIT_59 => X"014A014A014A014A014A014A014A014A014A014A014A014A014A092A092A092A",
      INIT_5A => X"014B014B016A016A016A016A016A016A016A016A016A016A016A016A014A014A",
      INIT_5B => X"014A014A014A014A014A014A014A014A014A014A014A014A014A014A014A014A",
      INIT_5C => X"0149014901490149014901490149014901490149014901490149014901490149",
      INIT_5D => X"0169016901690168016801680168016801680168016801680168016801680168",
      INIT_5E => X"0169016901690169016901690169016901690169016901680168016801680168",
      INIT_5F => X"0168016801680168014801480148014801480148014801480948094809480948",
      INIT_60 => X"0169016901690169016901690168016801680168016801680168016801690169",
      INIT_61 => X"0149014901490149014901490149014901490149014901490149014901490149",
      INIT_62 => X"0946094609460946094609460946094609460946094609460946094609460946",
      INIT_63 => X"1146114611461146114611461146114611460946094609460946094609460946",
      INIT_64 => X"0946094609460947094709470947094609460946094609460946094609460946",
      INIT_65 => X"0946094609460946094609460946094609460946094609460946094609460946",
      INIT_66 => X"0947094709470947094609460946094609460946094609460946094609470947",
      INIT_67 => X"0946094609460946094609460946094609460946094609460946094609460946",
      INIT_68 => X"0148014801480148014801480148014801480148014801480148014801480148",
      INIT_69 => X"0947094709470927092709270927092709270927092709270927092709270947",
      INIT_6A => X"0947094709470948094809480948094709470947094709470947094809280928",
      INIT_6B => X"0948094709470167016701670167094709470948094809480947094709470167",
      INIT_6C => X"0948094809480947094709470947094709470947094709470948094809480948",
      INIT_6D => X"0148014801480148014801480148014801480148014801480148014801480148",
      INIT_6E => X"016A016A016A016A016A016A016A016A016A016A016A016A016A016A016A016A",
      INIT_6F => X"014A014A014A014A014A014A014A014A014A014A014A014A014A014A014A014A",
      INIT_70 => X"014901490149014A014A014A014A014A0149014901690149014A014A014A012A",
      INIT_71 => X"014A016A016A0169016901690169016A014A014A014A014A016A016901690169",
      INIT_72 => X"014A014A014A014A014901490149014901490149014A014A014A014A014A014A",
      INIT_73 => X"016A016A016A016A016A016A016A016A016A016A016A016A016A016A016A016A",
      INIT_74 => X"0149014901490149014901490149014901490149014901490149014901490149",
      INIT_75 => X"0149014901490149014901490149014901490149014901490149014901490149",
      INIT_76 => X"01490149014901490949094901490149014901690169014901490149092A092A",
      INIT_77 => X"0949014901490149014901490149014901490949094A09490149014901690169",
      INIT_78 => X"0149014901490149014901490149014901490149014901490149014A014A014A",
      INIT_79 => X"0149014901490149014901490149014901490149014901490149014901490149",
      INIT_7A => X"1127112711271127112711271127112711271127112711271127112711271127",
      INIT_7B => X"0947094709470947094709471147114711471147114711271127112709470947",
      INIT_7C => X"0946094609471147112711271127094709470947094709470947112711281128",
      INIT_7D => X"1127112711271127112711471127112711271127112711271127112711470946",
      INIT_7E => X"0947094709470947094711471147114711470947094709470947094709480948",
      INIT_7F => X"1127112711271127112711271127112711271127112711271127112711271127",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15 downto 0) => DOADO(15 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_70\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addra(12),
      I1 => addra(11),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \load4_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \load4_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \load4_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \load4_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0804080404040000000000000000000404040404040404040404040404040404",
      INIT_01 => X"0000000000000000000004000804000808000C04000404000000000000000000",
      INIT_02 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_03 => X"0804040400040800000000000000040404040404040404040404040404040404",
      INIT_04 => X"000004000400040804000C04040804000C040404150008040000080008000404",
      INIT_05 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_06 => X"081000100C000404000000000404040404040404040404040404040404040404",
      INIT_07 => X"10000C0C040C0004081404081500190C0010080C0010000C0810000C000C040C",
      INIT_08 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_09 => X"676B100004080800040404040404040404040404040404040404040404040404",
      INIT_0A => X"0C1467730867776F0867101063215A6F73671067185B25080C6314676F73106B",
      INIT_0B => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_0C => X"195614100C000408040404040404040404040404040404040404040404040404",
      INIT_0D => X"146F1C671414106F146B080C6F081D0C04730477087B52186F730C6B1C631014",
      INIT_0E => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_0F => X"5F7B040004040804040404040404040404040404040404040404040404040404",
      INIT_10 => X"6B1C047B046B6B6F047B6B6F7704736B6F6B086F0C6721630C6B0C7B6377106B",
      INIT_11 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_12 => X"0C630C0C08040808040404040404040404040404040404040404040404040404",
      INIT_13 => X"0C63195B191410670C630C10671467181D0C0C67087700140C6B106710670C0C",
      INIT_14 => X"0404040404040404040404040404040404040404040404040004040404040404",
      INIT_15 => X"0C6B040008080004040404040404040404040404040404040404040404040404",
      INIT_16 => X"080C636F0463676B046B0C046F086F6B6B6B08670C6714040873006F04730008",
      INIT_17 => X"0404040404040404040404040404040404040404040404040000000004040404",
      INIT_18 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_19 => X"000400040400000804000C0408081008087B0C080C0410080408100010080004",
      INIT_1A => X"04040404040404040404040404040404040404040404040400043A3242000800",
      INIT_1B => X"0404040400000404000000000000000004040404040404040404040404040404",
      INIT_1C => X"0000000000111900001000106B1400770C6B6F6F6F106B0C7363631000000804",
      INIT_1D => X"0404040404040404040404040404040404040404040404040036043E003A0800",
      INIT_1E => X"0404040000000000000000000000000004040404040404040404040404040404",
      INIT_1F => X"00000404041D2908000C0C0C6310106B0C10212D6F0873042D255B0808040400",
      INIT_20 => X"0404040404040404040404040404040404040404040404043E0000003A042D0C",
      INIT_21 => X"0404040000000000000000000000000004040404040404040404040404040404",
      INIT_22 => X"000404000004080008000C0477636F6F0C736F6F7318671877567B000800040C",
      INIT_23 => X"040404040404040404040404040404040404040404040404360C040800083600",
      INIT_24 => X"0404040404040404000004040404040404040404040404040404040404040404",
      INIT_25 => X"0004000404000004000404046B0C0C6B0873080C10007708081063040C040404",
      INIT_26 => X"04040404040404040404040404040404040404040404040404360008043A0800",
      INIT_27 => X"0404040404040404040404040404040404040404040404040404040404040404",
      INIT_28 => X"08040404000408000404001067100C6B086767775F18670C0810571508000804",
      INIT_29 => X"04040404040404040404040404040404040404040404040404083E323E000404",
      INIT_2A => X"0404040400000404040404040404040404040404040404040404040404040404",
      INIT_2B => X"0404040804111904000408000C0008080C0410000C0019000C00150000040800",
      INIT_2C => X"0404040404040404040404040404040404040404040404040800040C04080000",
      INIT_2D => X"0000000000000000040404040404040404040404040404040404040404040404",
      INIT_2E => X"0404040400000400000004040400040800040C08000C00080404040408040400",
      INIT_2F => X"0404040404040404040404040404040404040404040404040404040000040404",
      INIT_30 => X"0404000804040400080000040400040004040404040404040404040404040404",
      INIT_31 => X"000000040404040000000400080000000C0C1008000800080804000000040C04",
      INIT_32 => X"0404040404040404040404040404040400000400000004040404080C10101014",
      INIT_33 => X"080004042D423208000808000004000404040404040404040404040404040404",
      INIT_34 => X"040000000004080404000000040C040000000404081904040408040000000000",
      INIT_35 => X"0404040404040404040404040404040400040404000004000000000400000404",
      INIT_36 => X"0400083211291532040004040404000404040404040404040404040404040404",
      INIT_37 => X"0C04000000040C08000400080C080808000000000C1904000004040404040000",
      INIT_38 => X"0404040404040404040404040404040404040404040404040000000000000000",
      INIT_39 => X"04082E08001125083A0800040404000404040404040404040404040404040404",
      INIT_3A => X"0804000000080808000004080808080000000404080C00000000000408040000",
      INIT_3B => X"0404040404040404040404040404040400000404080808080400000000000000",
      INIT_3C => X"00083211000011043A0800080000000004040404040404040404040404040404",
      INIT_3D => X"0004040404040400000C2900080000000004080C080800000000040404080804",
      INIT_3E => X"0404040404040404040404040404040400000404080C0C080808040404080808",
      INIT_3F => X"040004320C04043A040004040404000404040404040404040404040404040404",
      INIT_40 => X"00080C0C0C0400000800040032220D0000040008080C040000000804040C0400",
      INIT_41 => X"0404040404040404040404040404040400000004080804040804040404080808",
      INIT_42 => X"08000408323E3608040808040404040804040404040404040404040404040404",
      INIT_43 => X"080C0C0C080404040C000D261E0E150004040000040808000404080404000008",
      INIT_44 => X"0404040404040404040404040404040404000000040400000404040004040400",
      INIT_45 => X"4208000800040800150800040400040004040404040404040404040404040404",
      INIT_46 => X"080800000000000404000E16020A0008080D000000040400000008080800013A",
      INIT_47 => X"0404040404040404040404040404040404000000000000000408040404040000",
      INIT_48 => X"1500000804040404040404040404040404040404040404040404040404040404",
      INIT_49 => X"000D0D0501050D110D0E020202020000040404040808000000040C10001E1216",
      INIT_4A => X"0404040404040404040404040404040408000000000000000C0C0C0404080000",
      INIT_4B => X"1104040400040404040404040404040404040404040404040404040404040404",
      INIT_4C => X"010A060A0E0E0E12060602020202050D00000004080C0400000C100005160E02",
      INIT_4D => X"0404040404040404040404040404040408040000040000040810040004000009",
      INIT_4E => X"0400000004080400040404040404040404040404040404040404040404040404",
      INIT_4F => X"020606060101010202020202020202061E16010000040000100C08082F0E0202",
      INIT_50 => X"040404040404040404040404040404040C040004080400000808000109161202",
      INIT_51 => X"040000040400000C040404040404040404040404040404040404040404040404",
      INIT_52 => X"02020101091612120E0A0202020202020206060E16110000000C08000E020601",
      INIT_53 => X"04040404040404040404040404040404100804040C0400000400010E0E121202",
      INIT_54 => X"0400040808041029040404040404040404040404040404040404040404040404",
      INIT_55 => X"12160100092A3A3E4336221202020202020202020206010101000001060A1100",
      INIT_56 => X"040404040404040404040404040404040C0400080C08000008040009261E050A",
      INIT_57 => X"040400000000000C040404040404040404040404040404040404040404040404",
      INIT_58 => X"533E11011D4B5B575B53473B22160A0A0A0202020612060E1615192B0E010020",
      INIT_59 => X"04040404040404040404040404040404080000040C0800000810000D526B5A67",
      INIT_5A => X"0404040004080000040404040404040404040404040404040404040404040404",
      INIT_5B => X"635F534F4F5B5F53535757574B3B2216020E2B3F372A010000000001061A0414",
      INIT_5C => X"04040404040404040404040404040404040000040C080000080800001C344972",
      INIT_5D => X"0000040404040404040404040404040404040404040404040404040404040404",
      INIT_5E => X"665B4F534F4F57534F4F4F575B533F332B2B332E1010000810100C00121A0010",
      INIT_5F => X"04040404040404040404040404040404040000040C04000004000404142C4476",
      INIT_60 => X"0404080804040804000404040404040404040404040404040404040404040404",
      INIT_61 => X"0810524B0D05114B4F4F47474B4F574F00000000040D00000400000400214200",
      INIT_62 => X"040404040404040404040404040404040000040404040404000C000000000000",
      INIT_63 => X"0000000004040404080804040404040404040404040404040404040404040404",
      INIT_64 => X"040008040919110000151E120100040804000000000404040421210400040400",
      INIT_65 => X"0404040404040404040404040404040404040400000404000825110004040404",
      INIT_66 => X"04080400040400040C0804040400000004040404040404040404040404040404",
      INIT_67 => X"00040800000D1D0000151A160D00040404000408000000000015150004040004",
      INIT_68 => X"0404040404040404040404040404040400040400040808040011000004040000",
      INIT_69 => X"0004040000040400040400040404000004040404040404040404040404040404",
      INIT_6A => X"04081D0D0000110D000000011111080408040404000408040004080400000404",
      INIT_6B => X"0404040404040404040404040404040400040404040404000800000C04000404",
      INIT_6C => X"0400040400000404000000040400000404040404040404040404040404040404",
      INIT_6D => X"08080C0011000008080000000804000004040000080800040804040404040400",
      INIT_6E => X"0404040404040404040404040404040404040404040004080400102915040400",
      INIT_6F => X"0800000404000404040404040000000404040404040404040404040404040404",
      INIT_70 => X"040800000D0000040404000004040408040804101D0C04080400040404110404",
      INIT_71 => X"0404040404040404040404040404040404000404040408110000081004040404",
      INIT_72 => X"0008080004040004040404040400000404040404040404040404040404040404",
      INIT_73 => X"00040004040410040400000000040808040400040C0404040800080800080404",
      INIT_74 => X"0404040404040404040404040404040404040404000004080008000000040400",
      INIT_75 => X"0429250804040000000000040404040004040404040404040404040404040404",
      INIT_76 => X"0000000804080808040000040404080C00080400040408000408000404040404",
      INIT_77 => X"0404040404040404040404040404040404040404040404000404000404040408",
      INIT_78 => X"0800040404080000000004040404040404040404040404040404040404040404",
      INIT_79 => X"0400040008040404040408040404000000000404040404040404000400040000",
      INIT_7A => X"0404040404040404040404040404040404040004040004040400000404110800",
      INIT_7B => X"0804080400040000040004040404040404040404040404040404040404040404",
      INIT_7C => X"0800040404080000040808080400000004000004040000040008040000040000",
      INIT_7D => X"0404040404040404040404040404040400040404040C15080004000400040008",
      INIT_7E => X"0404040000040008000004040404040404040404040404040404040404040404",
      INIT_7F => X"0000080808040408000404040400040400000004040000040404000000000004",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 7) => B"0000000000000000000000000",
      DIADI(6 downto 0) => dina(6 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6 downto 0) => \douta[15]\(6 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[12]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load4_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end load4_blk_mem_gen_prim_width;

architecture STRUCTURE of load4_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.load4_blk_mem_gen_prim_wrapper_init
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \load4_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \load4_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \load4_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \load4_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\load4_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOADO(15 downto 0) => DOADO(15 downto 0),
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \load4_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \douta[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    \addra[12]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \load4_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \load4_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \load4_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\load4_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \addra[12]\,
      clka => clka,
      dina(6 downto 0) => dina(6 downto 0),
      \douta[15]\(6 downto 0) => \douta[15]\(6 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load4_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end load4_blk_mem_gen_generic_cstr;

architecture STRUCTURE of load4_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[0].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.load4_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_6\,
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(1 downto 0) => addra(12 downto 11),
      clka => clka,
      douta(15 downto 0) => douta(15 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.load4_blk_mem_gen_prim_width
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[0].ram.r_n_9\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      ram_douta(8 downto 0) => ram_douta(8 downto 0),
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\load4_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOADO(15) => \ramloop[1].ram.r_n_0\,
      DOADO(14) => \ramloop[1].ram.r_n_1\,
      DOADO(13) => \ramloop[1].ram.r_n_2\,
      DOADO(12) => \ramloop[1].ram.r_n_3\,
      DOADO(11) => \ramloop[1].ram.r_n_4\,
      DOADO(10) => \ramloop[1].ram.r_n_5\,
      DOADO(9) => \ramloop[1].ram.r_n_6\,
      DOADO(8) => \ramloop[1].ram.r_n_7\,
      DOADO(7) => \ramloop[1].ram.r_n_8\,
      DOADO(6) => \ramloop[1].ram.r_n_9\,
      DOADO(5) => \ramloop[1].ram.r_n_10\,
      DOADO(4) => \ramloop[1].ram.r_n_11\,
      DOADO(3) => \ramloop[1].ram.r_n_12\,
      DOADO(2) => \ramloop[1].ram.r_n_13\,
      DOADO(1) => \ramloop[1].ram.r_n_14\,
      DOADO(0) => \ramloop[1].ram.r_n_15\,
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      wea(0) => wea(0)
    );
\ramloop[2].ram.r\: entity work.\load4_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[12]\ => \ramloop[0].ram.r_n_9\,
      clka => clka,
      dina(6 downto 0) => dina(15 downto 9),
      \douta[15]\(6) => \ramloop[2].ram.r_n_0\,
      \douta[15]\(5) => \ramloop[2].ram.r_n_1\,
      \douta[15]\(4) => \ramloop[2].ram.r_n_2\,
      \douta[15]\(3) => \ramloop[2].ram.r_n_3\,
      \douta[15]\(2) => \ramloop[2].ram.r_n_4\,
      \douta[15]\(1) => \ramloop[2].ram.r_n_5\,
      \douta[15]\(0) => \ramloop[2].ram.r_n_6\,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load4_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end load4_blk_mem_gen_top;

architecture STRUCTURE of load4_blk_mem_gen_top is
begin
\valid.cstr\: entity work.load4_blk_mem_gen_generic_cstr
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load4_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end load4_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of load4_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.load4_blk_mem_gen_top
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load4_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 15 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of load4_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of load4_blk_mem_gen_v8_4_1 : entity is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of load4_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of load4_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of load4_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of load4_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of load4_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of load4_blk_mem_gen_v8_4_1 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of load4_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of load4_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of load4_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of load4_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of load4_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of load4_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of load4_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of load4_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of load4_blk_mem_gen_v8_4_1 : entity is "load4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of load4_blk_mem_gen_v8_4_1 : entity is "load4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of load4_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of load4_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of load4_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of load4_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of load4_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of load4_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of load4_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of load4_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of load4_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of load4_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of load4_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of load4_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of load4_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of load4_blk_mem_gen_v8_4_1 : entity is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of load4_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of load4_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of load4_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of load4_blk_mem_gen_v8_4_1 : entity is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of load4_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of load4_blk_mem_gen_v8_4_1 : entity is "yes";
end load4_blk_mem_gen_v8_4_1;

architecture STRUCTURE of load4_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.load4_blk_mem_gen_v8_4_1_synth
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      clka => clka,
      dina(15 downto 0) => dina(15 downto 0),
      douta(15 downto 0) => douta(15 downto 0),
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity load4 is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 12 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 15 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of load4 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of load4 : entity is "load4,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of load4 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of load4 : entity is "blk_mem_gen_v8_4_1,Vivado 2018.2";
end load4;

architecture STRUCTURE of load4 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 13;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 13;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.272433 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "load4.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "load4.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 6144;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 6144;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 16;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 16;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 6144;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 6144;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 16;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 16;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
begin
U0: entity work.load4_blk_mem_gen_v8_4_1
     port map (
      addra(12 downto 0) => addra(12 downto 0),
      addrb(12 downto 0) => B"0000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(15 downto 0) => dina(15 downto 0),
      dinb(15 downto 0) => B"0000000000000000",
      douta(15 downto 0) => douta(15 downto 0),
      doutb(15 downto 0) => NLW_U0_doutb_UNCONNECTED(15 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(12 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(12 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(12 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(12 downto 0),
      s_axi_rdata(15 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(15 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(15 downto 0) => B"0000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
