{
  "creator": "Yosys 0.10+16 (git sha1 d8f6d7b18, x86_64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)",
  "modules": {
    "$paramod$bbc0fff1baf4a0355009817f8f3153b6e270a0f5\\en_ff": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "hdlname": "\\en_ff",
        "src": "en_ff.sv:3.1-46.10"
      },
      "parameter_default_values": {
        "FF_WIDTH": "00000000000000000000000000100000",
        "INITAL_VALUE": "00000000000000000000000000000000",
        "NEGEDGE_SAMPLING": "00000000000000000000000000000000",
        "POSEDGE_SAMPLING": "00000000000000000000000000000001"
      },
      "ports": {
        "ff_clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ff_rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ff_en": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ff_in_d": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "ff_out_q": {
          "direction": "output",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        },
        "ff_out_not_q": {
          "direction": "output",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ]
        }
      },
      "cells": {
        "$auto$ff.cc:262:slice$14": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000001",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "src": "en_ff.sv:35.2-41.5"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            "EN": [ 4 ],
            "Q": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
          }
        },
        "$not$en_ff.sv:44$10": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "en_ff.sv:44.24-44.28"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
            "Y": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ]
          }
        }
      },
      "netnames": {
        "ff_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "en_ff.sv:12.15-12.21"
          }
        },
        "ff_en": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "en_ff.sv:14.15-14.20"
          }
        },
        "ff_in_d": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "en_ff.sv:15.30-15.37"
          }
        },
        "ff_out_not_q": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 ],
          "attributes": {
            "src": "en_ff.sv:17.31-17.43"
          }
        },
        "ff_out_q": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "en_ff.sv:16.31-16.39"
          }
        },
        "ff_rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "en_ff.sv:13.15-13.21"
          }
        },
        "l_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "en_ff.sv:30.8-30.13"
          }
        },
        "q": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "src": "en_ff.sv:34.23-34.24"
          }
        }
      }
    },
    "$paramod\\adder_rv\\OP_W=s32'00000000000000000000000000100000": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "hdlname": "\\adder_rv",
        "src": "adder_rv.sv:2.1-17.10"
      },
      "parameter_default_values": {
        "OP_W": "00000000000000000000000000100000"
      },
      "ports": {
        "op1": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "op2": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "sum_o": {
          "direction": "output",
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        },
        "o_flow": {
          "direction": "output",
          "bits": [ 98 ]
        }
      },
      "cells": {
        "$add$adder_rv.sv:15$8": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100001"
          },
          "attributes": {
            "src": "adder_rv.sv:15.21-15.30"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "B": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "Y": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98 ]
          }
        }
      },
      "netnames": {
        "o_flow": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "adder_rv.sv:11.18-11.24"
          }
        },
        "op1": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "adder_rv.sv:7.25-7.28"
          }
        },
        "op2": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "adder_rv.sv:8.25-8.28"
          }
        },
        "sum_o": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "adder_rv.sv:10.26-10.31"
          }
        }
      }
    },
    "instruction_fetch": {
      "attributes": {
        "hdlname": "\\instruction_fetch",
        "top": "00000000000000000000000000000001",
        "src": "instruction_fetch.sv:1.1-50.10"
      },
      "ports": {
        "fetch_rst": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "fetch_clk": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "in_branch": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "in_jump": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "is_jump": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "is_branch": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "pc": {
          "direction": "output",
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ]
        },
        "pc_error": {
          "direction": "output",
          "bits": [ 102 ]
        }
      },
      "cells": {
        "$ternary$instruction_fetch.sv:43$2": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "instruction_fetch.sv:43.45-43.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ],
            "B": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "S": [ 69 ],
            "Y": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166 ]
          }
        },
        "$ternary$instruction_fetch.sv:43$3": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "instruction_fetch.sv:43.23-43.80"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166 ],
            "B": [ 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198 ],
            "S": [ 68 ],
            "Y": [ 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230 ]
          }
        },
        "$ternary$instruction_fetch.sv:49$5": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "instruction_fetch.sv:49.48-49.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 231, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 69 ],
            "Y": [ 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263 ]
          }
        },
        "$ternary$instruction_fetch.sv:49$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "instruction_fetch.sv:49.23-49.77"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263 ],
            "B": [ 264, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 68 ],
            "Y": [ 102, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295 ]
          }
        },
        "u_pc_incr_ff": {
          "hide_name": 0,
          "type": "$paramod$bbc0fff1baf4a0355009817f8f3153b6e270a0f5\\en_ff",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "instruction_fetch.sv:20.26-26.25"
          },
          "port_directions": {
            "ff_clk": "input",
            "ff_en": "input",
            "ff_in_d": "input",
            "ff_out_not_q": "output",
            "ff_out_q": "output",
            "ff_rst": "input"
          },
          "connections": {
            "ff_clk": [ 3 ],
            "ff_en": [ "1" ],
            "ff_in_d": [ 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230 ],
            "ff_out_not_q": [ ],
            "ff_out_q": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ],
            "ff_rst": [ 2 ]
          }
        },
        "u_pc_jump": {
          "hide_name": 0,
          "type": "$paramod\\adder_rv\\OP_W=s32'00000000000000000000000000100000",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "instruction_fetch.sv:36.19-40.29"
          },
          "port_directions": {
            "o_flow": "output",
            "op1": "input",
            "op2": "input",
            "sum_o": "output"
          },
          "connections": {
            "o_flow": [ 264 ],
            "op1": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ],
            "op2": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
            "sum_o": [ 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198 ]
          }
        },
        "u_pc_plus_4": {
          "hide_name": 0,
          "type": "$paramod\\adder_rv\\OP_W=s32'00000000000000000000000000100000",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "instruction_fetch.sv:29.19-33.27"
          },
          "port_directions": {
            "o_flow": "output",
            "op1": "input",
            "op2": "input",
            "sum_o": "output"
          },
          "connections": {
            "o_flow": [ 231 ],
            "op1": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ],
            "op2": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "sum_o": [ 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ]
          }
        }
      },
      "netnames": {
        "$ternary$instruction_fetch.sv:43$2_Y": {
          "hide_name": 1,
          "bits": [ 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166 ],
          "attributes": {
            "src": "instruction_fetch.sv:43.45-43.80"
          }
        },
        "$ternary$instruction_fetch.sv:49$5_Y": {
          "hide_name": 1,
          "bits": [ 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263 ],
          "attributes": {
            "src": "instruction_fetch.sv:49.48-49.77"
          }
        },
        "$ternary$instruction_fetch.sv:49$6_Y": {
          "hide_name": 1,
          "bits": [ 102, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295 ],
          "attributes": {
            "src": "instruction_fetch.sv:49.23-49.77",
            "unused_bits": "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "fetch_clk": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "instruction_fetch.sv:7.25-7.34"
          }
        },
        "fetch_rst": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "instruction_fetch.sv:6.25-6.34"
          }
        },
        "in_branch": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "instruction_fetch.sv:8.25-8.34"
          }
        },
        "in_jump": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "instruction_fetch.sv:9.25-9.32"
          }
        },
        "is_branch": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "instruction_fetch.sv:11.25-11.34"
          }
        },
        "is_jump": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "instruction_fetch.sv:10.25-10.32"
          }
        },
        "o_flow_4": {
          "hide_name": 0,
          "bits": [ 231, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "instruction_fetch.sv:17.35-17.43"
          }
        },
        "o_flow_jmp": {
          "hide_name": 0,
          "bits": [ 264, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
          "attributes": {
            "src": "instruction_fetch.sv:17.45-17.55"
          }
        },
        "pc": {
          "hide_name": 0,
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ],
          "attributes": {
            "src": "instruction_fetch.sv:12.25-12.27"
          }
        },
        "pc_error": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "instruction_fetch.sv:13.25-13.33"
          }
        },
        "pc_jump": {
          "hide_name": 0,
          "bits": [ 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198 ],
          "attributes": {
            "src": "instruction_fetch.sv:17.68-17.75"
          }
        },
        "pc_next": {
          "hide_name": 0,
          "bits": [ 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230 ],
          "attributes": {
            "src": "instruction_fetch.sv:17.26-17.33"
          }
        },
        "pc_plus_4": {
          "hide_name": 0,
          "bits": [ 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134 ],
          "attributes": {
            "src": "instruction_fetch.sv:17.57-17.66"
          }
        },
        "pc_reg": {
          "hide_name": 0,
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101 ],
          "attributes": {
            "src": "instruction_fetch.sv:17.18-17.24"
          }
        }
      }
    }
  }
}
