$date
	Sun Jul 13 06:48:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_encoder83 $end
$var wire 3 ! y [2:0] $end
$var reg 1 " d0 $end
$var reg 1 # d1 $end
$var reg 1 $ d2 $end
$var reg 1 % d3 $end
$var reg 1 & d4 $end
$var reg 1 ' d5 $end
$var reg 1 ( d6 $end
$var reg 1 ) d7 $end
$var integer 32 * i [31:0] $end
$scope module uut $end
$var wire 1 " d0 $end
$var wire 1 # d1 $end
$var wire 1 $ d2 $end
$var wire 1 % d3 $end
$var wire 1 & d4 $end
$var wire 1 ' d5 $end
$var wire 1 ( d6 $end
$var wire 1 ) d7 $end
$var wire 3 + y [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b0 *
0)
0(
0'
0&
0%
0$
0#
1"
b0 !
$end
#10000
b1 !
b1 +
1#
0"
b1 *
#20000
b10 !
b10 +
1$
0#
b10 *
#30000
b11 !
b11 +
1%
0$
b11 *
#40000
b100 !
b100 +
1&
0%
b100 *
#50000
b101 !
b101 +
1'
0&
b101 *
#60000
b110 !
b110 +
1(
0'
b110 *
#70000
b111 !
b111 +
1)
0(
b111 *
#80000
b1000 *
