INFO-FLOW: Workspace D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1 opened at Sat Apr 20 12:08:33 +0800 2024
Execute     ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: E:/Learning_Software/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Learning_Software/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 3.602 sec.
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.209 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.874 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.34 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.34
Execute     config_export -version=1.34 
Command   open_solution done; 3.956 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.225 sec.
Execute   create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute   config_export -format ip_catalog -rtl verilog -version 1.34 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 1.34 
Execute   source ./dense/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./dense/solution1/directives.tcl
Execute     set_directive_top -name Dense Dense 
INFO: [HLS 200-1510] Running: set_directive_top -name Dense Dense 
Execute     set_directive_pipeline -rewind Load_Weight/zero_w_i 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind Load_Weight/zero_w_i 
Execute     set_directive_pipeline -rewind Load_Bias/zero_bias 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind Load_Bias/zero_bias 
Execute     set_directive_pipeline -off Dense/input_loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Dense/input_loop 
Execute     set_directive_pipeline -off Dense/output_loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Dense/output_loop 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.537 GB.
INFO: [HLS 200-10] Analyzing design file 'dense/dense.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling dense/dense.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang dense/dense.cpp -foptimization-record-file=D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp -hls-platform-db-name=E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.cpp.clang.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.cpp.clang.err.log 
Command       ap_eval done; 1.166 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.2 seconds per iteration
Execute       set_directive_top Dense -name=Dense 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp -hls-platform-db-name=E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/clang.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.848 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/.systemc_flag -fix-errors D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.016 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/all.directive.json -fix-errors D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.192 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.781 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.399 sec.
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.445 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.841 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.bc -hls-platform-db-name=E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp.clang.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.934 sec.
WARNING: [HLS 207-5292] unused parameter 'CHout' (dense/dense.cpp:4:74)
WARNING: [HLS 207-5292] unused parameter 'relu_en' (dense/dense.cpp:97:44)
WARNING: [HLS 207-5292] unused parameter 'CHout' (dense/dense.cpp:117:86)
WARNING: [HLS 207-5292] unused parameter 'CHout' (dense/dense.cpp:137:85)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.528 seconds; current allocated memory: 1.537 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.g.bc"  
Execute         ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dense.g.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.0.bc > D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.134 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.138 sec.
Execute       run_link_or_opt -opt -out D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.124 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.895 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.899 sec.
Execute       run_link_or_opt -opt -out D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Dense -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=Dense -reflow-float-conversion -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.115 sec.
Execute       run_link_or_opt -out D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.205 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.207 sec.
Execute       run_link_or_opt -opt -out D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Dense 
Execute         ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=Dense -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.176 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.18 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=Dense -mllvm -hls-db-dir -mllvm D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 > D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 8.187 sec.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(unsigned int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:215:76)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_uint<32>::ap_uint(unsigned int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int.h:288:67)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false>*, int)' into 'ap_int_base<1, false>::operator[](int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:845:38)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::operator=(unsigned long long)' into 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:845:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'ap_int_base<32, false>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int)' into 'ap_int_base<8, false>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1048:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int)' into 'ap_int_base<23, false>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1085:18)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi23ELb0EEC2EDq23_j' into 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_int_base<32, false> const&)' into 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(unsigned int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317:28)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:325:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:325:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:325:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:324:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:324:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:324:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:323:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:323:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:323:19)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><8, false>(int, ap_int_base<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:144)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator><8, false>(ap_int_base<8, false> const&) const' into 'bool operator><8, false>(int, ap_int_base<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:182)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::to_int() const' into 'fp_struct<float>::__signbit() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:379:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<23, false>(ap_int_base<23, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<23, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<23, false>(ap_int_base<23, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:1850)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::ap_bit_ref(ap_int_base<1, false> const*, int)' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1145:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>::to_bool() const' into 'ap_int_base<1, false>::operator[](int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1146:15)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::ap_range_ref(ap_int_base<8, false>*, int, int)' into 'ap_int_base<8, false>::range(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1055:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::range(int, int) const' into 'ap_int_base<8, false>::operator()(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1089:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::get() const' into 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_int_base<8, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::ap_range_ref(ap_int_base<23, false>*, int, int)' into 'ap_int_base<23, false>::range(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1055:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::range(int, int) const' into 'ap_int_base<23, false>::operator()(int, int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1089:18)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>::get() const' into 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base<23, false>(ap_int_base<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_int_base<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:367:31)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:22)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_int_base<23, false> const&)' into 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:382:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int) const' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:340:17)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:342:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:342:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:342:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>& ap_range_ref<32, false>::operator=<8, false>(ap_range_ref<8, false> const&)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int) const' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341:20)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator=(bool)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:340:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::data() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:340:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::to_uint() const' into 'fp_struct<float>::to_float() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:355:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:335)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>::get() const' into 'ap_int_base<5, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:358:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::ap_int_base<8, false>(ap_range_ref<8, false> const&)' into 'ap_uint<5>::ap_uint<8, false>(ap_range_ref<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int.h:220:92)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_int_base<33, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_int_base<33, false>::ap_int_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<33>::ap_uint<33, false>(ap_int_base<33, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1495:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_int_base<32, false>::RType<($_0)32, false>::plus operator+<32, false>(ap_int_base<32, false> const&, unsigned int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1634:1049)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::plus operator+<32, false, 32, false>(ap_int_base<32, false> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, false>::plus operator+<32, false>(ap_int_base<32, false> const&, unsigned int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1634:1047)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base<33, false>(ap_int_base<33, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<33, false>(ap_int_base<33, false> const&)' into 'ap_uint<32>::ap_uint<33>(ap_uint<33> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int.h:186:90)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:328:19)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<23, false>& ap_range_ref<23, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:330:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:330:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:330:20)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<8, false>& ap_range_ref<8, false>::operator=<32, false>(ap_range_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:329:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:329:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator()(int, int)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:329:19)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<1, false>& ap_bit_ref<1, false>::operator=<32, false>(ap_bit_ref<32, false> const&)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:328:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::operator[](int)' into 'fp_struct<float>::fp_struct(ap_uint<32>)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:328:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<23, false>(ap_int_base<23, false> const&)' into 'ap_int_base<23, false>::RType<32, false>::logic operator&<23, false, 32, false>(ap_int_base<23, false> const&, ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1497:341)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<23, false>::RType<32, false>::logic operator&<23, false, 32, false>(ap_int_base<23, false> const&, ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1497:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<23, false>::RType<32, false>::logic operator&<23, false, 32, false>(ap_int_base<23, false> const&, ap_int_base<32, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1497:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(unsigned int)' into 'ap_int_base<23, false>::RType<($_0)32, false>::logic operator&<23, false>(ap_int_base<23, false> const&, unsigned int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1634:3229)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::RType<32, false>::logic operator&<23, false, 32, false>(ap_int_base<23, false> const&, ap_int_base<32, false> const&)' into 'ap_int_base<23, false>::RType<($_0)32, false>::logic operator&<23, false>(ap_int_base<23, false> const&, unsigned int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1634:3227)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_uint<23>::ap_uint<32>(ap_uint<32> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int.h:186:90)
INFO: [HLS 214-131] Inlining function 'bool operator><8, false>(int, ap_int_base<8, false> const&)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:20:29)
INFO: [HLS 214-131] Inlining function 'bool operator==<23, false>(ap_int_base<23, false> const&, int)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21:33)
INFO: [HLS 214-131] Inlining function 'ap_uint<23>::ap_uint<32>(ap_uint<32> const&)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41:11)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::RType<($_0)32, false>::logic operator&<23, false>(ap_int_base<23, false> const&, unsigned int)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41:18)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21:48)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<33>(ap_uint<33> const&)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:38:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, false>::plus operator+<32, false>(ap_int_base<32, false> const&, unsigned int)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:38:52)
INFO: [HLS 214-131] Inlining function 'bool operator><8, false>(ap_int_base<8, false> const&, int)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:26:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator()(int, int)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:33:65)
INFO: [HLS 214-131] Inlining function 'ap_int_base<5, false>::operator unsigned long long() const' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:34:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<5>::ap_uint<8, false>(ap_range_ref<8, false> const&)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:33:65)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:300:80)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_range_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1746:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::range(int, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1785:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::ap_int_base<23, false>(ap_range_ref<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:301:38)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_int_base<23, false> const&)' into 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_ref.h:302:12)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::af_bit_ref(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1671:12)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed(int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:370:37)
INFO: [HLS 214-131] Inlining function 'af_bit_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=(bool)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:372:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator[](unsigned int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:372:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:372:13)
INFO: [HLS 214-131] Inlining function 'af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>& af_range_ref<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<23, false>(ap_range_ref<23, false> const&)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:371:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator()(int, int)' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:371:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::wl() const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:371:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<23, false>::operator()(int, int) const' into 'fp_struct<float>::mantissa() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:371:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi79ELb0EEC2EDq79_j' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:185:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1496:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1633:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<32, true>::minus operator-<8, false, 32, true>(ap_int_base<8, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1633:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<($_0)32, true>::minus operator-<8, false>(ap_int_base<8, false> const&, int)' into 'fp_struct<float>::expv() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fp_struct<float>::expv() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346:16)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:530:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1487:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1453:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1510:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1516:14)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator>>(unsigned int) const' into 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1514:14)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi79ELb0EEC2EDq79_j' into 'ap_int_base<79, false>::ap_int_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1669:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<79>::ap_uint<79, false>(ap_int_base<79, false> const&)' into 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1669:656)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_int_base<1, false>::ap_int_base(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:214:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:357:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:903:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:877:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:877:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:875:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<79, false>::operator==<79, false>(ap_int_base<79, false> const&) const' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:869:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::RType<79, false>::arg1 operator>><79, false>(ap_int_base<79, false> const&, int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:869:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:867:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<79, false>::ap_int_base(int)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:864:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi1ELb0EEC2EDq1_j' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator=<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:201:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb0EEC2EDq33_j' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1654:505)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2376:13043)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2376:13031)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int<32>::ap_int(int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int.h:133:57)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::ap_bit_ref(ap_int_base<32, true>*, int)' into 'ap_int_base<32, true>::operator[](int)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1129:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>& ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::operator=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1653:370)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2376:12718)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&) const' into 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:2376:12778)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:2037)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator!=<23, false>(ap_int_base<23, false> const&) const' into 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1788:2075)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1407:47)
INFO: [HLS 214-131] Inlining function 'ap_fixed<33, 33, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1409:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:808:9)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:401:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:403:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed.h:29:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:983:57)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1022:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1022:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::to_int() const' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1197:91)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<24, 1, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15:54)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator int() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:61:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<33, 33, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>::operator-() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59:30)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<(int) const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:73)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 32, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, false, (ap_q_mode)6, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:47:17)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<79, 55, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18:64)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator long long() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:44:17)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:54)
INFO: [HLS 214-131] Inlining function 'bool operator!=<23, false>(int, ap_int_base<23, false> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:34)
INFO: [HLS 214-131] Inlining function 'bool operator==<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(int, ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:42:12)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:38:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:37:31)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, true>::operator=(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::operator[](int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:36:2)
INFO: [HLS 214-131] Inlining function 'ap_int<32>::ap_int(int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:35:31)
INFO: [HLS 214-131] Inlining function 'bool operator!=<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0>(ap_fixed_base<1, 32, false, (ap_q_mode)5, (ap_o_mode)0, 0> const&, int)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:32:96)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<1, 32, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:20:63)
INFO: [HLS 214-131] Inlining function 'ap_ufixed<32, 32, (ap_q_mode)6, (ap_o_mode)3, 0>::ap_ufixed<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<79, 55, false, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_Input(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int)' (dense/dense.cpp:32:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<32, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb1EEC2EDq17_i' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<17, 7, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi17ELb0EEC2EDq17_j' into 'ap_int_base<17, false>::ap_int_base(int)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<17, false>::ap_int_base(int)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+=<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:248)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+=<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1413:246)
INFO: [HLS 214-131] Inlining function 'ssdm_int<16, true>::ssdm_int(short)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [128], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int)' (dense/dense.cpp:101:22)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<17, 7, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [128], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int)' (dense/dense.cpp:112:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::plus ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [128], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int)' (dense/dense.cpp:112:45)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+=<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [128], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int)' (dense/dense.cpp:110:6)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [128], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int)' (dense/dense.cpp:108:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<16, 6, true>::mult ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0> (*) [128], ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int)' (dense/dense.cpp:108:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_and_Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int, int, int)' (dense/dense.cpp:154:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_and_Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int, int, int)' (dense/dense.cpp:155:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_and_Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int, int, int)' (dense/dense.cpp:156:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_and_Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int, int, int)' (dense/dense.cpp:157:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Load_and_Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int, int, int)' (dense/dense.cpp:158:46)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Write_Output(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int)' (dense/dense.cpp:124:53)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Write_Output(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int)' (dense/dense.cpp:132:28)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Write_Output(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int)' (dense/dense.cpp:124:84)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<16, 6, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'Write_Output(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int)' (dense/dense.cpp:124:51)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Dense(int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (dense/dense.cpp:221:38)
INFO: [HLS 214-131] Inlining function 'ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'Dense(int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (dense/dense.cpp:224:38)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (dense/dense.cpp:67:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (dense/dense.cpp:68:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (dense/dense.cpp:69:9)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (dense/dense.cpp:70:9)
INFO: [HLS 214-188] Unrolling loop 'cpt_i' (dense/dense.cpp:103:9) in function 'Compute' partially with a factor of 64 (dense/dense.cpp:97:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (dense/dense.cpp:67:9) in function 'Load_Weight' completely with a factor of 128 (dense/dense.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (dense/dense.cpp:68:9) in function 'Load_Weight' completely with a factor of 128 (dense/dense.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (dense/dense.cpp:69:9) in function 'Load_Weight' completely with a factor of 128 (dense/dense.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (dense/dense.cpp:70:9) in function 'Load_Weight' completely with a factor of 128 (dense/dense.cpp:46:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'fp_struct<float>::to_float() const (.45.55.64.75.84.95.104.115.124.135)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.45.55.64.75.84.95.104.115.124.135)' into 'fp_struct<float>::to_ieee() const' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_copysign<float>(float, float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_copysign<float>(float, float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'float generic_copysign<float>(float, float)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.3.48.58.67.78.87.98.107.118.127.138)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(ap_uint<32>)' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_ceil<float>(float)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:15:0)
INFO: [HLS 214-178] Inlining function 'ceilf' into 'std::ceil(float)' (E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:166:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'Load_Bias(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int) (.297)' into 'Load_and_Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int, int, int) (.286.288.290.292.294.296)' (dense/dense.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'biasbuf2outbuf(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' into 'Load_and_Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int, int, int) (.286.288.290.292.294.296)' (dense/dense.cpp:153:0)
INFO: [HLS 214-178] Inlining function 'std::ceil(float)' into 'Dense(int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (dense/dense.cpp:208:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'Dense(int, int, int, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (dense/dense.cpp:208:0)
INFO: [HLS 214-241] Aggregating maxi variable 'feature_out' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'bias' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'Weight4' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'Weight3' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'Weight2' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'Weight1' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'feature_in' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating bram variable 'Load_and_Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int, int, int)::input_buffer0' with compact=bit mode in 16-bits (dense/dense.cpp:154:0)
INFO: [HLS 214-241] Aggregating bram variable 'Load_and_Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int, int, int)::input_buffer1' with compact=bit mode in 16-bits (dense/dense.cpp:155:0)
INFO: [HLS 214-241] Aggregating bram variable 'Load_and_Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int, int, int)::weight_buffer0' with compact=bit mode in 16-bits (dense/dense.cpp:157:0)
INFO: [HLS 214-241] Aggregating bram variable 'Load_and_Compute(ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)0, (ap_o_mode)0, 0>*, int, int, int, int, int)::weight_buffer1' with compact=bit mode in 16-bits (dense/dense.cpp:158:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ16Load_and_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_iiiiiE14weight_buffer1': Cyclic reshaping with factor 4 on dimension 2. (dense/dense.cpp:158:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ16Load_and_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_iiiiiE14weight_buffer0': Cyclic reshaping with factor 4 on dimension 2. (dense/dense.cpp:157:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ16Load_and_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_iiiiiE13input_buffer1': Cyclic reshaping with factor 4 on dimension 1. (dense/dense.cpp:155:0)
INFO: [HLS 214-248] Applying array_reshape to '_ZZ16Load_and_ComputeP8ap_fixedILi16ELi6EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_S3_S3_S3_S3_iiiiiE13input_buffer0': Cyclic reshaping with factor 4 on dimension 1. (dense/dense.cpp:154:0)
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 16 in loop 'anonymous'(dense/dense.cpp:23:5) has been inferred on bundle 'IN1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense/dense.cpp:23:5)
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 16 has been inferred on bundle 'W1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 16 has been inferred on bundle 'W2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 16 has been inferred on bundle 'W3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 16 has been inferred on bundle 'W4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 214-115] Multiple burst reads of length 32 and bit width 16 in loop 'anonymous'(dense/dense.cpp:7:5) has been inferred on bundle 'B1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense/dense.cpp:7:5)
INFO: [HLS 214-115] Multiple burst writes of length 32 and bit width 16 in loop 'anonymous'(dense/dense.cpp:129:5) has been inferred on bundle 'OUT1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dense/dense.cpp:129:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 20.036 seconds; current allocated memory: 1.537 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.537 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top Dense -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.0.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.945 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.984 seconds; current allocated memory: 1.537 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.1.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.952 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] dense/dense.cpp:19: in function 'Load_Input': variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.475 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.445 seconds; current allocated memory: 1.537 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.g.1.bc to D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.o.1.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 3.832 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:14:18) to (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:44:1) in function 'generic_ceil<float>'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (dense/dense.cpp:104:9) to (dense/dense.cpp:103:9) in function 'Compute'... converting 129 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_ceil<float>' into 'Dense' (r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'Load_Weight' (dense/dense.cpp:47:5)...3 expression(s) balanced.
Command         transform done; 1.997 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.838 seconds; current allocated memory: 1.537 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.o.2.bc -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'cpt_o' (dense/dense.cpp:99:14) in function 'Compute' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer' (dense/dense.cpp:124:30)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer' (dense/dense.cpp:132:26)
INFO: [HLS 200-472] Inferring partial write operation for 'bias_buffer.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'weight_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'input_buffer' (dense/dense.cpp:32:23)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buffer' (dense/dense.cpp:112:26)
INFO: [XFORM 203-531] Rewinding loop 'load_weight' (dense/dense.cpp:61) in function 'Load_Weight'.
WARNING: [HLS 200-954] Cannot Rewind function Load_Input because there are multiple loops inside the region (dense/dense.cpp:20:1)
WARNING: [HLS 200-957] Unable to rewind loop 'cpt_o' (dense/dense.cpp:99) in function 'Compute': loop nest is not flattened.
Command         transform done; 7.96 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 7.965 seconds; current allocated memory: 1.537 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 16.266 sec.
Command     elaborate done; 44.872 sec.
Execute     ap_eval exec zip -j D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.426 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'Dense' ...
Execute       ap_set_top_model Dense 
Execute       get_model_list Dense -filter all-wo-channel -topdown 
Execute       preproc_iomode -model Dense 
Execute       preproc_iomode -model Write_Output 
Execute       preproc_iomode -model Load_and_Compute 
Execute       preproc_iomode -model Compute 
Execute       preproc_iomode -model Load_Weight 
Execute       preproc_iomode -model Load_Input 
Execute       get_model_list Dense -filter all-wo-channel 
INFO-FLOW: Model list for configure: Load_Input Load_Weight Compute Load_and_Compute Write_Output Dense
INFO-FLOW: Configuring Module : Load_Input ...
Execute       set_default_model Load_Input 
Execute       apply_spec_resource_limit Load_Input 
INFO-FLOW: Configuring Module : Load_Weight ...
Execute       set_default_model Load_Weight 
Execute       apply_spec_resource_limit Load_Weight 
INFO-FLOW: Configuring Module : Compute ...
Execute       set_default_model Compute 
Execute       apply_spec_resource_limit Compute 
INFO-FLOW: Configuring Module : Load_and_Compute ...
Execute       set_default_model Load_and_Compute 
Execute       apply_spec_resource_limit Load_and_Compute 
INFO-FLOW: Configuring Module : Write_Output ...
Execute       set_default_model Write_Output 
Execute       apply_spec_resource_limit Write_Output 
INFO-FLOW: Configuring Module : Dense ...
Execute       set_default_model Dense 
Execute       apply_spec_resource_limit Dense 
INFO-FLOW: Model list for preprocess: Load_Input Load_Weight Compute Load_and_Compute Write_Output Dense
INFO-FLOW: Preprocessing Module: Load_Input ...
Execute       set_default_model Load_Input 
Execute       cdfg_preprocess -model Load_Input 
Execute       rtl_gen_preprocess Load_Input 
INFO-FLOW: Preprocessing Module: Load_Weight ...
Execute       set_default_model Load_Weight 
Execute       cdfg_preprocess -model Load_Weight 
Command       cdfg_preprocess done; 1.186 sec.
Execute       rtl_gen_preprocess Load_Weight 
INFO-FLOW: Preprocessing Module: Compute ...
Execute       set_default_model Compute 
Execute       cdfg_preprocess -model Compute 
Execute       rtl_gen_preprocess Compute 
INFO-FLOW: Preprocessing Module: Load_and_Compute ...
Execute       set_default_model Load_and_Compute 
Execute       cdfg_preprocess -model Load_and_Compute 
Execute       rtl_gen_preprocess Load_and_Compute 
INFO-FLOW: Preprocessing Module: Write_Output ...
Execute       set_default_model Write_Output 
Execute       cdfg_preprocess -model Write_Output 
Execute       rtl_gen_preprocess Write_Output 
INFO-FLOW: Preprocessing Module: Dense ...
Execute       set_default_model Dense 
Execute       cdfg_preprocess -model Dense 
Execute       rtl_gen_preprocess Dense 
INFO-FLOW: Model list for synthesis: Load_Input Load_Weight Compute Load_and_Compute Write_Output Dense
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Load_Input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Load_Input 
Execute       schedule -model Load_Input 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_zero'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'input_zero'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.125 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.888 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Input.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Input.sched.adb -f 
INFO-FLOW: Finish scheduling Load_Input.
Execute       set_default_model Load_Input 
Execute       bind -model Load_Input 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.102 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Input.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Input.bind.adb -f 
INFO-FLOW: Finish binding Load_Input.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Load_Weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Load_Weight 
Execute       schedule -model Load_Weight 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = 128, Final II = 128, Depth = 145, loop 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.928 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.036 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Weight.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.447 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Weight.sched.adb -f 
Command       db_write done; 0.177 sec.
INFO-FLOW: Finish scheduling Load_Weight.
Execute       set_default_model Load_Weight 
Execute       bind -model Load_Weight 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.385 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Weight.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.229 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Weight.bind.adb -f 
Command       db_write done; 0.218 sec.
INFO-FLOW: Finish binding Load_Weight.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Compute 
Execute       schedule -model Compute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_192) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_191) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_190) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_189) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_188) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_187) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_186) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_185) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_184) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_183) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_182) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_181) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_180) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_179) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_178) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_177) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_176) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_175) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_174) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_173) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_172) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_171) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_170) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_169) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_168) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_167) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_166) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_165) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_164) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_162) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_161) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_160) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_159) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_158) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_157) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_156) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_155) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_154) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_153) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_152) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_151) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_150) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_149) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_148) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_147) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_146) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_145) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_144) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_143) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_142) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_141) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_140) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_139) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_137) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_136) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_135) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_134) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_132) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_131) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_130) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'cpt_i'.
WARNING: [HLS 200-880] The II Violation in module 'Compute' (loop 'cpt_i'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('sum.V') and 'add' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Compute' (loop 'cpt_i'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('sum.V') and 'add' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Compute' (loop 'cpt_i'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'select' operation ('sum.V') and 'add' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Compute' (loop 'cpt_i'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'select' operation ('sum.V') and 'add' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Compute' (loop 'cpt_i'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'select' operation ('sum.V') and 'add' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Compute' (loop 'cpt_i'): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between 'select' operation ('sum.V') and 'add' operation ('ret.V').
WARNING: [HLS 200-880] The II Violation in module 'Compute' (loop 'cpt_i'): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between 'add' operation ('ret.V') and 'add' operation ('ret.V').
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 32, Depth = 37, loop 'cpt_i'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 9.956 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.452 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Compute.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.149 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Compute.sched.adb -f 
Command       db_write done; 0.85 sec.
INFO-FLOW: Finish scheduling Compute.
Execute       set_default_model Compute 
Execute       bind -model Compute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.632 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.632 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Compute.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 6.078 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Compute.bind.adb -f 
Command       db_write done; 0.971 sec.
INFO-FLOW: Finish binding Compute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Load_and_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Load_and_Compute 
Execute       schedule -model Load_and_Compute 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.106 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.208 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_and_Compute.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.147 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_and_Compute.sched.adb -f 
INFO-FLOW: Finish scheduling Load_and_Compute.
Execute       set_default_model Load_and_Compute 
Execute       bind -model Load_and_Compute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.815 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.001 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_and_Compute.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.175 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_and_Compute.bind.adb -f 
INFO-FLOW: Finish binding Load_and_Compute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Write_Output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Write_Output 
Execute       schedule -model Write_Output 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.337 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Write_Output.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Write_Output.sched.adb -f 
INFO-FLOW: Finish scheduling Write_Output.
Execute       set_default_model Write_Output 
Execute       bind -model Write_Output 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.115 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Write_Output.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Write_Output.bind.adb -f 
INFO-FLOW: Finish binding Write_Output.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Dense 
Execute       schedule -model Dense 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.239ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1.08ns, effective delay budget: 2.92ns).
WARNING: [HLS 200-1016] The critical path in module 'Dense' consists of the following:	'sitofp' operation ('conv1', dense/dense.cpp:230) [141]  (3.24 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.244 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.362 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.143 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.sched.adb -f 
INFO-FLOW: Finish scheduling Dense.
Execute       set_default_model Dense 
Execute       bind -model Dense 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.874 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.05 seconds; current allocated memory: 1.537 GB.
Execute       syn_report -verbosereport -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.321 sec.
Execute       db_write -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.bind.adb -f 
INFO-FLOW: Finish binding Dense.
Execute       get_model_list Dense -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Load_Input 
Execute       rtl_gen_preprocess Load_Weight 
Execute       rtl_gen_preprocess Compute 
Execute       rtl_gen_preprocess Load_and_Compute 
Execute       rtl_gen_preprocess Write_Output 
Execute       rtl_gen_preprocess Dense 
INFO-FLOW: Model list for RTL generation: Load_Input Load_Weight Compute Load_and_Compute Write_Output Dense
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Load_Input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Load_Input -top_prefix Dense_ -sub_prefix Dense_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Input.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Load_Input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.47 seconds; current allocated memory: 1.537 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.rtl_wrap.cfg.tcl 
Execute       gen_rtl Load_Input -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/vhdl/Dense_Load_Input 
Execute       gen_rtl Load_Input -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/verilog/Dense_Load_Input 
Execute       syn_report -csynth -model Load_Input -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/report/Load_Input_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Load_Input -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/report/Load_Input_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Load_Input -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Input.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Load_Input -f -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Input.adb 
Execute       db_write -model Load_Input -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Load_Input -p D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Input 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Load_Weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Load_Weight -top_prefix Dense_ -sub_prefix Dense_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Weight.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_63_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_32s_35_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Load_Weight'.
Command       create_rtl_model done; 0.919 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.178 seconds; current allocated memory: 1.537 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.rtl_wrap.cfg.tcl 
Execute       gen_rtl Load_Weight -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/vhdl/Dense_Load_Weight 
Execute       gen_rtl Load_Weight -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/verilog/Dense_Load_Weight 
Execute       syn_report -csynth -model Load_Weight -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/report/Load_Weight_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.277 sec.
Execute       syn_report -rtlxml -model Load_Weight -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/report/Load_Weight_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       syn_report -verbosereport -model Load_Weight -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Weight.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.361 sec.
Execute       db_write -model Load_Weight -f -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Weight.adb 
Command       db_write done; 0.349 sec.
Execute       db_write -model Load_Weight -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Load_Weight -p D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Weight 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Compute -top_prefix Dense_ -sub_prefix Dense_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Compute.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_16s_32_4_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Compute'.
Command       create_rtl_model done; 0.806 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 4.09 seconds; current allocated memory: 1.537 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.rtl_wrap.cfg.tcl 
Execute       gen_rtl Compute -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/vhdl/Dense_Compute 
Command       gen_rtl done; 0.159 sec.
Execute       gen_rtl Compute -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/verilog/Dense_Compute 
Execute       syn_report -csynth -model Compute -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/report/Compute_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.496 sec.
Execute       syn_report -rtlxml -model Compute -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/report/Compute_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 1.756 sec.
Execute       syn_report -verbosereport -model Compute -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Compute.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 7.915 sec.
Execute       db_write -model Compute -f -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Compute.adb 
Command       db_write done; 2.748 sec.
Execute       db_write -model Compute -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.23 sec.
Execute       gen_tb_info Compute -p D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Compute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Load_and_Compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Load_and_Compute -top_prefix Dense_ -sub_prefix Dense_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_and_Compute.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3_RAM_2P_BRAM_1R1W' to 'Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_RAM_2P_BRAM_1R1W' to 'Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixecud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2_RAM_2P_BRAM_1R1W' to 'Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixedEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'Load_and_Compute_Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_RAM_2P_BRAM_1R1W' to 'Load_and_Compute_Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixeeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'Load_and_Compute'.
Command       create_rtl_model done; 0.147 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17 seconds. CPU system time: 5 seconds. Elapsed time: 21.979 seconds; current allocated memory: 1.537 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.rtl_wrap.cfg.tcl 
Execute       gen_rtl Load_and_Compute -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/vhdl/Dense_Load_and_Compute 
Execute       gen_rtl Load_and_Compute -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/verilog/Dense_Load_and_Compute 
Execute       syn_report -csynth -model Load_and_Compute -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/report/Load_and_Compute_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Load_and_Compute -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/report/Load_and_Compute_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Load_and_Compute -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_and_Compute.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.091 sec.
Execute       db_write -model Load_and_Compute -f -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_and_Compute.adb 
Execute       db_write -model Load_and_Compute -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Load_and_Compute -p D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_and_Compute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Write_Output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Write_Output -top_prefix Dense_ -sub_prefix Dense_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Write_Output.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Write_Output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.45 seconds; current allocated memory: 1.537 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.rtl_wrap.cfg.tcl 
Execute       gen_rtl Write_Output -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/vhdl/Dense_Write_Output 
Execute       gen_rtl Write_Output -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/verilog/Dense_Write_Output 
Execute       syn_report -csynth -model Write_Output -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/report/Write_Output_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Write_Output -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/report/Write_Output_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Write_Output -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Write_Output.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model Write_Output -f -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Write_Output.adb 
Execute       db_write -model Write_Output -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Write_Output -p D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Write_Output 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Dense -top_prefix  -sub_prefix Dense_ -mg_file D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Dense/IN1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Dense/W1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Dense/W2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Dense/W3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Dense/W4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Dense/B1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Dense/OUT1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Dense/CHin' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'Dense/CHout' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'Dense/relu_en' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'Dense/feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Dense/Weight1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Dense/Weight2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Dense/Weight3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Dense/Weight4' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Dense/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Dense/feature_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Dense' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'CHin', 'CHout', 'relu_en', 'feature_in', 'Weight1', 'Weight2', 'Weight3', 'Weight4', 'bias', 'feature_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_6_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_7_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Dense'.
Command       create_rtl_model done; 0.742 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.112 seconds; current allocated memory: 1.537 GB.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.rtl_wrap.cfg.tcl 
Execute       gen_rtl Dense -istop -style xilinx -f -lang vhdl -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/vhdl/Dense 
Command       gen_rtl done; 0.135 sec.
Execute       gen_rtl Dense -istop -style xilinx -f -lang vlog -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/verilog/Dense 
Execute       syn_report -csynth -model Dense -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/report/Dense_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model Dense -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/report/Dense_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model Dense -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 5.395 sec.
Execute       db_write -model Dense -f -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.adb 
Command       db_write done; 0.107 sec.
Execute       db_write -model Dense -bindview -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Dense -p D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense 
Execute       export_constraint_db -f -tool general -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.constraint.tcl 
Execute       syn_report -designview -model Dense -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.design.xml 
Command       syn_report done; 3.899 sec.
Execute       syn_report -csynthDesign -model Dense -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model Dense -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model Dense -o D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks Dense 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain Dense 
INFO-FLOW: Model list for RTL component generation: Load_Input Load_Weight Compute Load_and_Compute Write_Output Dense
INFO-FLOW: Handling components in module [Load_Input] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Input.compgen.tcl 
INFO-FLOW: Handling components in module [Load_Weight] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Weight.compgen.tcl 
INFO-FLOW: Found component Dense_mul_32s_32s_63_2_1.
INFO-FLOW: Append model Dense_mul_32s_32s_63_2_1
INFO-FLOW: Found component Dense_mul_3ns_32s_35_2_1.
INFO-FLOW: Append model Dense_mul_3ns_32s_35_2_1
INFO-FLOW: Handling components in module [Compute] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Compute.compgen.tcl 
INFO-FLOW: Found component Dense_mul_mul_16s_16s_32_4_1.
INFO-FLOW: Append model Dense_mul_mul_16s_16s_32_4_1
INFO-FLOW: Handling components in module [Load_and_Compute] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_and_Compute.compgen.tcl 
INFO-FLOW: Found component Dense_Load_and_Compute_bias_buffer_V_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model Dense_Load_and_Compute_bias_buffer_V_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebkb.
INFO-FLOW: Append model Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebkb
INFO-FLOW: Found component Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixecud.
INFO-FLOW: Append model Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixecud
INFO-FLOW: Handling components in module [Write_Output] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Write_Output.compgen.tcl 
INFO-FLOW: Handling components in module [Dense] ... 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.compgen.tcl 
INFO-FLOW: Found component Dense_fmul_32ns_32ns_32_6_max_dsp_1.
INFO-FLOW: Append model Dense_fmul_32ns_32ns_32_6_max_dsp_1
INFO-FLOW: Found component Dense_sitofp_32ns_32_7_no_dsp_1.
INFO-FLOW: Append model Dense_sitofp_32ns_32_7_no_dsp_1
INFO-FLOW: Found component Dense_mask_table_ROM_AUTO_1R.
INFO-FLOW: Append model Dense_mask_table_ROM_AUTO_1R
INFO-FLOW: Found component Dense_IN1_m_axi.
INFO-FLOW: Append model Dense_IN1_m_axi
INFO-FLOW: Found component Dense_W1_m_axi.
INFO-FLOW: Append model Dense_W1_m_axi
INFO-FLOW: Found component Dense_W2_m_axi.
INFO-FLOW: Append model Dense_W2_m_axi
INFO-FLOW: Found component Dense_W3_m_axi.
INFO-FLOW: Append model Dense_W3_m_axi
INFO-FLOW: Found component Dense_W4_m_axi.
INFO-FLOW: Append model Dense_W4_m_axi
INFO-FLOW: Found component Dense_B1_m_axi.
INFO-FLOW: Append model Dense_B1_m_axi
INFO-FLOW: Found component Dense_OUT1_m_axi.
INFO-FLOW: Append model Dense_OUT1_m_axi
INFO-FLOW: Found component Dense_control_s_axi.
INFO-FLOW: Append model Dense_control_s_axi
INFO-FLOW: Append model Load_Input
INFO-FLOW: Append model Load_Weight
INFO-FLOW: Append model Compute
INFO-FLOW: Append model Load_and_Compute
INFO-FLOW: Append model Write_Output
INFO-FLOW: Append model Dense
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: Dense_mul_32s_32s_63_2_1 Dense_mul_3ns_32s_35_2_1 Dense_mul_mul_16s_16s_32_4_1 Dense_Load_and_Compute_bias_buffer_V_RAM_2P_BRAM_1R1W Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebkb Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixecud Dense_fmul_32ns_32ns_32_6_max_dsp_1 Dense_sitofp_32ns_32_7_no_dsp_1 Dense_mask_table_ROM_AUTO_1R Dense_IN1_m_axi Dense_W1_m_axi Dense_W2_m_axi Dense_W3_m_axi Dense_W4_m_axi Dense_B1_m_axi Dense_OUT1_m_axi Dense_control_s_axi Load_Input Load_Weight Compute Load_and_Compute Write_Output Dense
INFO-FLOW: Generating D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model Dense_mul_32s_32s_63_2_1
INFO-FLOW: To file: write model Dense_mul_3ns_32s_35_2_1
INFO-FLOW: To file: write model Dense_mul_mul_16s_16s_32_4_1
INFO-FLOW: To file: write model Dense_Load_and_Compute_bias_buffer_V_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebkb
INFO-FLOW: To file: write model Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixecud
INFO-FLOW: To file: write model Dense_fmul_32ns_32ns_32_6_max_dsp_1
INFO-FLOW: To file: write model Dense_sitofp_32ns_32_7_no_dsp_1
INFO-FLOW: To file: write model Dense_mask_table_ROM_AUTO_1R
INFO-FLOW: To file: write model Dense_IN1_m_axi
INFO-FLOW: To file: write model Dense_W1_m_axi
INFO-FLOW: To file: write model Dense_W2_m_axi
INFO-FLOW: To file: write model Dense_W3_m_axi
INFO-FLOW: To file: write model Dense_W4_m_axi
INFO-FLOW: To file: write model Dense_B1_m_axi
INFO-FLOW: To file: write model Dense_OUT1_m_axi
INFO-FLOW: To file: write model Dense_control_s_axi
INFO-FLOW: To file: write model Load_Input
INFO-FLOW: To file: write model Load_Weight
INFO-FLOW: To file: write model Compute
INFO-FLOW: To file: write model Load_and_Compute
INFO-FLOW: To file: write model Write_Output
INFO-FLOW: To file: write model Dense
INFO-FLOW: Generating D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.121 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/vhdl' dstVlogDir='D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/vlog' tclDir='D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db' modelList='Dense_mul_32s_32s_63_2_1
Dense_mul_3ns_32s_35_2_1
Dense_mul_mul_16s_16s_32_4_1
Dense_Load_and_Compute_bias_buffer_V_RAM_2P_BRAM_1R1W
Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebkb
Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixecud
Dense_fmul_32ns_32ns_32_6_max_dsp_1
Dense_sitofp_32ns_32_7_no_dsp_1
Dense_mask_table_ROM_AUTO_1R
Dense_IN1_m_axi
Dense_W1_m_axi
Dense_W2_m_axi
Dense_W3_m_axi
Dense_W4_m_axi
Dense_B1_m_axi
Dense_OUT1_m_axi
Dense_control_s_axi
Load_Input
Load_Weight
Compute
Load_and_Compute
Write_Output
Dense
' expOnly='0'
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Input.compgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Weight.compgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Compute.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_and_Compute.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Dense_Load_and_Compute_bias_buffer_V_RAM_2P_BRAM_1R1W_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebkb_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixecud_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Command       ap_source done; 0.254 sec.
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Write_Output.compgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'Dense_mask_table_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.247 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 11.511 seconds; current allocated memory: 1.537 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='Dense_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='Dense_mul_32s_32s_63_2_1
Dense_mul_3ns_32s_35_2_1
Dense_mul_mul_16s_16s_32_4_1
Dense_Load_and_Compute_bias_buffer_V_RAM_2P_BRAM_1R1W
Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebkb
Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixecud
Dense_fmul_32ns_32ns_32_6_max_dsp_1
Dense_sitofp_32ns_32_7_no_dsp_1
Dense_mask_table_ROM_AUTO_1R
Dense_IN1_m_axi
Dense_W1_m_axi
Dense_W2_m_axi
Dense_W3_m_axi
Dense_W4_m_axi
Dense_B1_m_axi
Dense_OUT1_m_axi
Dense_control_s_axi
Load_Input
Load_Weight
Compute
Load_and_Compute
Write_Output
Dense
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.compgen.dataonly.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.rtl_wrap.cfg.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Input.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Weight.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Compute.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_and_Compute.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Write_Output.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.tbgen.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.constraint.tcl 
Execute       sc_get_clocks Dense 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/impl/misc/Dense_fmul_32ns_32ns_32_6_max_dsp_1_ip.tcl 
Execute       source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/impl/misc/Dense_sitofp_32ns_32_7_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE Dense LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME B1_m_axi_U SOURCE {} VARIABLE {} MODULE Dense LOOP {} BUNDLEDNAME B1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME IN1_m_axi_U SOURCE {} VARIABLE {} MODULE Dense LOOP {} BUNDLEDNAME IN1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME OUT1_m_axi_U SOURCE {} VARIABLE {} MODULE Dense LOOP {} BUNDLEDNAME OUT1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME W1_m_axi_U SOURCE {} VARIABLE {} MODULE Dense LOOP {} BUNDLEDNAME W1 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME W2_m_axi_U SOURCE {} VARIABLE {} MODULE Dense LOOP {} BUNDLEDNAME W2 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME W3_m_axi_U SOURCE {} VARIABLE {} MODULE Dense LOOP {} BUNDLEDNAME W3 DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME W4_m_axi_U SOURCE {} VARIABLE {} MODULE Dense LOOP {} BUNDLEDNAME W4 DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST Dense MODULE2INSTS {Dense Dense Load_and_Compute grp_Load_and_Compute_fu_320 Load_Input grp_Load_Input_fu_282 Load_Weight grp_Load_Weight_fu_295 Compute grp_Compute_fu_318 Write_Output grp_Write_Output_fu_359} INST2MODULE {Dense Dense grp_Load_and_Compute_fu_320 Load_and_Compute grp_Load_Input_fu_282 Load_Input grp_Load_Weight_fu_295 Load_Weight grp_Compute_fu_318 Compute grp_Write_Output_fu_359 Write_Output} INSTDATA {Dense {DEPTH 1 CHILDREN {grp_Load_and_Compute_fu_320 grp_Write_Output_fu_359}} grp_Load_and_Compute_fu_320 {DEPTH 2 CHILDREN {grp_Load_Input_fu_282 grp_Load_Weight_fu_295 grp_Compute_fu_318}} grp_Load_Input_fu_282 {DEPTH 3 CHILDREN {}} grp_Load_Weight_fu_295 {DEPTH 3 CHILDREN {}} grp_Compute_fu_318 {DEPTH 3 CHILDREN {}} grp_Write_Output_fu_359 {DEPTH 2 CHILDREN {}}} MODULEDATA {Load_Input {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_186_p2 SOURCE dense/dense.cpp:23 VARIABLE add_ln23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_223_fu_233_p2 SOURCE {} VARIABLE empty_223 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME In_Min_fu_258_p2 SOURCE dense/dense.cpp:21 VARIABLE In_Min LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_314_p2 SOURCE dense/dense.cpp:29 VARIABLE i LOOP input_zero BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Load_Weight {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_63_2_1_U6 SOURCE dense/dense.cpp:61 VARIABLE mul_ln61 LOOP load_weight BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_1732_p2 SOURCE dense/dense.cpp:61 VARIABLE add_ln61 LOOP load_weight BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_32s_35_2_1_U7 SOURCE dense/dense.cpp:63 VARIABLE mul_ln63 LOOP load_weight BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_1_fu_1750_p2 SOURCE dense/dense.cpp:61 VARIABLE add_ln61_1 LOOP load_weight BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_4_fu_1784_p2 SOURCE dense/dense.cpp:63 VARIABLE add_ln63_4 LOOP load_weight BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_1808_p2 SOURCE dense/dense.cpp:63 VARIABLE add_ln63_1 LOOP load_weight BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_8_fu_1814_p2 SOURCE dense/dense.cpp:63 VARIABLE add_ln63_8 LOOP load_weight BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_6_fu_1824_p2 SOURCE dense/dense.cpp:63 VARIABLE add_ln63_6 LOOP load_weight BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_3_fu_1868_p2 SOURCE dense/dense.cpp:63 VARIABLE add_ln63_3 LOOP load_weight BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_9_fu_1829_p2 SOURCE dense/dense.cpp:63 VARIABLE add_ln63_9 LOOP load_weight BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_5_fu_1881_p2 SOURCE dense/dense.cpp:63 VARIABLE add_ln63_5 LOOP load_weight BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_10_fu_1835_p2 SOURCE dense/dense.cpp:63 VARIABLE add_ln63_10 LOOP load_weight BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_7_fu_1894_p2 SOURCE dense/dense.cpp:63 VARIABLE add_ln63_7 LOOP load_weight BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_2026_p2 SOURCE dense/dense.cpp:61 VARIABLE i LOOP load_weight BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} Compute {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_793_p2 SOURCE dense/dense.cpp:99 VARIABLE i LOOP cpt_o BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U22 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_130 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_1_fu_1139_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_1 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_fu_1586_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_1_fu_1600_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_1 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U23 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_131 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_4_fu_1330_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_4 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_1_fu_1669_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_1 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_3_fu_1683_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_3 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U24 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_7_fu_1765_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_7 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_2_fu_2209_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_2 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_5_fu_2223_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_5 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U25 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_132 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_10_fu_1956_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_10 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_3_fu_2291_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_3 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_7_fu_2305_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_7 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U26 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_133 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_13_fu_2387_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_13 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_4_fu_2833_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_4 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_9_fu_2847_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_9 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U27 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_134 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_16_fu_2578_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_16 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_5_fu_2915_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_5 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_11_fu_2929_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_11 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U28 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_135 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_19_fu_3011_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_19 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_6_fu_3455_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_6 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_13_fu_3469_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_13 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U29 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_136 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_22_fu_3202_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_22 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_7_fu_3537_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_7 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_15_fu_3551_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_15 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U30 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_137 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_25_fu_3633_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_25 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_8_fu_4033_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_8 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_17_fu_4047_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_17 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U31 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_138 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_28_fu_3824_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_28 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_9_fu_4115_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_9 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_19_fu_4129_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_19 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U32 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_139 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_31_fu_4211_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_31 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_10_fu_4591_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_10 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_21_fu_4605_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_21 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U33 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_140 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_34_fu_4402_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_34 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_11_fu_4673_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_11 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_23_fu_4687_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_23 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U34 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_141 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_37_fu_4769_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_37 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_12_fu_5149_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_12 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_25_fu_5163_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_25 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U35 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_142 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_40_fu_4960_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_40 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_13_fu_5231_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_13 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_27_fu_5245_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_27 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U36 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_143 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_43_fu_5327_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_43 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_14_fu_5709_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_14 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_29_fu_5723_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_29 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U37 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_144 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_46_fu_5518_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_46 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_15_fu_5791_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_15 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_31_fu_5805_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_31 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U38 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_145 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_49_fu_5887_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_49 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_16_fu_6267_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_16 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_33_fu_6281_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_33 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U39 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_146 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_52_fu_6078_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_52 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_17_fu_6349_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_17 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_35_fu_6363_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_35 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U40 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_147 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_55_fu_6445_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_55 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_18_fu_6825_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_18 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_37_fu_6839_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_37 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U41 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_148 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_58_fu_6636_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_58 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_19_fu_6907_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_19 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_39_fu_6921_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_39 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U42 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_149 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_61_fu_7003_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_61 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_20_fu_7383_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_20 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_41_fu_7397_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_41 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U43 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_150 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_64_fu_7194_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_64 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_21_fu_7465_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_21 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_43_fu_7479_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_43 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U44 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_151 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_67_fu_7561_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_67 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_22_fu_7941_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_22 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_45_fu_7955_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_45 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U45 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_152 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_70_fu_7752_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_70 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_23_fu_8023_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_23 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_47_fu_8037_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_47 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U46 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_153 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_73_fu_8119_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_73 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_24_fu_8503_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_24 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_49_fu_8517_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_49 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U47 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_154 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_76_fu_8310_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_76 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_25_fu_8585_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_25 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_51_fu_8599_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_51 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U48 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_155 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_79_fu_8681_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_79 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_26_fu_9063_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_26 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_53_fu_9077_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_53 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U49 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_156 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_82_fu_8872_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_82 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_27_fu_9145_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_27 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_55_fu_9159_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_55 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U50 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_157 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_85_fu_9241_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_85 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_28_fu_9621_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_28 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_57_fu_9635_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_57 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U51 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_158 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_88_fu_9432_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_88 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_29_fu_9703_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_29 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_59_fu_9717_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_59 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U52 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_159 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_91_fu_9799_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_91 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_30_fu_10179_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_30 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_61_fu_10193_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_61 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U53 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_160 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_94_fu_9990_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_94 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_31_fu_10261_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_31 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_63_fu_10275_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_63 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U54 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_161 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_97_fu_10357_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_97 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_32_fu_10737_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_32 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_65_fu_10751_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_65 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U55 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_162 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_100_fu_10548_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_100 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_33_fu_10819_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_33 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_67_fu_10833_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_67 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U56 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_163 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_103_fu_10915_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_103 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_34_fu_11295_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_34 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_69_fu_11309_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_69 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U57 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_164 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_106_fu_11106_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_106 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_35_fu_11377_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_35 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_71_fu_11391_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_71 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U58 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_165 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_109_fu_11473_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_109 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_36_fu_11857_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_36 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_73_fu_11871_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_73 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U59 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_166 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_112_fu_11664_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_112 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_37_fu_11939_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_37 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_75_fu_11953_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_75 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U60 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_167 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_115_fu_12035_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_115 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_38_fu_12415_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_38 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_77_fu_12429_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_77 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U61 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_168 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_118_fu_12226_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_118 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_39_fu_12497_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_39 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_79_fu_12511_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_79 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U62 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_169 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_121_fu_12593_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_121 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_40_fu_12973_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_40 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_81_fu_12987_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_81 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U63 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_170 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_124_fu_12784_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_124 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_41_fu_13055_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_41 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_83_fu_13069_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_83 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U64 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_171 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_127_fu_13151_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_127 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_42_fu_13531_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_42 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_85_fu_13545_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_85 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U65 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_172 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_130_fu_13342_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_130 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_43_fu_13613_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_43 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_87_fu_13627_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_87 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U66 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_173 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_133_fu_13709_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_133 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_44_fu_14089_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_44 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_89_fu_14103_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_89 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U67 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_174 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_136_fu_13900_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_136 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_45_fu_14171_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_45 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_91_fu_14185_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_91 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U68 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_175 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_139_fu_14267_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_139 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_46_fu_14649_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_46 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_93_fu_14663_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_93 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U69 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_176 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_142_fu_14458_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_142 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_47_fu_14731_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_47 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_95_fu_14745_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_95 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U70 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_177 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_145_fu_14827_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_145 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_48_fu_15207_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_48 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_97_fu_15221_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_97 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U71 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_178 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_148_fu_15018_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_148 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_49_fu_15289_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_49 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_99_fu_15303_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_99 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U72 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_179 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_151_fu_15385_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_151 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_50_fu_15765_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_50 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_101_fu_15779_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_101 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U73 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_180 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_154_fu_15576_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_154 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_51_fu_15847_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_51 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_103_fu_15861_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_103 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U74 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_181 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_157_fu_15943_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_157 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_52_fu_16323_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_52 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_105_fu_16337_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_105 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U75 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_182 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_160_fu_16134_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_160 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_53_fu_16405_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_53 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_107_fu_16419_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_107 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U76 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_183 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_163_fu_16501_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_163 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_54_fu_16881_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_54 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_109_fu_16895_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_109 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U77 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_184 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_166_fu_16692_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_166 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_55_fu_16963_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_55 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_111_fu_16977_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_111 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U78 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_185 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_169_fu_17059_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_169 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_56_fu_17443_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_56 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_113_fu_17457_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_113 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U79 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_186 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_172_fu_17250_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_172 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_57_fu_17525_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_57 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_115_fu_17539_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_115 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U80 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_187 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_175_fu_17621_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_175 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_58_fu_17989_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_58 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_117_fu_18003_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_117 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U81 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_188 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_178_fu_17812_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_178 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_59_fu_18071_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_59 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_119_fu_18085_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_119 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U82 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_189 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_181_fu_18167_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_181 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_60_fu_18535_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_60 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_121_fu_18549_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_121 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U83 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_190 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_184_fu_18358_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_184 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_61_fu_18617_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_61 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_123_fu_18631_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_123 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U84 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_191 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_187_fu_18713_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_187 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_62_fu_19081_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_62 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_125_fu_19095_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_125 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA yes RTLNAME mul_mul_16s_16s_32_4_1_U85 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_192 LOOP cpt_i BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tp_V_190_fu_18904_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE tp_V_190 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_63_fu_19163_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_63 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_V_127_fu_19177_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE sum_V_127 LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_855_p2 SOURCE dense/dense.cpp:103 VARIABLE j LOOP cpt_i BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_64_fu_19242_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_64 LOOP cpt_o BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_Val2_334_fu_19256_p2 SOURCE {E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859} VARIABLE p_Val2_334 LOOP cpt_o BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 64 BRAM 0 URAM 0}} Load_and_Compute {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_fu_342_p2 SOURCE dense/dense.cpp:7 VARIABLE add_ln7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_215_fu_386_p2 SOURCE {} VARIABLE empty_215 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_217_fu_416_p2 SOURCE {} VARIABLE empty_217 LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln185_fu_432_p2 SOURCE dense/dense.cpp:185 VARIABLE add_ln185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME In_LP_now_2_fu_449_p2 SOURCE dense/dense.cpp:193 VARIABLE In_LP_now_2 LOOP input_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln187_fu_459_p2 SOURCE dense/dense.cpp:187 VARIABLE add_ln187 LOOP input_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME bias_buffer_V_U SOURCE dense/dense.cpp:161 VARIABLE bias_buffer_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3_U SOURCE dense/dense.cpp:159 VARIABLE Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1_U SOURCE dense/dense.cpp:162 VARIABLE Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2_U SOURCE dense/dense.cpp:160 VARIABLE Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_U SOURCE dense/dense.cpp:163 VARIABLE Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_2p}}} AREA {DSP 67 BRAM 17 URAM 0}} Write_Output {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_189_p2 SOURCE dense/dense.cpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_123_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_fu_211_p2 SOURCE dense/dense.cpp:129 VARIABLE add_ln129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_211_fu_277_p2 SOURCE {} VARIABLE empty_211 LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_307_p2 SOURCE dense/dense.cpp:131 VARIABLE add_ln131 LOOP zero_o BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} Dense {BINDINFO {{BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U114 SOURCE dense/dense.cpp:229 VARIABLE dc LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME data_V_1_fu_704_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:186} VARIABLE data_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_fu_1011_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346} VARIABLE add_ln346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_fu_1025_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1512} VARIABLE sub_ln1512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_2_fu_1105_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:813} VARIABLE result_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL maxdsp LATENCY 5 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_6_max_dsp_1_U114 SOURCE dense/dense.cpp:230 VARIABLE dc_2 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op fmul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME data_V_4_fu_565_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:186} VARIABLE data_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln346_1_fu_886_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346} VARIABLE add_ln346_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1512_1_fu_900_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1512} VARIABLE sub_ln1512_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_V_6_fu_1093_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:813} VARIABLE result_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_1120_p2 SOURCE {r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln241_fu_1126_p2 SOURCE dense/dense.cpp:241 VARIABLE add_ln241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Out_LP_now_2_fu_1149_p2 SOURCE dense/dense.cpp:250 VARIABLE Out_LP_now_2 LOOP output_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_1155_p2 SOURCE dense/dense.cpp:242 VARIABLE add_ln242 LOOP output_loop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME mask_table_U SOURCE {} VARIABLE mask_table LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME output_buffer0_V_U SOURCE dense/dense.cpp:222 VARIABLE output_buffer0_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME output_buffer1_V_U SOURCE dense/dense.cpp:226 VARIABLE output_buffer1_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}}} AREA {DSP 70 BRAM 19 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.038 seconds; current allocated memory: 1.537 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for Dense.
INFO: [VLOG 209-307] Generating Verilog RTL for Dense.
Execute       syn_report -model Dense -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 308.74 MHz
Command     autosyn done; 94.107 sec.
Command   csynth_design done; 139.422 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 102 seconds. CPU system time: 9 seconds. Elapsed time: 139.422 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 143.724 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1 opened at Sat Apr 20 12:11:23 +0800 2024
Execute     ap_set_clock -name default -period 4 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: E:/Learning_Software/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Learning_Software/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 3.533 sec.
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.125 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.723 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=1.35 
INFO: [HLS 200-1464] Running solution command: config_export -version=1.35
Execute     config_export -version=1.35 
Command   open_solution done; 3.775 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.224 sec.
Execute   create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute   config_export -format ip_catalog -rtl verilog -version 1.35 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -version 1.35 
Execute   source ./dense/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./dense/solution1/directives.tcl
Execute     set_directive_top -name Dense Dense 
INFO: [HLS 200-1510] Running: set_directive_top -name Dense Dense 
Execute     set_directive_pipeline -rewind Load_Weight/zero_w_i 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind Load_Weight/zero_w_i 
Execute     set_directive_pipeline -rewind Load_Bias/zero_bias 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind Load_Bias/zero_bias 
Execute     set_directive_pipeline -off Dense/input_loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Dense/input_loop 
Execute     set_directive_pipeline -off Dense/output_loop 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off Dense/output_loop 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -version 1.35
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=Dense xml_exists=0
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Dense
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=17
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=23 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='Dense_mul_32s_32s_63_2_1
Dense_mul_3ns_32s_35_2_1
Dense_mul_mul_16s_16s_32_4_1
Dense_Load_and_Compute_bias_buffer_V_RAM_2P_BRAM_1R1W
Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixebkb
Dense_Load_and_Compute_Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixecud
Dense_fmul_32ns_32ns_32_6_max_dsp_1
Dense_sitofp_32ns_32_7_no_dsp_1
Dense_mask_table_ROM_AUTO_1R
Dense_IN1_m_axi
Dense_W1_m_axi
Dense_W2_m_axi
Dense_W3_m_axi
Dense_W4_m_axi
Dense_B1_m_axi
Dense_OUT1_m_axi
Dense_control_s_axi
Load_Input
Load_Weight
Compute
Load_and_Compute
Write_Output
Dense
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/top-io-be.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.compgen.dataonly.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Input.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_Weight.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Compute.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Load_and_Compute.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Write_Output.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.constraint.tcl 
Execute     sc_get_clocks Dense 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/impl/misc/Dense_fmul_32ns_32ns_32_6_max_dsp_1_ip.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/impl/misc/Dense_sitofp_32ns_32_7_no_dsp_1_ip.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to Dense
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_35 D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.compgen.dataonly.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=Dense
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.rtl_wrap.cfg.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.tbgen.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.constraint.tcl 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/Dense.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Learning_Software/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.119 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/Vivado_program/pynq_lenet5/hls_t1/dense/dense/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s dense/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file dense/solution1/impl/export.zip
Command   export_design done; 28.696 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 28.696 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 32.774 sec.
Execute cleanup_all 
