/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.39
Hash     : 2b62c52
Date     : Oct 11 2023
Type     : Engineering
Log Time   : Wed Oct 11 13:21:22 2023 GMT
#Timing report of worst 96 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 41
# Timing Graph Levels: 82

#Path 1
Startpoint: P[31].Q[0] (dffre clocked by clk)
Endpoint  : out:P[31].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[31].C[0] (dffre)                                               0.894     0.894
P[31].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[31].outpad[0] (.output)                                    3.105     4.153
data arrival time                                                          4.153

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.153
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.153


#Path 2
Startpoint: P[30].Q[0] (dffre clocked by clk)
Endpoint  : out:P[30].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[30].C[0] (dffre)                                               0.894     0.894
P[30].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[30].outpad[0] (.output)                                    3.105     4.153
data arrival time                                                          4.153

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.153
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.153


#Path 3
Startpoint: P[36].Q[0] (dffre clocked by clk)
Endpoint  : out:P[36].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[36].C[0] (dffre)                                               0.894     0.894
P[36].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[36].outpad[0] (.output)                                    3.050     4.098
data arrival time                                                          4.098

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.098
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.098


#Path 4
Startpoint: P[33].Q[0] (dffre clocked by clk)
Endpoint  : out:P[33].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[33].C[0] (dffre)                                               0.894     0.894
P[33].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[33].outpad[0] (.output)                                    3.050     4.098
data arrival time                                                          4.098

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.098
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.098


#Path 5
Startpoint: P[37].Q[0] (dffre clocked by clk)
Endpoint  : out:P[37].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[37].C[0] (dffre)                                               0.894     0.894
P[37].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[37].outpad[0] (.output)                                    3.047     4.095
data arrival time                                                          4.095

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.095
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.095


#Path 6
Startpoint: P[28].Q[0] (dffre clocked by clk)
Endpoint  : out:P[28].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[28].C[0] (dffre)                                               0.894     0.894
P[28].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[28].outpad[0] (.output)                                    2.989     4.037
data arrival time                                                          4.037

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -4.037
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.037


#Path 7
Startpoint: P[34].Q[0] (dffre clocked by clk)
Endpoint  : out:P[34].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[34].C[0] (dffre)                                               0.894     0.894
P[34].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[34].outpad[0] (.output)                                    2.931     3.979
data arrival time                                                          3.979

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.979


#Path 8
Startpoint: P[32].Q[0] (dffre clocked by clk)
Endpoint  : out:P[32].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[32].C[0] (dffre)                                               0.894     0.894
P[32].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[32].outpad[0] (.output)                                    2.931     3.979
data arrival time                                                          3.979

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.979


#Path 9
Startpoint: P[35].Q[0] (dffre clocked by clk)
Endpoint  : out:P[35].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[35].C[0] (dffre)                                               0.894     0.894
P[35].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[35].outpad[0] (.output)                                    2.931     3.979
data arrival time                                                          3.979

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.979
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.979


#Path 10
Startpoint: P[29].Q[0] (dffre clocked by clk)
Endpoint  : out:P[29].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[29].C[0] (dffre)                                               0.894     0.894
P[29].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[29].outpad[0] (.output)                                    2.928     3.976
data arrival time                                                          3.976

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.976
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.976


#Path 11
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[31].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                         0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                          0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                         0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                          0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry)                         0.020     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry)                          0.000     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry)                         0.020     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry)                          0.000     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].sumout[0] (adder_carry)                       0.037     3.921
$abc$3053$li31_li31.in[0] (.names)                                                      0.543     4.463
$abc$3053$li31_li31.out[0] (.names)                                                     0.148     4.611
P[31].D[0] (dffre)                                                                      0.000     4.611
data arrival time                                                                                 4.611

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[31].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.611
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.748


#Path 12
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[37].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
subtract_i.inpad[0] (.input)                                                                  0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                       2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                      0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                      0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                                     0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                                  0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                               0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                                0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                               0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                                0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                               0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                                0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                               0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                                0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                               0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                                0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                               0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                                0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                               0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                                0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                               0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                                0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                               0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                                0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                               0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                                0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                               0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                                0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                               0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                                0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                               0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                                0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                               0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                                0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                               0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                                0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry)                               0.020     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry)                                0.000     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry)                               0.020     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry)                                0.000     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry)                               0.020     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry)                                0.000     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry)                               0.020     3.924
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry)                                0.000     3.924
$auto$alumacc.cc:485:replace_alu$27.C[34].cout[0] (adder_carry)                               0.020     3.944
$auto$alumacc.cc:485:replace_alu$27.C[35].cin[0] (adder_carry)                                0.000     3.944
$auto$alumacc.cc:485:replace_alu$27.C[35].cout[0] (adder_carry)                               0.020     3.964
$auto$alumacc.cc:485:replace_alu$27.C[36].cin[0] (adder_carry)                                0.000     3.964
$auto$alumacc.cc:485:replace_alu$27.C[36].cout[0] (adder_carry)                               0.020     3.983
$abc$2218$auto$alumacc.cc:485:replace_alu$27.co.cin[0] (adder_carry)                          0.000     3.983
$abc$2218$auto$alumacc.cc:485:replace_alu$27.co.sumout[0] (adder_carry)                       0.037     4.020
$abc$3053$li37_li37.in[3] (.names)                                                            0.485     4.505
$abc$3053$li37_li37.out[0] (.names)                                                           0.099     4.604
P[37].D[0] (dffre)                                                                            0.000     4.604
data arrival time                                                                                       4.604

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
P[37].C[0] (dffre)                                                                            0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.604
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.741


#Path 13
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[29].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                         0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                          0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                         0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                          0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].sumout[0] (adder_carry)                       0.037     3.881
$abc$3053$li29_li29.in[0] (.names)                                                      0.485     4.365
$abc$3053$li29_li29.out[0] (.names)                                                     0.197     4.562
P[29].D[0] (dffre)                                                                      0.000     4.562
data arrival time                                                                                 4.562

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[29].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.562
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.700


#Path 14
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[36].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                          Incr      Path
-------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
input external delay                                                                          0.000     0.000
subtract_i.inpad[0] (.input)                                                                  0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                       2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                      0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                      0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                                     0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                                  0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                               0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                                0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                               0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                                0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                               0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                                0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                               0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                                0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                               0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                                0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                               0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                                0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                               0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                                0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                               0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                                0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                               0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                                0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                               0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                                0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                               0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                                0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                               0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                                0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                               0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                                0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                               0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                                0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                               0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                                0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry)                               0.020     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry)                                0.000     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry)                               0.020     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry)                                0.000     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry)                               0.020     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry)                                0.000     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry)                               0.020     3.924
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry)                                0.000     3.924
$auto$alumacc.cc:485:replace_alu$27.C[34].cout[0] (adder_carry)                               0.020     3.944
$auto$alumacc.cc:485:replace_alu$27.C[35].cin[0] (adder_carry)                                0.000     3.944
$auto$alumacc.cc:485:replace_alu$27.C[35].cout[0] (adder_carry)                               0.020     3.964
$auto$alumacc.cc:485:replace_alu$27.C[36].cin[0] (adder_carry)                                0.000     3.964
$auto$alumacc.cc:485:replace_alu$27.C[36].cout[0] (adder_carry)                               0.020     3.983
$abc$2218$auto$alumacc.cc:485:replace_alu$27.co.cin[0] (adder_carry)                          0.000     3.983
$abc$2218$auto$alumacc.cc:485:replace_alu$27.co.sumout[0] (adder_carry)                       0.037     4.020
$abc$3053$li36_li36.in[1] (.names)                                                            0.366     4.386
$abc$3053$li36_li36.out[0] (.names)                                                           0.099     4.485
P[36].D[0] (dffre)                                                                            0.000     4.485
data arrival time                                                                                       4.485

clock clk (rise edge)                                                                         0.000     0.000
clock source latency                                                                          0.000     0.000
clk.inpad[0] (.input)                                                                         0.000     0.000
P[36].C[0] (dffre)                                                                            0.894     0.894
clock uncertainty                                                                             0.000     0.894
cell setup time                                                                              -0.032     0.863
data required time                                                                                      0.863
-------------------------------------------------------------------------------------------------------------
data required time                                                                                      0.863
data arrival time                                                                                      -4.485
-------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                       -3.623


#Path 15
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[30].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                         0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                          0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                         0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                          0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry)                         0.020     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry)                          0.000     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].sumout[0] (adder_carry)                       0.037     3.901
$abc$3053$li30_li30.in[0] (.names)                                                      0.424     4.324
$abc$3053$li30_li30.out[0] (.names)                                                     0.148     4.472
P[30].D[0] (dffre)                                                                      0.000     4.472
data arrival time                                                                                 4.472

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[30].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.472
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.609


#Path 16
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[27].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].sumout[0] (adder_carry)                       0.037     3.841
$abc$3053$li27_li27.in[0] (.names)                                                      0.427     4.268
$abc$3053$li27_li27.out[0] (.names)                                                     0.197     4.465
P[27].D[0] (dffre)                                                                      0.000     4.465
data arrival time                                                                                 4.465

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[27].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.465
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.602


#Path 17
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[28].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                         0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                          0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].sumout[0] (adder_carry)                       0.037     3.861
$abc$3053$li28_li28.in[0] (.names)                                                      0.488     4.349
$abc$3053$li28_li28.out[0] (.names)                                                     0.099     4.448
P[28].D[0] (dffre)                                                                      0.000     4.448
data arrival time                                                                                 4.448

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[28].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.448
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.585


#Path 18
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[21].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].sumout[0] (adder_carry)                       0.037     3.721
$abc$3053$li21_li21.in[0] (.names)                                                      0.427     4.148
$abc$3053$li21_li21.out[0] (.names)                                                     0.197     4.345
P[21].D[0] (dffre)                                                                      0.000     4.345
data arrival time                                                                                 4.345

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[21].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.345
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.482


#Path 19
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[26].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].sumout[0] (adder_carry)                       0.037     3.821
$abc$3053$li26_li26.in[0] (.names)                                                      0.366     4.187
$abc$3053$li26_li26.out[0] (.names)                                                     0.148     4.335
P[26].D[0] (dffre)                                                                      0.000     4.335
data arrival time                                                                                 4.335

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[26].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.335
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.472


#Path 20
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[16].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].sumout[0] (adder_carry)                       0.037     3.622
$abc$3053$li16_li16.in[0] (.names)                                                      0.546     4.167
$abc$3053$li16_li16.out[0] (.names)                                                     0.136     4.303
P[16].D[0] (dffre)                                                                      0.000     4.303
data arrival time                                                                                 4.303

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[16].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.303
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.440


#Path 21
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[18].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].sumout[0] (adder_carry)                       0.037     3.662
$abc$3053$li18_li18.in[0] (.names)                                                      0.485     4.146
$abc$3053$li18_li18.out[0] (.names)                                                     0.136     4.282
P[18].D[0] (dffre)                                                                      0.000     4.282
data arrival time                                                                                 4.282

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[18].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.282
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.419


#Path 22
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[20].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].sumout[0] (adder_carry)                       0.037     3.702
$abc$3053$li20_li20.in[0] (.names)                                                      0.427     4.128
$abc$3053$li20_li20.out[0] (.names)                                                     0.148     4.276
P[20].D[0] (dffre)                                                                      0.000     4.276
data arrival time                                                                                 4.276

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[20].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.276
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.413


#Path 23
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[22].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].sumout[0] (adder_carry)                       0.037     3.741
$abc$3053$li22_li22.in[0] (.names)                                                      0.430     4.171
$abc$3053$li22_li22.out[0] (.names)                                                     0.099     4.270
P[22].D[0] (dffre)                                                                      0.000     4.270
data arrival time                                                                                 4.270

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[22].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.270
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.407


#Path 24
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[19].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].sumout[0] (adder_carry)                       0.037     3.682
$abc$3053$li19_li19.in[0] (.names)                                                      0.366     4.047
$abc$3053$li19_li19.out[0] (.names)                                                     0.218     4.265
P[19].D[0] (dffre)                                                                      0.000     4.265
data arrival time                                                                                 4.265

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[19].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.265
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.403


#Path 25
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[15].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].sumout[0] (adder_carry)                       0.037     3.602
$abc$3053$li15_li15.in[0] (.names)                                                      0.549     4.150
$abc$3053$li15_li15.out[0] (.names)                                                     0.099     4.250
P[15].D[0] (dffre)                                                                      0.000     4.250
data arrival time                                                                                 4.250

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[15].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.250
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.387


#Path 26
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[24].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].sumout[0] (adder_carry)                       0.037     3.781
$abc$3053$li24_li24.in[0] (.names)                                                      0.366     4.147
$abc$3053$li24_li24.out[0] (.names)                                                     0.099     4.246
P[24].D[0] (dffre)                                                                      0.000     4.246
data arrival time                                                                                 4.246

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[24].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.246
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.383


#Path 27
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[32].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                         0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                          0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                         0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                          0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry)                         0.020     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry)                          0.000     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry)                         0.020     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry)                          0.000     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry)                         0.020     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry)                          0.000     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].sumout[0] (adder_carry)                       0.037     3.941
$abc$3053$li32_li32.in[0] (.names)                                                      0.085     4.026
$abc$3053$li32_li32.out[0] (.names)                                                     0.218     4.244
P[32].D[0] (dffre)                                                                      0.000     4.244
data arrival time                                                                                 4.244

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[32].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.244
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.381


#Path 28
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[33].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                         0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                          0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                         0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                          0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry)                         0.020     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry)                          0.000     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry)                         0.020     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry)                          0.000     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry)                         0.020     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry)                          0.000     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry)                         0.020     3.924
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry)                          0.000     3.924
$auto$alumacc.cc:485:replace_alu$27.C[34].sumout[0] (adder_carry)                       0.037     3.961
$abc$3053$li33_li33.in[0] (.names)                                                      0.085     4.046
$abc$3053$li33_li33.out[0] (.names)                                                     0.197     4.243
P[33].D[0] (dffre)                                                                      0.000     4.243
data arrival time                                                                                 4.243

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[33].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.243
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.380


#Path 29
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[25].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].sumout[0] (adder_carry)                       0.037     3.801
$abc$3053$li25_li25.in[0] (.names)                                                      0.305     4.106
$abc$3053$li25_li25.out[0] (.names)                                                     0.136     4.241
P[25].D[0] (dffre)                                                                      0.000     4.241
data arrival time                                                                                 4.241

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[25].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.241
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.379


#Path 30
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[17].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].sumout[0] (adder_carry)                       0.037     3.642
$abc$3053$li17_li17.in[0] (.names)                                                      0.485     4.126
$abc$3053$li17_li17.out[0] (.names)                                                     0.099     4.226
P[17].D[0] (dffre)                                                                      0.000     4.226
data arrival time                                                                                 4.226

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[17].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.226
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.363


#Path 31
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[35].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                         0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                          0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                         0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                          0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry)                         0.020     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry)                          0.000     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry)                         0.020     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry)                          0.000     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry)                         0.020     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry)                          0.000     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry)                         0.020     3.924
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry)                          0.000     3.924
$auto$alumacc.cc:485:replace_alu$27.C[34].cout[0] (adder_carry)                         0.020     3.944
$auto$alumacc.cc:485:replace_alu$27.C[35].cin[0] (adder_carry)                          0.000     3.944
$auto$alumacc.cc:485:replace_alu$27.C[35].cout[0] (adder_carry)                         0.020     3.964
$auto$alumacc.cc:485:replace_alu$27.C[36].cin[0] (adder_carry)                          0.000     3.964
$auto$alumacc.cc:485:replace_alu$27.C[36].sumout[0] (adder_carry)                       0.037     4.000
$abc$3053$li35_li35.in[0] (.names)                                                      0.085     4.086
$abc$3053$li35_li35.out[0] (.names)                                                     0.136     4.221
P[35].D[0] (dffre)                                                                      0.000     4.221
data arrival time                                                                                 4.221

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[35].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.221
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.358


#Path 32
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[34].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cout[0] (adder_carry)                         0.020     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cin[0] (adder_carry)                          0.000     3.744
$auto$alumacc.cc:485:replace_alu$27.C[25].cout[0] (adder_carry)                         0.020     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cin[0] (adder_carry)                          0.000     3.764
$auto$alumacc.cc:485:replace_alu$27.C[26].cout[0] (adder_carry)                         0.020     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cin[0] (adder_carry)                          0.000     3.784
$auto$alumacc.cc:485:replace_alu$27.C[27].cout[0] (adder_carry)                         0.020     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cin[0] (adder_carry)                          0.000     3.804
$auto$alumacc.cc:485:replace_alu$27.C[28].cout[0] (adder_carry)                         0.020     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cin[0] (adder_carry)                          0.000     3.824
$auto$alumacc.cc:485:replace_alu$27.C[29].cout[0] (adder_carry)                         0.020     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cin[0] (adder_carry)                          0.000     3.844
$auto$alumacc.cc:485:replace_alu$27.C[30].cout[0] (adder_carry)                         0.020     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cin[0] (adder_carry)                          0.000     3.864
$auto$alumacc.cc:485:replace_alu$27.C[31].cout[0] (adder_carry)                         0.020     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cin[0] (adder_carry)                          0.000     3.884
$auto$alumacc.cc:485:replace_alu$27.C[32].cout[0] (adder_carry)                         0.020     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].cin[0] (adder_carry)                          0.000     3.904
$auto$alumacc.cc:485:replace_alu$27.C[33].cout[0] (adder_carry)                         0.020     3.924
$auto$alumacc.cc:485:replace_alu$27.C[34].cin[0] (adder_carry)                          0.000     3.924
$auto$alumacc.cc:485:replace_alu$27.C[34].cout[0] (adder_carry)                         0.020     3.944
$auto$alumacc.cc:485:replace_alu$27.C[35].cin[0] (adder_carry)                          0.000     3.944
$auto$alumacc.cc:485:replace_alu$27.C[35].sumout[0] (adder_carry)                       0.037     3.981
$abc$3053$li34_li34.in[0] (.names)                                                      0.085     4.066
$abc$3053$li34_li34.out[0] (.names)                                                     0.148     4.213
P[34].D[0] (dffre)                                                                      0.000     4.213
data arrival time                                                                                 4.213

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[34].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.213
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.351


#Path 33
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[23].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].cout[0] (adder_carry)                         0.028     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cin[0] (adder_carry)                          0.000     3.565
$auto$alumacc.cc:485:replace_alu$27.C[16].cout[0] (adder_carry)                         0.020     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cin[0] (adder_carry)                          0.000     3.585
$auto$alumacc.cc:485:replace_alu$27.C[17].cout[0] (adder_carry)                         0.020     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cin[0] (adder_carry)                          0.000     3.605
$auto$alumacc.cc:485:replace_alu$27.C[18].cout[0] (adder_carry)                         0.020     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cin[0] (adder_carry)                          0.000     3.625
$auto$alumacc.cc:485:replace_alu$27.C[19].cout[0] (adder_carry)                         0.020     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cin[0] (adder_carry)                          0.000     3.645
$auto$alumacc.cc:485:replace_alu$27.C[20].cout[0] (adder_carry)                         0.020     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cin[0] (adder_carry)                          0.000     3.665
$auto$alumacc.cc:485:replace_alu$27.C[21].cout[0] (adder_carry)                         0.020     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cin[0] (adder_carry)                          0.000     3.684
$auto$alumacc.cc:485:replace_alu$27.C[22].cout[0] (adder_carry)                         0.020     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cin[0] (adder_carry)                          0.000     3.704
$auto$alumacc.cc:485:replace_alu$27.C[23].cout[0] (adder_carry)                         0.020     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].cin[0] (adder_carry)                          0.000     3.724
$auto$alumacc.cc:485:replace_alu$27.C[24].sumout[0] (adder_carry)                       0.037     3.761
$abc$3053$li23_li23.in[0] (.names)                                                      0.305     4.066
$abc$3053$li23_li23.out[0] (.names)                                                     0.099     4.165
P[23].D[0] (dffre)                                                                      0.000     4.165
data arrival time                                                                                 4.165

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[23].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.165
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.302


#Path 34
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[14].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[14].in[3] (.names)                                0.427     2.920
$auto$alumacc.cc:485:replace_alu$27.S[14].out[0] (.names)                               0.152     3.072
$auto$alumacc.cc:485:replace_alu$27.C[15].p[0] (adder_carry)                            0.465     3.537
$auto$alumacc.cc:485:replace_alu$27.C[15].sumout[0] (adder_carry)                       0.037     3.573
$abc$3053$li14_li14.in[0] (.names)                                                      0.424     3.997
$abc$3053$li14_li14.out[0] (.names)                                                     0.136     4.132
P[14].D[0] (dffre)                                                                      0.000     4.132
data arrival time                                                                                 4.132

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[14].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -4.132
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.269


#Path 35
Startpoint: P[23].Q[0] (dffre clocked by clk)
Endpoint  : out:P[23].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[23].C[0] (dffre)                                               0.894     0.894
P[23].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[23].outpad[0] (.output)                                    2.208     3.257
data arrival time                                                          3.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.257


#Path 36
Startpoint: P[27].Q[0] (dffre clocked by clk)
Endpoint  : out:P[27].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[27].C[0] (dffre)                                               0.894     0.894
P[27].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[27].outpad[0] (.output)                                    2.208     3.257
data arrival time                                                          3.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.257


#Path 37
Startpoint: P[26].Q[0] (dffre clocked by clk)
Endpoint  : out:P[26].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[26].C[0] (dffre)                                               0.894     0.894
P[26].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[26].outpad[0] (.output)                                    2.208     3.257
data arrival time                                                          3.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.257


#Path 38
Startpoint: P[24].Q[0] (dffre clocked by clk)
Endpoint  : out:P[24].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[24].C[0] (dffre)                                               0.894     0.894
P[24].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[24].outpad[0] (.output)                                    2.208     3.257
data arrival time                                                          3.257

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.257
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.257


#Path 39
Startpoint: P[22].Q[0] (dffre clocked by clk)
Endpoint  : out:P[22].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[22].C[0] (dffre)                                               0.894     0.894
P[22].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[22].outpad[0] (.output)                                    2.150     3.199
data arrival time                                                          3.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.199


#Path 40
Startpoint: P[13].Q[0] (dffre clocked by clk)
Endpoint  : out:P[13].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[13].C[0] (dffre)                                               0.894     0.894
P[13].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[13].outpad[0] (.output)                                    2.150     3.199
data arrival time                                                          3.199

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.199
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.199


#Path 41
Startpoint: P[21].Q[0] (dffre clocked by clk)
Endpoint  : out:P[21].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[21].C[0] (dffre)                                               0.894     0.894
P[21].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[21].outpad[0] (.output)                                    2.096     3.144
data arrival time                                                          3.144

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.144
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.144


#Path 42
Startpoint: P[25].Q[0] (dffre clocked by clk)
Endpoint  : out:P[25].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[25].C[0] (dffre)                                               0.894     0.894
P[25].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[25].outpad[0] (.output)                                    2.089     3.138
data arrival time                                                          3.138

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.138
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.138


#Path 43
Startpoint: P[19].Q[0] (dffre clocked by clk)
Endpoint  : out:P[19].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[19].C[0] (dffre)                                               0.894     0.894
P[19].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[19].outpad[0] (.output)                                    2.089     3.138
data arrival time                                                          3.138

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.138
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.138


#Path 44
Startpoint: P[17].Q[0] (dffre clocked by clk)
Endpoint  : out:P[17].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[17].C[0] (dffre)                                               0.894     0.894
P[17].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[17].outpad[0] (.output)                                    2.089     3.138
data arrival time                                                          3.138

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.138
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.138


#Path 45
Startpoint: P[3].Q[0] (dffre clocked by clk)
Endpoint  : out:P[3].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[3].C[0] (dffre)                                                0.894     0.894
P[3].Q[0] (dffre) [clock-to-output]                              0.154     1.048
out:P[3].outpad[0] (.output)                                     2.089     3.138
data arrival time                                                          3.138

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.138
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.138


#Path 46
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[13].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[12].in[2] (.names)                                0.085     2.578
$auto$alumacc.cc:485:replace_alu$27.S[12].out[0] (.names)                               0.054     2.632
$auto$alumacc.cc:485:replace_alu$27.C[13].p[0] (adder_carry)                            0.645     3.277
$auto$alumacc.cc:485:replace_alu$27.C[13].cout[0] (adder_carry)                         0.028     3.305
$auto$alumacc.cc:485:replace_alu$27.C[14].cin[0] (adder_carry)                          0.000     3.305
$auto$alumacc.cc:485:replace_alu$27.C[14].sumout[0] (adder_carry)                       0.037     3.342
$abc$3053$li13_li13.in[0] (.names)                                                      0.546     3.888
$abc$3053$li13_li13.out[0] (.names)                                                     0.099     3.987
P[13].D[0] (dffre)                                                                      0.000     3.987
data arrival time                                                                                 3.987

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[13].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -3.987
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.124


#Path 47
Startpoint: P[1].Q[0] (dffre clocked by clk)
Endpoint  : out:P[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[1].C[0] (dffre)                                                0.894     0.894
P[1].Q[0] (dffre) [clock-to-output]                              0.154     1.048
out:P[1].outpad[0] (.output)                                     2.032     3.080
data arrival time                                                          3.080

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.080


#Path 48
Startpoint: P[0].Q[0] (dffre clocked by clk)
Endpoint  : out:P[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[0].C[0] (dffre)                                                0.894     0.894
P[0].Q[0] (dffre) [clock-to-output]                              0.154     1.048
out:P[0].outpad[0] (.output)                                     2.032     3.080
data arrival time                                                          3.080

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.080


#Path 49
Startpoint: P[16].Q[0] (dffre clocked by clk)
Endpoint  : out:P[16].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[16].C[0] (dffre)                                               0.894     0.894
P[16].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[16].outpad[0] (.output)                                    2.032     3.080
data arrival time                                                          3.080

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.080


#Path 50
Startpoint: P[18].Q[0] (dffre clocked by clk)
Endpoint  : out:P[18].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[18].C[0] (dffre)                                               0.894     0.894
P[18].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[18].outpad[0] (.output)                                    2.032     3.080
data arrival time                                                          3.080

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.080
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.080


#Path 51
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[10].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names)                                 2.333     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names)                                0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry)                             0.584     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.028     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.000     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.000     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.000     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     3.157
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.000     3.157
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     3.177
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.000     3.177
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020     3.197
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.000     3.197
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020     3.217
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.000     3.217
$auto$alumacc.cc:485:replace_alu$27.C[11].sumout[0] (adder_carry)                       0.037     3.254
$abc$3053$li10_li10.in[0] (.names)                                                      0.485     3.738
$abc$3053$li10_li10.out[0] (.names)                                                     0.197     3.935
P[10].D[0] (dffre)                                                                      0.000     3.935
data arrival time                                                                                 3.935

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[10].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -3.935
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -3.072


#Path 52
Startpoint: P[6].Q[0] (dffre clocked by clk)
Endpoint  : out:P[6].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[6].C[0] (dffre)                                                0.894     0.894
P[6].Q[0] (dffre) [clock-to-output]                              0.154     1.048
out:P[6].outpad[0] (.output)                                     1.974     3.022
data arrival time                                                          3.022

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.022
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.022


#Path 53
Startpoint: P[2].Q[0] (dffre clocked by clk)
Endpoint  : out:P[2].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[2].C[0] (dffre)                                                0.894     0.894
P[2].Q[0] (dffre) [clock-to-output]                              0.154     1.048
out:P[2].outpad[0] (.output)                                     1.971     3.019
data arrival time                                                          3.019

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.019
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.019


#Path 54
Startpoint: P[15].Q[0] (dffre clocked by clk)
Endpoint  : out:P[15].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[15].C[0] (dffre)                                               0.894     0.894
P[15].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[15].outpad[0] (.output)                                    1.971     3.019
data arrival time                                                          3.019

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.019
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.019


#Path 55
Startpoint: P[14].Q[0] (dffre clocked by clk)
Endpoint  : out:P[14].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[14].C[0] (dffre)                                               0.894     0.894
P[14].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[14].outpad[0] (.output)                                    1.971     3.019
data arrival time                                                          3.019

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.019
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.019


#Path 56
Startpoint: P[11].Q[0] (dffre clocked by clk)
Endpoint  : out:P[11].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[11].C[0] (dffre)                                               0.894     0.894
P[11].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[11].outpad[0] (.output)                                    1.971     3.019
data arrival time                                                          3.019

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.019
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.019


#Path 57
Startpoint: P[9].Q[0] (dffre clocked by clk)
Endpoint  : out:P[9].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[9].C[0] (dffre)                                                0.894     0.894
P[9].Q[0] (dffre) [clock-to-output]                              0.154     1.048
out:P[9].outpad[0] (.output)                                     1.971     3.019
data arrival time                                                          3.019

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -3.019
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.019


#Path 58
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[8].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
subtract_i.inpad[0] (.input)                                                           0.000     0.000
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names)                                2.333     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names)                               0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry)                            0.584     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                         0.028     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                          0.000     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                         0.020     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                          0.000     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                         0.020     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                          0.000     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                         0.020     3.157
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                          0.000     3.157
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                         0.020     3.177
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                          0.000     3.177
$auto$alumacc.cc:485:replace_alu$27.C[9].sumout[0] (adder_carry)                       0.037     3.214
$abc$3053$li08_li08.in[0] (.names)                                                     0.427     3.640
$abc$3053$li08_li08.out[0] (.names)                                                    0.218     3.858
P[8].D[0] (dffre)                                                                      0.000     3.858
data arrival time                                                                                3.858

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[8].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                      0.000     0.894
cell setup time                                                                       -0.032     0.863
data required time                                                                               0.863
------------------------------------------------------------------------------------------------------
data required time                                                                               0.863
data arrival time                                                                               -3.858
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.996


#Path 59
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[11].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names)                                 2.333     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names)                                0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry)                             0.584     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.028     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.000     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.000     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.000     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     3.157
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.000     3.157
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     3.177
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.000     3.177
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020     3.197
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.000     3.197
$auto$alumacc.cc:485:replace_alu$27.C[10].cout[0] (adder_carry)                         0.020     3.217
$auto$alumacc.cc:485:replace_alu$27.C[11].cin[0] (adder_carry)                          0.000     3.217
$auto$alumacc.cc:485:replace_alu$27.C[11].cout[0] (adder_carry)                         0.020     3.237
$auto$alumacc.cc:485:replace_alu$27.C[12].cin[0] (adder_carry)                          0.000     3.237
$auto$alumacc.cc:485:replace_alu$27.C[12].sumout[0] (adder_carry)                       0.037     3.273
$abc$3053$li11_li11.in[0] (.names)                                                      0.366     3.639
$abc$3053$li11_li11.out[0] (.names)                                                     0.218     3.857
P[11].D[0] (dffre)                                                                      0.000     3.857
data arrival time                                                                                 3.857

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[11].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -3.857
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -2.994


#Path 60
Startpoint: P[10].Q[0] (dffre clocked by clk)
Endpoint  : out:P[10].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[10].C[0] (dffre)                                               0.894     0.894
P[10].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[10].outpad[0] (.output)                                    1.910     2.958
data arrival time                                                          2.958

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.958


#Path 61
Startpoint: P[5].Q[0] (dffre clocked by clk)
Endpoint  : out:P[5].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[5].C[0] (dffre)                                                0.894     0.894
P[5].Q[0] (dffre) [clock-to-output]                              0.154     1.048
out:P[5].outpad[0] (.output)                                     1.910     2.958
data arrival time                                                          2.958

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.958


#Path 62
Startpoint: P[7].Q[0] (dffre clocked by clk)
Endpoint  : out:P[7].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[7].C[0] (dffre)                                                0.894     0.894
P[7].Q[0] (dffre) [clock-to-output]                              0.154     1.048
out:P[7].outpad[0] (.output)                                     1.910     2.958
data arrival time                                                          2.958

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.958


#Path 63
Startpoint: P[20].Q[0] (dffre clocked by clk)
Endpoint  : out:P[20].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[20].C[0] (dffre)                                               0.894     0.894
P[20].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[20].outpad[0] (.output)                                    1.910     2.958
data arrival time                                                          2.958

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.958


#Path 64
Startpoint: P[4].Q[0] (dffre clocked by clk)
Endpoint  : out:P[4].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[4].C[0] (dffre)                                                0.894     0.894
P[4].Q[0] (dffre) [clock-to-output]                              0.154     1.048
out:P[4].outpad[0] (.output)                                     1.910     2.958
data arrival time                                                          2.958

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.958
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.958


#Path 65
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[7].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
subtract_i.inpad[0] (.input)                                                           0.000     0.000
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names)                                2.333     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names)                               0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry)                            0.584     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                         0.028     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                          0.000     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                         0.020     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                          0.000     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                         0.020     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                          0.000     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                         0.020     3.157
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                          0.000     3.157
$auto$alumacc.cc:485:replace_alu$27.C[8].sumout[0] (adder_carry)                       0.037     3.194
$abc$3053$li07_li07.in[0] (.names)                                                     0.424     3.617
$abc$3053$li07_li07.out[0] (.names)                                                    0.197     3.814
P[7].D[0] (dffre)                                                                      0.000     3.814
data arrival time                                                                                3.814

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[7].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                      0.000     0.894
cell setup time                                                                       -0.032     0.863
data required time                                                                               0.863
------------------------------------------------------------------------------------------------------
data required time                                                                               0.863
data arrival time                                                                               -3.814
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.952


#Path 66
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[9].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names)                                 2.333     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names)                                0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry)                             0.584     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                          0.028     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                           0.000     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                          0.020     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                           0.000     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                          0.020     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                           0.000     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].cout[0] (adder_carry)                          0.020     3.157
$auto$alumacc.cc:485:replace_alu$27.C[8].cin[0] (adder_carry)                           0.000     3.157
$auto$alumacc.cc:485:replace_alu$27.C[8].cout[0] (adder_carry)                          0.020     3.177
$auto$alumacc.cc:485:replace_alu$27.C[9].cin[0] (adder_carry)                           0.000     3.177
$auto$alumacc.cc:485:replace_alu$27.C[9].cout[0] (adder_carry)                          0.020     3.197
$auto$alumacc.cc:485:replace_alu$27.C[10].cin[0] (adder_carry)                          0.000     3.197
$auto$alumacc.cc:485:replace_alu$27.C[10].sumout[0] (adder_carry)                       0.037     3.234
$abc$3053$li09_li09.in[0] (.names)                                                      0.366     3.599
$abc$3053$li09_li09.out[0] (.names)                                                     0.197     3.796
P[9].D[0] (dffre)                                                                       0.000     3.796
data arrival time                                                                                 3.796

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[9].C[0] (dffre)                                                                       0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -3.796
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -2.933


#Path 67
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[12].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    0.000     0.000
subtract_i.inpad[0] (.input)                                                            0.000     0.000
$abc$5285$new_new_n228__.in[0] (.names)                                                 2.275     2.275
$abc$5285$new_new_n228__.out[0] (.names)                                                0.218     2.493
$auto$alumacc.cc:485:replace_alu$27.S[12].in[2] (.names)                                0.085     2.578
$auto$alumacc.cc:485:replace_alu$27.S[12].out[0] (.names)                               0.054     2.632
$auto$alumacc.cc:485:replace_alu$27.C[13].p[0] (adder_carry)                            0.645     3.277
$auto$alumacc.cc:485:replace_alu$27.C[13].sumout[0] (adder_carry)                       0.037     3.314
$abc$3053$li12_li12.in[0] (.names)                                                      0.366     3.679
$abc$3053$li12_li12.out[0] (.names)                                                     0.099     3.779
P[12].D[0] (dffre)                                                                      0.000     3.779
data arrival time                                                                                 3.779

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
P[12].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                       0.000     0.894
cell setup time                                                                        -0.032     0.863
data required time                                                                                0.863
-------------------------------------------------------------------------------------------------------
data required time                                                                                0.863
data arrival time                                                                                -3.779
-------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                 -2.916


#Path 68
Startpoint: P[8].Q[0] (dffre clocked by clk)
Endpoint  : out:P[8].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[8].C[0] (dffre)                                                0.894     0.894
P[8].Q[0] (dffre) [clock-to-output]                              0.154     1.048
out:P[8].outpad[0] (.output)                                     1.852     2.900
data arrival time                                                          2.900

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.900
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.900


#Path 69
Startpoint: P[12].Q[0] (dffre clocked by clk)
Endpoint  : out:P[12].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[12].C[0] (dffre)                                               0.894     0.894
P[12].Q[0] (dffre) [clock-to-output]                             0.154     1.048
out:P[12].outpad[0] (.output)                                    1.849     2.897
data arrival time                                                          2.897

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                         -2.897
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.897


#Path 70
Startpoint: A[13].inpad[0] (.input clocked by clk)
Endpoint  : i1[13].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[13].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li51_li51.in[0] (.names)                               3.537     3.537
$abc$3053$li51_li51.out[0] (.names)                              0.218     3.755
i1[13].D[0] (dffre)                                              0.000     3.755
data arrival time                                                          3.755

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[13].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -3.755
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.893


#Path 71
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[3].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
subtract_i.inpad[0] (.input)                                                           0.000     0.000
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names)                                2.333     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names)                               0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry)                            0.584     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].sumout[0] (adder_carry)                       0.037     3.105
$abc$3053$li03_li03.in[0] (.names)                                                     0.488     3.593
$abc$3053$li03_li03.out[0] (.names)                                                    0.136     3.728
P[3].D[0] (dffre)                                                                      0.000     3.728
data arrival time                                                                                3.728

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[3].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                      0.000     0.894
cell setup time                                                                       -0.032     0.863
data required time                                                                               0.863
------------------------------------------------------------------------------------------------------
data required time                                                                               0.863
data arrival time                                                                               -3.728
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.866


#Path 72
Startpoint: A[18].inpad[0] (.input clocked by clk)
Endpoint  : i1[18].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[18].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li56_li56.in[0] (.names)                               3.476     3.476
$abc$3053$li56_li56.out[0] (.names)                              0.218     3.694
i1[18].D[0] (dffre)                                              0.000     3.694
data arrival time                                                          3.694

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[18].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -3.694
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.832


#Path 73
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[6].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
subtract_i.inpad[0] (.input)                                                           0.000     0.000
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names)                                2.333     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names)                               0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry)                            0.584     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                         0.028     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                          0.000     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                         0.020     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                          0.000     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cout[0] (adder_carry)                         0.020     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].cin[0] (adder_carry)                          0.000     3.137
$auto$alumacc.cc:485:replace_alu$27.C[7].sumout[0] (adder_carry)                       0.037     3.174
$abc$3053$li06_li06.in[0] (.names)                                                     0.366     3.540
$abc$3053$li06_li06.out[0] (.names)                                                    0.136     3.675
P[6].D[0] (dffre)                                                                      0.000     3.675
data arrival time                                                                                3.675

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[6].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                      0.000     0.894
cell setup time                                                                       -0.032     0.863
data required time                                                                               0.863
------------------------------------------------------------------------------------------------------
data required time                                                                               0.863
data arrival time                                                                               -3.675
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.812


#Path 74
Startpoint: A[19].inpad[0] (.input clocked by clk)
Endpoint  : i1[19].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[19].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li57_li57.in[0] (.names)                               3.534     3.534
$abc$3053$li57_li57.out[0] (.names)                              0.136     3.670
i1[19].D[0] (dffre)                                              0.000     3.670
data arrival time                                                          3.670

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[19].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -3.670
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.807


#Path 75
Startpoint: A[14].inpad[0] (.input clocked by clk)
Endpoint  : i1[14].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[14].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li52_li52.in[0] (.names)                               3.418     3.418
$abc$3053$li52_li52.out[0] (.names)                              0.218     3.636
i1[14].D[0] (dffre)                                              0.000     3.636
data arrival time                                                          3.636

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[14].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -3.636
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.774


#Path 76
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[5].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
subtract_i.inpad[0] (.input)                                                           0.000     0.000
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names)                                2.333     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names)                               0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry)                            0.584     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                         0.028     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                          0.000     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cout[0] (adder_carry)                         0.020     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].cin[0] (adder_carry)                          0.000     3.117
$auto$alumacc.cc:485:replace_alu$27.C[6].sumout[0] (adder_carry)                       0.037     3.154
$abc$3053$li05_li05.in[0] (.names)                                                     0.366     3.520
$abc$3053$li05_li05.out[0] (.names)                                                    0.099     3.619
P[5].D[0] (dffre)                                                                      0.000     3.619
data arrival time                                                                                3.619

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[5].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                      0.000     0.894
cell setup time                                                                       -0.032     0.863
data required time                                                                               0.863
------------------------------------------------------------------------------------------------------
data required time                                                                               0.863
data arrival time                                                                               -3.619
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.756


#Path 77
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[4].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
subtract_i.inpad[0] (.input)                                                           0.000     0.000
$auto$alumacc.cc:485:replace_alu$27.S[3].in[2] (.names)                                2.333     2.333
$auto$alumacc.cc:485:replace_alu$27.S[3].out[0] (.names)                               0.152     2.485
$auto$alumacc.cc:485:replace_alu$27.C[4].p[0] (adder_carry)                            0.584     3.069
$auto$alumacc.cc:485:replace_alu$27.C[4].cout[0] (adder_carry)                         0.028     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].cin[0] (adder_carry)                          0.000     3.097
$auto$alumacc.cc:485:replace_alu$27.C[5].sumout[0] (adder_carry)                       0.037     3.134
$abc$3053$li04_li04.in[0] (.names)                                                     0.366     3.500
$abc$3053$li04_li04.out[0] (.names)                                                    0.099     3.599
P[4].D[0] (dffre)                                                                      0.000     3.599
data arrival time                                                                                3.599

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[4].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                      0.000     0.894
cell setup time                                                                       -0.032     0.863
data required time                                                                               0.863
------------------------------------------------------------------------------------------------------
data required time                                                                               0.863
data arrival time                                                                               -3.599
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.736


#Path 78
Startpoint: A[16].inpad[0] (.input clocked by clk)
Endpoint  : i1[16].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[16].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li54_li54.in[0] (.names)                               3.296     3.296
$abc$3053$li54_li54.out[0] (.names)                              0.197     3.493
i1[16].D[0] (dffre)                                              0.000     3.493
data arrival time                                                          3.493

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[16].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -3.493
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.631


#Path 79
Startpoint: A[15].inpad[0] (.input clocked by clk)
Endpoint  : i1[15].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[15].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li53_li53.in[0] (.names)                               3.354     3.354
$abc$3053$li53_li53.out[0] (.names)                              0.136     3.490
i1[15].D[0] (dffre)                                              0.000     3.490
data arrival time                                                          3.490

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[15].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -3.490
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.627


#Path 80
Startpoint: A[17].inpad[0] (.input clocked by clk)
Endpoint  : i1[17].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[17].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li55_li55.in[0] (.names)                               3.296     3.296
$abc$3053$li55_li55.out[0] (.names)                              0.148     3.444
i1[17].D[0] (dffre)                                              0.000     3.444
data arrival time                                                          3.444

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[17].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -3.444
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -2.581


#Path 81
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
subtract_i.inpad[0] (.input)                                                           0.000     0.000
$auto$alumacc.cc:485:replace_alu$27.S[2].in[2] (.names)                                2.333     2.333
$auto$alumacc.cc:485:replace_alu$27.S[2].out[0] (.names)                               0.218     2.551
$auto$alumacc.cc:485:replace_alu$27.C[3].p[0] (adder_carry)                            0.000     2.551
$auto$alumacc.cc:485:replace_alu$27.C[3].sumout[0] (adder_carry)                       0.037     2.588
$abc$3053$li02_li02.in[0] (.names)                                                     0.424     3.011
$abc$3053$li02_li02.out[0] (.names)                                                    0.148     3.159
P[2].D[0] (dffre)                                                                      0.000     3.159
data arrival time                                                                                3.159

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[2].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                      0.000     0.894
cell setup time                                                                       -0.032     0.863
data required time                                                                               0.863
------------------------------------------------------------------------------------------------------
data required time                                                                               0.863
data arrival time                                                                               -3.159
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.297


#Path 82
Startpoint: subtract_i.inpad[0] (.input clocked by clk)
Endpoint  : P[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
input external delay                                                                   0.000     0.000
subtract_i.inpad[0] (.input)                                                           0.000     0.000
$auto$alumacc.cc:485:replace_alu$27.S[1].in[3] (.names)                                2.333     2.333
$auto$alumacc.cc:485:replace_alu$27.S[1].out[0] (.names)                               0.148     2.481
$auto$alumacc.cc:485:replace_alu$27.C[2].p[0] (adder_carry)                            0.000     2.481
$auto$alumacc.cc:485:replace_alu$27.C[2].sumout[0] (adder_carry)                       0.037     2.518
$abc$3053$li01_li01.in[0] (.names)                                                     0.427     2.944
$abc$3053$li01_li01.out[0] (.names)                                                    0.197     3.141
P[1].D[0] (dffre)                                                                      0.000     3.141
data arrival time                                                                                3.141

clock clk (rise edge)                                                                  0.000     0.000
clock source latency                                                                   0.000     0.000
clk.inpad[0] (.input)                                                                  0.000     0.000
P[1].C[0] (dffre)                                                                      0.894     0.894
clock uncertainty                                                                      0.000     0.894
cell setup time                                                                       -0.032     0.863
data required time                                                                               0.863
------------------------------------------------------------------------------------------------------
data required time                                                                               0.863
data arrival time                                                                               -3.141
------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                -2.278


#Path 83
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i1[8].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
$abc$3053$li46_li46.in[1] (.names)                               2.455     2.455
$abc$3053$li46_li46.out[0] (.names)                              0.218     2.673
i1[8].D[0] (dffre)                                               0.000     2.673
data arrival time                                                          2.673

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[8].C[0] (dffre)                                               0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.673
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.810


#Path 84
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i1[7].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
$abc$3053$li45_li45.in[1] (.names)                               2.455     2.455
$abc$3053$li45_li45.out[0] (.names)                              0.218     2.673
i1[7].D[0] (dffre)                                               0.000     2.673
data arrival time                                                          2.673

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[7].C[0] (dffre)                                               0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.673
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.810


#Path 85
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i1[12].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
$abc$3053$li50_li50.in[1] (.names)                               2.455     2.455
$abc$3053$li50_li50.out[0] (.names)                              0.218     2.673
i1[12].D[0] (dffre)                                              0.000     2.673
data arrival time                                                          2.673

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[12].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.673
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.810


#Path 86
Startpoint: A[11].inpad[0] (.input clocked by clk)
Endpoint  : i1[11].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
A[11].inpad[0] (.input)                                          0.000     0.000
$abc$3053$li49_li49.in[0] (.names)                               2.397     2.397
$abc$3053$li49_li49.out[0] (.names)                              0.218     2.615
i1[11].D[0] (dffre)                                              0.000     2.615
data arrival time                                                          2.615

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[11].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.615
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.752


#Path 87
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i1[4].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
$abc$3053$li42_li42.in[1] (.names)                               2.336     2.336
$abc$3053$li42_li42.out[0] (.names)                              0.218     2.554
i1[4].D[0] (dffre)                                               0.000     2.554
data arrival time                                                          2.554

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[4].C[0] (dffre)                                               0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.554
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.691


#Path 88
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i1[6].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
$abc$3053$li44_li44.in[1] (.names)                               2.455     2.455
$abc$3053$li44_li44.out[0] (.names)                              0.099     2.554
i1[6].D[0] (dffre)                                               0.000     2.554
data arrival time                                                          2.554

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[6].C[0] (dffre)                                               0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.554
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.691


#Path 89
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i1[9].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
$abc$3053$li47_li47.in[1] (.names)                               2.455     2.455
$abc$3053$li47_li47.out[0] (.names)                              0.099     2.554
i1[9].D[0] (dffre)                                               0.000     2.554
data arrival time                                                          2.554

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[9].C[0] (dffre)                                               0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.554
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.691


#Path 90
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i1[10].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
$abc$3053$li48_li48.in[1] (.names)                               2.455     2.455
$abc$3053$li48_li48.out[0] (.names)                              0.099     2.554
i1[10].D[0] (dffre)                                              0.000     2.554
data arrival time                                                          2.554

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[10].C[0] (dffre)                                              0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.554
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.691


#Path 91
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : P[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
$abc$3053$li00_li00.in[1] (.names)                               2.275     2.275
$abc$3053$li00_li00.out[0] (.names)                              0.218     2.493
P[0].D[0] (dffre)                                                0.000     2.493
data arrival time                                                          2.493

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
P[0].C[0] (dffre)                                                0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.493
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.631


#Path 92
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i1[0].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
$abc$3053$li38_li38.in[1] (.names)                               2.336     2.336
$abc$3053$li38_li38.out[0] (.names)                              0.148     2.484
i1[0].D[0] (dffre)                                               0.000     2.484
data arrival time                                                          2.484

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[0].C[0] (dffre)                                               0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.484
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.621


#Path 93
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i1[1].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
$abc$3053$li39_li39.in[1] (.names)                               2.336     2.336
$abc$3053$li39_li39.out[0] (.names)                              0.148     2.484
i1[1].D[0] (dffre)                                               0.000     2.484
data arrival time                                                          2.484

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[1].C[0] (dffre)                                               0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.484
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.621


#Path 94
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i1[2].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
$abc$3053$li40_li40.in[1] (.names)                               2.336     2.336
$abc$3053$li40_li40.out[0] (.names)                              0.148     2.484
i1[2].D[0] (dffre)                                               0.000     2.484
data arrival time                                                          2.484

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[2].C[0] (dffre)                                               0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.484
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.621


#Path 95
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i1[3].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
$abc$3053$li41_li41.in[1] (.names)                               2.336     2.336
$abc$3053$li41_li41.out[0] (.names)                              0.148     2.484
i1[3].D[0] (dffre)                                               0.000     2.484
data arrival time                                                          2.484

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[3].C[0] (dffre)                                               0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.484
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.621


#Path 96
Startpoint: reset.inpad[0] (.input clocked by clk)
Endpoint  : i1[5].D[0] (dffre clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
reset.inpad[0] (.input)                                          0.000     0.000
$abc$3053$li43_li43.in[1] (.names)                               2.275     2.275
$abc$3053$li43_li43.out[0] (.names)                              0.148     2.423
i1[5].D[0] (dffre)                                               0.000     2.423
data arrival time                                                          2.423

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
i1[5].C[0] (dffre)                                               0.894     0.894
clock uncertainty                                                0.000     0.894
cell setup time                                                 -0.032     0.863
data required time                                                         0.863
--------------------------------------------------------------------------------
data required time                                                         0.863
data arrival time                                                         -2.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -1.560


#End of timing report
