<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/MCA/HardwareUnits/RegisterFile.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_e10184ddeeb4432dba6c949335d8ab8d.html">MCA</a></li><li class="navelem"><a class="el" href="dir_6174df76bdd178a8864b056604028b30.html">HardwareUnits</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RegisterFile.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RegisterFile_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===--------------------- RegisterFile.h -----------------------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span><span class="comment"></span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// This file defines a register mapping file class.  This class is responsible</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// for managing hardware register files and the tracking of data dependencies</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// between registers.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef LLVM_MCA_HARDWAREUNITS_REGISTERFILE_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define LLVM_MCA_HARDWAREUNITS_REGISTERFILE_H</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="APInt_8h.html">llvm/ADT/APInt.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSchedule_8h.html">llvm/MC/MCSchedule.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HardwareUnit_8h.html">llvm/MCA/HardwareUnits/HardwareUnit.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">namespace </span>mca {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>ReadState;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">class </span>WriteState;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>Instruction;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/// A reference to a register write.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">///</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/// This class is mainly used by the register file to describe register</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/// mappings. It correlates a register write to the source index of the</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/// defining instruction.</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1WriteRef.html">   38</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> {</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keywordtype">unsigned</span> IID;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="keywordtype">unsigned</span> WriteBackCycle;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keywordtype">unsigned</span> WriteResID;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <a class="code" href="classuint16__t.html">MCPhysReg</a> RegisterID;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> *Write;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> INVALID_IID;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1WriteRef.html#a833e1a55959fe53db661f37d7cb7d939">   48</a></span>&#160;  <a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a833e1a55959fe53db661f37d7cb7d939">WriteRef</a>()</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;      : IID(INVALID_IID), WriteBackCycle(), WriteResID(), RegisterID(),</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        Write() {}</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a833e1a55959fe53db661f37d7cb7d939">WriteRef</a>(<span class="keywordtype">unsigned</span> SourceIndex, <a class="code" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> *WS);</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160; </div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1WriteRef.html#a20af3b12bfc186241f64184daf799a31">   53</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a20af3b12bfc186241f64184daf799a31">getSourceIndex</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> IID; }</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html#af21d536ceb2443d93a98c50e5d0d1153">getWriteBackCycle</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1WriteRef.html#a9ff9ca2e8dc9852ca39acfd5baf7db3e">   56</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> *<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a9ff9ca2e8dc9852ca39acfd5baf7db3e">getWriteState</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> Write; }</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1WriteRef.html#a040d3e6187b08cf0e1769c3bf5a3df4f">   57</a></span>&#160;  <a class="code" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> *<a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a040d3e6187b08cf0e1769c3bf5a3df4f">getWriteState</a>() { <span class="keywordflow">return</span> Write; }</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a2322850429b4482184841861b5fe8279">getWriteResourceID</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html#aba38aec982153accf474bfe396d833bb">getRegisterID</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a7b0829d9a1b982b240442bf94b38857b">commit</a>();</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a293ffb54d80a7b162bcc0dda787106c8">notifyExecuted</a>(<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1GenericCycle.html">Cycle</a>);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160; </div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html#af4045c36ca1b3e8a6408d3eca7feab7a">hasKnownWriteBackCycle</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a2e682e1f07caa8665b2b72dada628493">isWriteZero</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1WriteRef.html#abd257701b8ad45e56d9954237782d9f4">   66</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html#abd257701b8ad45e56d9954237782d9f4">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a20af3b12bfc186241f64184daf799a31">getSourceIndex</a>() != INVALID_IID; }</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">  /// Returns true if this register write has been executed, and the new</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// register value is therefore available to users.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1WriteRef.html#a17ce90d8183bb4c68696c25b7b2fd637">   70</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a17ce90d8183bb4c68696c25b7b2fd637">isAvailable</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html#af4045c36ca1b3e8a6408d3eca7feab7a">hasKnownWriteBackCycle</a>(); }</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1WriteRef.html#a9398f61c22f4c1024aa4b2c46a5ae3d7">   72</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html#a9398f61c22f4c1024aa4b2c46a5ae3d7">operator==</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> &amp;Other)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="keywordflow">return</span> Write &amp;&amp; <a class="code" href="ELFYAML_8cpp.html#a941c34da9850676ce3380813c636cff2">Other</a>.Write &amp;&amp; Write == <a class="code" href="ELFYAML_8cpp.html#a941c34da9850676ce3380813c636cff2">Other</a>.Write;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  }</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160; </div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html#aa3087249ea30e15b4ab04765242d51bd">dump</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;};</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/// Manages hardware register files, and tracks register definitions for</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/// register renaming purposes.</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1RegisterFile.html">   83</a></span>&#160;<span class="comment"></span><span class="keyword">class </span><a class="code" href="classllvm_1_1mca_1_1RegisterFile.html">RegisterFile</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1mca_1_1HardwareUnit.html">HardwareUnit</a> {</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;MRI;</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="comment">// class RegisterMappingTracker is a  physical register file (PRF) descriptor.</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">// There is one RegisterMappingTracker for every PRF definition in the</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">// scheduling model.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="comment">// An instance of RegisterMappingTracker tracks the number of physical</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">// registers available for renaming. It also tracks  the number of register</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="comment">// moves eliminated per cycle.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keyword">struct </span>RegisterMappingTracker {</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="comment">// The total number of physical registers that are available in this</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="comment">// register file for register renaming purpouses.  A value of zero for this</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="comment">// field means: this register file has an unbounded number of physical</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="comment">// registers.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumPhysRegs;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="comment">// Number of physical registers that are currently in use.</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordtype">unsigned</span> NumUsedPhysRegs;</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="comment">// Maximum number of register moves that can be eliminated by this PRF every</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="comment">// cycle. A value of zero means that there is no limit in the number of</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="comment">// moves which can be eliminated every cycle.</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MaxMoveEliminatedPerCycle;</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="comment">// Number of register moves eliminated during this cycle.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="comment">// This value is increased by one every time a register move is eliminated.</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="comment">// Every new cycle, this value is reset to zero.</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="comment">// A move can be eliminated only if MaxMoveEliminatedPerCycle is zero, or if</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="comment">// NumMoveEliminated is less than MaxMoveEliminatedPerCycle.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordtype">unsigned</span> NumMoveEliminated;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="comment">// If set, move elimination is restricted to zero-register moves only.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordtype">bool</span> AllowZeroMoveEliminationOnly;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    RegisterMappingTracker(<span class="keywordtype">unsigned</span> NumPhysRegisters,</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                           <span class="keywordtype">unsigned</span> MaxMoveEliminated = 0U,</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                           <span class="keywordtype">bool</span> AllowZeroMoveElimOnly = <span class="keyword">false</span>)</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        : NumPhysRegs(NumPhysRegisters), NumUsedPhysRegs(0),</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;          MaxMoveEliminatedPerCycle(MaxMoveEliminated), NumMoveEliminated(0U),</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;          AllowZeroMoveEliminationOnly(AllowZeroMoveElimOnly) {}</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  };</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="comment">// A vector of register file descriptors.  This set always contains at least</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="comment">// one entry. Entry at index #0 is reserved.  That entry describes a register</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="comment">// file with an unbounded number of physical registers that &quot;sees&quot; all the</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="comment">// hardware registers declared by the target (i.e. all the register</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="comment">// definitions in the target specific `XYZRegisterInfo.td` - where `XYZ` is</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="comment">// the target name).</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="comment">// Users can limit the number of physical registers that are available in</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">// register file #0 specifying command line flag `-register-file-size=&lt;uint&gt;`.</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;RegisterMappingTracker, 4&gt;</a> RegisterFiles;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="comment">// This type is used to propagate information about the owner of a register,</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="comment">// and the cost of allocating it in the PRF. Register cost is defined as the</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;  <span class="comment">// number of physical registers consumed by the PRF to allocate a user</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="comment">// register.</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="comment">// For example: on X86 BtVer2, a YMM register consumes 2 128-bit physical</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="comment">// registers. So, the cost of allocating a YMM register in BtVer2 is 2.</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keyword">using</span> IndexPlusCostPairTy = std::pair&lt;unsigned, unsigned&gt;;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="comment">// Struct RegisterRenamingInfo is used to map logical registers to register</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="comment">// files.</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="comment">// There is a RegisterRenamingInfo object for every logical register defined</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="comment">// by the target. RegisteRenamingInfo objects are stored into vector</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="comment">// `RegisterMappings`, and MCPhysReg IDs can be used to reference</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="comment">// elements in that vector.</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  <span class="comment">// Each RegisterRenamingInfo is owned by a PRF, and field `IndexPlusCost`</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="comment">// specifies both the owning PRF, as well as the number of physical registers</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="comment">// consumed at register renaming stage.</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="comment">// Field `AllowMoveElimination` is set for registers that are used as</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;  <span class="comment">// destination by optimizable register moves.</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">// Field `AliasRegID` is set by writes from register moves that have been</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="comment">// eliminated at register renaming stage. A move eliminated at register</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="comment">// renaming stage is effectively bypassed, and its write aliases the source</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="comment">// register definition.</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keyword">struct </span>RegisterRenamingInfo {</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    IndexPlusCostPairTy IndexPlusCost;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    <a class="code" href="classuint16__t.html">MCPhysReg</a> RenameAs;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <a class="code" href="classuint16__t.html">MCPhysReg</a> AliasRegID;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <span class="keywordtype">bool</span> AllowMoveElimination;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    RegisterRenamingInfo()</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        : IndexPlusCost(std::make_pair(0U, 1U)), RenameAs(0U), AliasRegID(0U),</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;          AllowMoveElimination(<span class="keyword">false</span>) {}</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  };</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160; </div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="comment">// RegisterMapping objects are mainly used to track physical register</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="comment">// definitions and resolve data dependencies.</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="comment">// Every register declared by the Target is associated with an instance of</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="comment">// RegisterMapping. RegisterMapping objects keep track of writes to a logical</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">// register.  That information is used by class RegisterFile to resolve data</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="comment">// dependencies, and correctly set latencies for register uses.</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">// This implementation does not allow overlapping register files. The only</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="comment">// register file that is allowed to overlap with other register files is</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="comment">// register file #0. If we exclude register #0, every register is &quot;owned&quot; by</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="comment">// at most one register file.</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="keyword">using</span> RegisterMapping = std::pair&lt;WriteRef, RegisterRenamingInfo&gt;;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; </div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="comment">// There is one entry per each register defined by the target.</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  std::vector&lt;RegisterMapping&gt; RegisterMappings;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="comment">// Used to track zero registers. There is one bit for each register defined by</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="comment">// the target. Bits are set for registers that are known to be zero.</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="classllvm_1_1APInt.html">APInt</a> ZeroRegisters;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keywordtype">unsigned</span> CurrentCycle;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="comment">// This method creates a new register file descriptor.</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="comment">// The new register file owns all of the registers declared by register</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="comment">// classes in the &#39;RegisterClasses&#39; set.</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="comment">// Processor models allow the definition of RegisterFile(s) via tablegen. For</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <span class="comment">// example, this is a tablegen definition for a x86 register file for</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="comment">// XMM[0-15] and YMM[0-15], that allows up to 60 renames (each rename costs 1</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="comment">// physical register).</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="comment">//    def FPRegisterFile : RegisterFile&lt;60, [VR128RegClass, VR256RegClass]&gt;</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="comment">// Here FPRegisterFile contains all the registers defined by register class</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="comment">// VR128RegClass and VR256RegClass. FPRegisterFile implements 60</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="comment">// registers which can be used for register renaming purpose.</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordtype">void</span> addRegisterFile(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCRegisterFileDesc.html">MCRegisterFileDesc</a> &amp;RF,</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                       <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCRegisterCostEntry&gt;</a> Entries);</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="comment">// Consumes physical registers in each register file specified by the</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="comment">// `IndexPlusCostPairTy`. This method is called from `addRegisterMapping()`.</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="keywordtype">void</span> allocatePhysRegs(<span class="keyword">const</span> RegisterRenamingInfo &amp;Entry,</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                        <a class="code" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef&lt;unsigned&gt;</a> UsedPhysRegs);</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="comment">// Releases previously allocated physical registers from the register file(s).</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="comment">// This method is called from `invalidateRegisterMapping()`.</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordtype">void</span> freePhysRegs(<span class="keyword">const</span> RegisterRenamingInfo &amp;Entry,</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                    <a class="code" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef&lt;unsigned&gt;</a> FreedPhysRegs);</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">// Create an instance of RegisterMappingTracker for every register file</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="comment">// specified by the processor model.</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="comment">// If no register file is specified, then this method creates a default</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="comment">// register file with an unbounded number of physical registers.</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordtype">void</span> initialize(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SM, <span class="keywordtype">unsigned</span> NumRegs);</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160; </div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a9d1dda94e57c587ddfcf918ee75630c6">RegisterFile</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SM, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;mri,</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;               <span class="keywordtype">unsigned</span> NumRegs = 0);</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160; </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="comment">// Collects writes that are in a RAW dependency with RS.</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a0130b17dd269a2bf18408bf108d2cf84">collectWrites</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1ReadState.html">ReadState</a> &amp;RS,</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;WriteRef&gt;</a> &amp;Writes,</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;WriteRef&gt;</a> &amp;CommittedWrites) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html">  239</a></span>&#160;  <span class="keyword">struct </span><a class="code" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html">RAWHazard</a> {</div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a7d3591518afc5f5056765956bad9c0f0">  240</a></span>&#160;    <a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a7d3591518afc5f5056765956bad9c0f0">RegisterID</a>;</div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a458da3a979bfbcb7c3841c6463448de9">  241</a></span>&#160;    <span class="keywordtype">int</span> <a class="code" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a458da3a979bfbcb7c3841c6463448de9">CyclesLeft</a>;</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#ac189960b2344609632cfd2a43bc68b03">  243</a></span>&#160;    <a class="code" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#ac189960b2344609632cfd2a43bc68b03">RAWHazard</a>() : <a class="code" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a7d3591518afc5f5056765956bad9c0f0">RegisterID</a>(), <a class="code" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a458da3a979bfbcb7c3841c6463448de9">CyclesLeft</a>() {}</div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a3a53e8e22604a9d19a6bb35d42996456">  244</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a3a53e8e22604a9d19a6bb35d42996456">isValid</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a7d3591518afc5f5056765956bad9c0f0">RegisterID</a>; }</div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a0a04f41cec83485692942231a22ddc1d">  245</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a0a04f41cec83485692942231a22ddc1d">hasUnknownCycles</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a458da3a979bfbcb7c3841c6463448de9">CyclesLeft</a> &lt; 0; }</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  };</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160; </div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  RAWHazard <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a6f9761f8807ef5c507cadfd2e1e99cd9">checkRAWHazards</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI,</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1ReadState.html">ReadState</a> &amp;RS) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="comment">// This method updates the register mappings inserting a new register</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="comment">// definition. This method is also responsible for updating the number of</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="comment">// allocated physical registers in each register file modified by the write.</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="comment">// No physical regiser is allocated if this write is from a zero-idiom.</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a25dd8effff24d6d3273181f469154ee5">addRegisterWrite</a>(<a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> Write, <a class="code" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef&lt;unsigned&gt;</a> UsedPhysRegs);</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160; </div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="comment">// Collect writes that are in a data dependency with RS, and update RS</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="comment">// internal state.</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#aa27ad78489e8c685d427e45e6c4bc14d">addRegisterRead</a>(<a class="code" href="classllvm_1_1mca_1_1ReadState.html">ReadState</a> &amp;RS, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  <span class="comment">// Removes write \param WS from the register mappings.</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="comment">// Physical registers may be released to reflect this update.</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="comment">// No registers are released if this write is from a zero-idiom.</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a7a65825cbd0e2859b88d170184507982">removeRegisterWrite</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> &amp;WS,</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                           <a class="code" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef&lt;unsigned&gt;</a> FreedPhysRegs);</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160; </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <span class="comment">// Returns true if the PRF at index `PRFIndex` can eliminate a move from RS to</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  <span class="comment">// WS.</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#ac5dfe17c72c100ac5933b6776e8ceaeb">canEliminateMove</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1WriteState.html">WriteState</a> &amp;WS, <span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1ReadState.html">ReadState</a> &amp;RS,</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                        <span class="keywordtype">unsigned</span> PRFIndex) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160; </div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  <span class="comment">// Returns true if this instruction can be fully eliminated at register</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <span class="comment">// renaming stage. On success, this method updates the internal state of each</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="comment">// WriteState by setting flag `WS.isEliminated`, and by propagating the zero</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="comment">// flag for known zero registers. It internally uses `canEliminateMove` to</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <span class="comment">// determine if a read/write pair can be eliminated. By default, it assumes a</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="comment">// register swap if there is more than one register definition.</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a96196ee6ac47c0ff8c2398bbc4cb775d">tryEliminateMoveOrSwap</a>(<a class="code" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef&lt;WriteState&gt;</a> Writes,</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                              <a class="code" href="classllvm_1_1MutableArrayRef.html">MutableArrayRef&lt;ReadState&gt;</a> Reads);</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="comment">// Checks if there are enough physical registers in the register files.</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">// Returns a &quot;response mask&quot; where each bit represents the response from a</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  <span class="comment">// different register file.  A mask of all zeroes means that all register</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="comment">// files are available.  Otherwise, the mask can be used to identify which</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="comment">// register file was busy.  This sematic allows us to classify dispatch</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="comment">// stalls caused by the lack of register file resources.</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="comment">// Current implementation can simulate up to 32 register files (including the</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">// special register file at index #0).</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a334c8ec1d332c32d8c8d8cff78cc6deb">isAvailable</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Regs) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160; </div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="comment">// Returns the number of PRFs implemented by this processor.</span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1RegisterFile.html#a51c3696cb86065fccf0e3fed349f1bdd">  293</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a51c3696cb86065fccf0e3fed349f1bdd">getNumRegisterFiles</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RegisterFiles.size(); }</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160; </div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a1466f7d3691522202889297ef461b3c5">getElapsedCyclesFromWriteBack</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1mca_1_1WriteRef.html">WriteRef</a> &amp;WR) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160; </div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#aff33426f5edf9f386718b122bae39f7b">onInstructionExecuted</a>(<a class="code" href="classllvm_1_1mca_1_1Instruction.html">Instruction</a> *IS);</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160; </div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="comment">// Notify each PRF that a new cycle just started.</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a55d698cb7776a4b4a824bd6450662e94">cycleStart</a>();</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160; </div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="classllvm_1_1mca_1_1RegisterFile.html#aafea068bc9d5827e22895fab2ba376d4">  302</a></span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#aafea068bc9d5827e22895fab2ba376d4">cycleEnd</a>() { ++CurrentCycle; }</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160; </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1mca_1_1RegisterFile.html#a2055c0850627bf2b455c883667b78f3d">dump</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;};</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;} <span class="comment">// namespace mca</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;} <span class="comment">// namespace llvm</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#endif // LLVM_MCA_HARDWAREUNITS_REGISTERFILE_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a1466f7d3691522202889297ef461b3c5"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a1466f7d3691522202889297ef461b3c5">llvm::mca::RegisterFile::getElapsedCyclesFromWriteBack</a></div><div class="ttdeci">unsigned getElapsedCyclesFromWriteBack(const WriteRef &amp;WR) const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00497">RegisterFile.cpp:497</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a96196ee6ac47c0ff8c2398bbc4cb775d"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a96196ee6ac47c0ff8c2398bbc4cb775d">llvm::mca::RegisterFile::tryEliminateMoveOrSwap</a></div><div class="ttdeci">bool tryEliminateMoveOrSwap(MutableArrayRef&lt; WriteState &gt; Writes, MutableArrayRef&lt; ReadState &gt; Reads)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00426">RegisterFile.cpp:426</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a7a65825cbd0e2859b88d170184507982"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a7a65825cbd0e2859b88d170184507982">llvm::mca::RegisterFile::removeRegisterWrite</a></div><div class="ttdeci">void removeRegisterWrite(const WriteState &amp;WS, MutableArrayRef&lt; unsigned &gt; FreedPhysRegs)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00332">RegisterFile.cpp:332</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; RegisterMappingTracker, 4 &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a6f9761f8807ef5c507cadfd2e1e99cd9"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a6f9761f8807ef5c507cadfd2e1e99cd9">llvm::mca::RegisterFile::checkRAWHazards</a></div><div class="ttdeci">RAWHazard checkRAWHazards(const MCSubtargetInfo &amp;STI, const ReadState &amp;RS) const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00568">RegisterFile.cpp:568</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a9ff9ca2e8dc9852ca39acfd5baf7db3e"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a9ff9ca2e8dc9852ca39acfd5baf7db3e">llvm::mca::WriteRef::getWriteState</a></div><div class="ttdeci">const WriteState * getWriteState() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00056">RegisterFile.h:56</a></div></div>
<div class="ttc" id="astructllvm_1_1mca_1_1RegisterFile_1_1RAWHazard_html_a458da3a979bfbcb7c3841c6463448de9"><div class="ttname"><a href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a458da3a979bfbcb7c3841c6463448de9">llvm::mca::RegisterFile::RAWHazard::CyclesLeft</a></div><div class="ttdeci">int CyclesLeft</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00241">RegisterFile.h:241</a></div></div>
<div class="ttc" id="aAPInt_8h_html"><div class="ttname"><a href="APInt_8h.html">APInt.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_aba38aec982153accf474bfe396d833bb"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#aba38aec982153accf474bfe396d833bb">llvm::mca::WriteRef::getRegisterID</a></div><div class="ttdeci">MCPhysReg getRegisterID() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00058">RegisterFile.cpp:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a040d3e6187b08cf0e1769c3bf5a3df4f"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a040d3e6187b08cf0e1769c3bf5a3df4f">llvm::mca::WriteRef::getWriteState</a></div><div class="ttdeci">WriteState * getWriteState()</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00057">RegisterFile.h:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1mca_1_1Instruction.html">llvm::mca::Instruction</a></div><div class="ttdoc">An instruction propagated through the simulated instruction pipeline.</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00600">Instruction.h:600</a></div></div>
<div class="ttc" id="astructllvm_1_1MCRegisterFileDesc_html"><div class="ttname"><a href="structllvm_1_1MCRegisterFileDesc.html">llvm::MCRegisterFileDesc</a></div><div class="ttdoc">A register file descriptor.</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00157">MCSchedule.h:157</a></div></div>
<div class="ttc" id="astructllvm_1_1mca_1_1RegisterFile_1_1RAWHazard_html"><div class="ttname"><a href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html">llvm::mca::RegisterFile::RAWHazard</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00239">RegisterFile.h:239</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a20af3b12bfc186241f64184daf799a31"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a20af3b12bfc186241f64184daf799a31">llvm::mca::WriteRef::getSourceIndex</a></div><div class="ttdeci">unsigned getSourceIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00053">RegisterFile.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a55d698cb7776a4b4a824bd6450662e94"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a55d698cb7776a4b4a824bd6450662e94">llvm::mca::RegisterFile::cycleStart</a></div><div class="ttdeci">void cycleStart()</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00100">RegisterFile.cpp:100</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a51c3696cb86065fccf0e3fed349f1bdd"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a51c3696cb86065fccf0e3fed349f1bdd">llvm::mca::RegisterFile::getNumRegisterFiles</a></div><div class="ttdeci">unsigned getNumRegisterFiles() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00293">RegisterFile.h:293</a></div></div>
<div class="ttc" id="astructllvm_1_1mca_1_1RegisterFile_1_1RAWHazard_html_a0a04f41cec83485692942231a22ddc1d"><div class="ttname"><a href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a0a04f41cec83485692942231a22ddc1d">llvm::mca::RegisterFile::RAWHazard::hasUnknownCycles</a></div><div class="ttdeci">bool hasUnknownCycles() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00245">RegisterFile.h:245</a></div></div>
<div class="ttc" id="astructllvm_1_1mca_1_1RegisterFile_1_1RAWHazard_html_ac189960b2344609632cfd2a43bc68b03"><div class="ttname"><a href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#ac189960b2344609632cfd2a43bc68b03">llvm::mca::RegisterFile::RAWHazard::RAWHazard</a></div><div class="ttdeci">RAWHazard()</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00243">RegisterFile.h:243</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a9398f61c22f4c1024aa4b2c46a5ae3d7"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a9398f61c22f4c1024aa4b2c46a5ae3d7">llvm::mca::WriteRef::operator==</a></div><div class="ttdeci">bool operator==(const WriteRef &amp;Other) const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00072">RegisterFile.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a334c8ec1d332c32d8c8d8cff78cc6deb"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a334c8ec1d332c32d8c8d8cff78cc6deb">llvm::mca::RegisterFile::isAvailable</a></div><div class="ttdeci">unsigned isAvailable(ArrayRef&lt; MCPhysReg &gt; Regs) const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00660">RegisterFile.cpp:660</a></div></div>
<div class="ttc" id="aclassllvm_1_1MutableArrayRef_html"><div class="ttname"><a href="classllvm_1_1MutableArrayRef.html">llvm::MutableArrayRef</a></div><div class="ttdoc">MutableArrayRef - Represent a mutable reference to an array (0 or more elements consecutively in memo...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00027">ArrayRef.h:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_aafea068bc9d5827e22895fab2ba376d4"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#aafea068bc9d5827e22895fab2ba376d4">llvm::mca::RegisterFile::cycleEnd</a></div><div class="ttdeci">void cycleEnd()</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00302">RegisterFile.h:302</a></div></div>
<div class="ttc" id="aMCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericCycle_html"><div class="ttname"><a href="classllvm_1_1GenericCycle.html">llvm::GenericCycle</a></div><div class="ttdoc">A possibly irreducible generalization of a Loop.</div><div class="ttdef"><b>Definition:</b> <a href="GenericCycleInfo_8h_source.html#l00048">GenericCycleInfo.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1ReadState_html"><div class="ttname"><a href="classllvm_1_1mca_1_1ReadState.html">llvm::mca::ReadState</a></div><div class="ttdoc">Tracks register operand latency in cycles.</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00326">Instruction.h:326</a></div></div>
<div class="ttc" id="aHardwareUnit_8h_html"><div class="ttname"><a href="HardwareUnit_8h.html">HardwareUnit.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a9d1dda94e57c587ddfcf918ee75630c6"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a9d1dda94e57c587ddfcf918ee75630c6">llvm::mca::RegisterFile::RegisterFile</a></div><div class="ttdeci">RegisterFile(const MCSchedModel &amp;SM, const MCRegisterInfo &amp;mri, unsigned NumRegs=0)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00064">RegisterFile.cpp:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html">llvm::mca::WriteRef</a></div><div class="ttdoc">A reference to a register write.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00038">RegisterFile.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_af21d536ceb2443d93a98c50e5d0d1153"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#af21d536ceb2443d93a98c50e5d0d1153">llvm::mca::WriteRef::getWriteBackCycle</a></div><div class="ttdeci">unsigned getWriteBackCycle() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00490">RegisterFile.cpp:490</a></div></div>
<div class="ttc" id="astructllvm_1_1mca_1_1RegisterFile_1_1RAWHazard_html_a3a53e8e22604a9d19a6bb35d42996456"><div class="ttname"><a href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a3a53e8e22604a9d19a6bb35d42996456">llvm::mca::RegisterFile::RAWHazard::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00244">RegisterFile.h:244</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_ac5dfe17c72c100ac5933b6776e8ceaeb"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#ac5dfe17c72c100ac5933b6776e8ceaeb">llvm::mca::RegisterFile::canEliminateMove</a></div><div class="ttdeci">bool canEliminateMove(const WriteState &amp;WS, const ReadState &amp;RS, unsigned PRFIndex) const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00384">RegisterFile.cpp:384</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a2e682e1f07caa8665b2b72dada628493"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a2e682e1f07caa8665b2b72dada628493">llvm::mca::WriteRef::isWriteZero</a></div><div class="ttdeci">bool isWriteZero() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00047">RegisterFile.cpp:47</a></div></div>
<div class="ttc" id="aMCSchedule_8h_html"><div class="ttname"><a href="MCSchedule_8h.html">MCSchedule.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_af4045c36ca1b3e8a6408d3eca7feab7a"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#af4045c36ca1b3e8a6408d3eca7feab7a">llvm::mca::WriteRef::hasKnownWriteBackCycle</a></div><div class="ttdeci">bool hasKnownWriteBackCycle() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00043">RegisterFile.cpp:43</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00021">MCRegister.h:21</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a17ce90d8183bb4c68696c25b7b2fd637"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a17ce90d8183bb4c68696c25b7b2fd637">llvm::mca::WriteRef::isAvailable</a></div><div class="ttdeci">bool isAvailable() const</div><div class="ttdoc">Returns true if this register write has been executed, and the new register value is therefore availa...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00070">RegisterFile.h:70</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a833e1a55959fe53db661f37d7cb7d939"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a833e1a55959fe53db661f37d7cb7d939">llvm::mca::WriteRef::WriteRef</a></div><div class="ttdeci">WriteRef()</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00048">RegisterFile.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="astructllvm_1_1mca_1_1RegisterFile_1_1RAWHazard_html_a7d3591518afc5f5056765956bad9c0f0"><div class="ttname"><a href="structllvm_1_1mca_1_1RegisterFile_1_1RAWHazard.html#a7d3591518afc5f5056765956bad9c0f0">llvm::mca::RegisterFile::RAWHazard::RegisterID</a></div><div class="ttdeci">MCPhysReg RegisterID</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00240">RegisterFile.h:240</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a2322850429b4482184841861b5fe8279"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a2322850429b4482184841861b5fe8279">llvm::mca::WriteRef::getWriteResourceID</a></div><div class="ttdeci">unsigned getWriteResourceID() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00052">RegisterFile.cpp:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_aff33426f5edf9f386718b122bae39f7b"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#aff33426f5edf9f386718b122bae39f7b">llvm::mca::RegisterFile::onInstructionExecuted</a></div><div class="ttdeci">void onInstructionExecuted(Instruction *IS)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00105">RegisterFile.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_aa27ad78489e8c685d427e45e6c4bc14d"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#aa27ad78489e8c685d427e45e6c4bc14d">llvm::mca::RegisterFile::addRegisterRead</a></div><div class="ttdeci">void addRegisterRead(ReadState &amp;RS, const MCSubtargetInfo &amp;STI) const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00618">RegisterFile.cpp:618</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html">llvm::mca::RegisterFile</a></div><div class="ttdoc">Manages hardware register files, and tracks register definitions for register renaming purposes.</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00083">RegisterFile.h:83</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1HardwareUnit_html"><div class="ttname"><a href="classllvm_1_1mca_1_1HardwareUnit.html">llvm::mca::HardwareUnit</a></div><div class="ttdef"><b>Definition:</b> <a href="HardwareUnit_8h_source.html#l00021">HardwareUnit.h:21</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a0130b17dd269a2bf18408bf108d2cf84"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a0130b17dd269a2bf18408bf108d2cf84">llvm::mca::RegisterFile::collectWrites</a></div><div class="ttdeci">void collectWrites(const MCSubtargetInfo &amp;STI, const ReadState &amp;RS, SmallVectorImpl&lt; WriteRef &gt; &amp;Writes, SmallVectorImpl&lt; WriteRef &gt; &amp;CommittedWrites) const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00502">RegisterFile.cpp:502</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_aa3087249ea30e15b4ab04765242d51bd"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#aa3087249ea30e15b4ab04765242d51bd">llvm::mca::WriteRef::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00709">RegisterFile.cpp:709</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a25dd8effff24d6d3273181f469154ee5"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a25dd8effff24d6d3273181f469154ee5">llvm::mca::RegisterFile::addRegisterWrite</a></div><div class="ttdeci">void addRegisterWrite(WriteRef Write, MutableArrayRef&lt; unsigned &gt; UsedPhysRegs)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00228">RegisterFile.cpp:228</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_abd257701b8ad45e56d9954237782d9f4"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#abd257701b8ad45e56d9954237782d9f4">llvm::mca::WriteRef::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8h_source.html#l00066">RegisterFile.h:66</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html">llvm::MCSchedModel</a></div><div class="ttdoc">Machine model for scheduling, bundling, and heuristics.</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00244">MCSchedule.h:244</a></div></div>
<div class="ttc" id="aELFYAML_8cpp_html_a941c34da9850676ce3380813c636cff2"><div class="ttname"><a href="ELFYAML_8cpp.html#a941c34da9850676ce3380813c636cff2">Other</a></div><div class="ttdeci">std::optional&lt; std::vector&lt; StOtherPiece &gt; &gt; Other</div><div class="ttdef"><b>Definition:</b> <a href="ELFYAML_8cpp_source.html#l01260">ELFYAML.cpp:1260</a></div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00076">MCSubtargetInfo.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteState_html"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteState.html">llvm::mca::WriteState</a></div><div class="ttdoc">Tracks uses of a register definition (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="MCA_2Instruction_8h_source.html#l00197">Instruction.h:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a293ffb54d80a7b162bcc0dda787106c8"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a293ffb54d80a7b162bcc0dda787106c8">llvm::mca::WriteRef::notifyExecuted</a></div><div class="ttdeci">void notifyExecuted(unsigned Cycle)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00038">RegisterFile.cpp:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1RegisterFile_html_a2055c0850627bf2b455c883667b78f3d"><div class="ttname"><a href="classllvm_1_1mca_1_1RegisterFile.html#a2055c0850627bf2b455c883667b78f3d">llvm::mca::RegisterFile::dump</a></div><div class="ttdeci">void dump() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00717">RegisterFile.cpp:717</a></div></div>
<div class="ttc" id="aclassllvm_1_1mca_1_1WriteRef_html_a7b0829d9a1b982b240442bf94b38857b"><div class="ttname"><a href="classllvm_1_1mca_1_1WriteRef.html#a7b0829d9a1b982b240442bf94b38857b">llvm::mca::WriteRef::commit</a></div><div class="ttdeci">void commit()</div><div class="ttdef"><b>Definition:</b> <a href="RegisterFile_8cpp_source.html#l00031">RegisterFile.cpp:31</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 09:45:56 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
