
H745ZI_Project_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c70  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08005f08  08005f08  00015f08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f40  08005f40  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  08005f40  08005f40  00015f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f48  08005f48  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f48  08005f48  00015f48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005f4c  08005f4c  00015f4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  24000000  08005f50  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 00000060  24000010  08005f60  00020010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 00000060  24000070  08005fc0  00020070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          0000057c  240000d0  08006020  000200d0  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  2400064c  08006020  0002064c  2**0
                  ALLOC
 13 .ARM.attributes 0000002e  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002069a  00000000  00000000  000200fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000332b  00000000  00000000  00040798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000ff0  00000000  00000000  00043ac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000f08  00000000  00000000  00044ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00039d69  00000000  00000000  000459c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00012a8b  00000000  00000000  0007f729  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0017df30  00000000  00000000  000921b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  002100e4  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000434c  00000000  00000000  00210138  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240000d0 	.word	0x240000d0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08005ef0 	.word	0x08005ef0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240000d4 	.word	0x240000d4
 80002d4:	08005ef0 	.word	0x08005ef0

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96e 	b.w	80005cc <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	4604      	mov	r4, r0
 8000310:	468c      	mov	ip, r1
 8000312:	2b00      	cmp	r3, #0
 8000314:	f040 8083 	bne.w	800041e <__udivmoddi4+0x116>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d947      	bls.n	80003ae <__udivmoddi4+0xa6>
 800031e:	fab2 f282 	clz	r2, r2
 8000322:	b142      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000324:	f1c2 0020 	rsb	r0, r2, #32
 8000328:	fa24 f000 	lsr.w	r0, r4, r0
 800032c:	4091      	lsls	r1, r2
 800032e:	4097      	lsls	r7, r2
 8000330:	ea40 0c01 	orr.w	ip, r0, r1
 8000334:	4094      	lsls	r4, r2
 8000336:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800033a:	0c23      	lsrs	r3, r4, #16
 800033c:	fbbc f6f8 	udiv	r6, ip, r8
 8000340:	fa1f fe87 	uxth.w	lr, r7
 8000344:	fb08 c116 	mls	r1, r8, r6, ip
 8000348:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034c:	fb06 f10e 	mul.w	r1, r6, lr
 8000350:	4299      	cmp	r1, r3
 8000352:	d909      	bls.n	8000368 <__udivmoddi4+0x60>
 8000354:	18fb      	adds	r3, r7, r3
 8000356:	f106 30ff 	add.w	r0, r6, #4294967295
 800035a:	f080 8119 	bcs.w	8000590 <__udivmoddi4+0x288>
 800035e:	4299      	cmp	r1, r3
 8000360:	f240 8116 	bls.w	8000590 <__udivmoddi4+0x288>
 8000364:	3e02      	subs	r6, #2
 8000366:	443b      	add	r3, r7
 8000368:	1a5b      	subs	r3, r3, r1
 800036a:	b2a4      	uxth	r4, r4
 800036c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000370:	fb08 3310 	mls	r3, r8, r0, r3
 8000374:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000378:	fb00 fe0e 	mul.w	lr, r0, lr
 800037c:	45a6      	cmp	lr, r4
 800037e:	d909      	bls.n	8000394 <__udivmoddi4+0x8c>
 8000380:	193c      	adds	r4, r7, r4
 8000382:	f100 33ff 	add.w	r3, r0, #4294967295
 8000386:	f080 8105 	bcs.w	8000594 <__udivmoddi4+0x28c>
 800038a:	45a6      	cmp	lr, r4
 800038c:	f240 8102 	bls.w	8000594 <__udivmoddi4+0x28c>
 8000390:	3802      	subs	r0, #2
 8000392:	443c      	add	r4, r7
 8000394:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000398:	eba4 040e 	sub.w	r4, r4, lr
 800039c:	2600      	movs	r6, #0
 800039e:	b11d      	cbz	r5, 80003a8 <__udivmoddi4+0xa0>
 80003a0:	40d4      	lsrs	r4, r2
 80003a2:	2300      	movs	r3, #0
 80003a4:	e9c5 4300 	strd	r4, r3, [r5]
 80003a8:	4631      	mov	r1, r6
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	b902      	cbnz	r2, 80003b2 <__udivmoddi4+0xaa>
 80003b0:	deff      	udf	#255	; 0xff
 80003b2:	fab2 f282 	clz	r2, r2
 80003b6:	2a00      	cmp	r2, #0
 80003b8:	d150      	bne.n	800045c <__udivmoddi4+0x154>
 80003ba:	1bcb      	subs	r3, r1, r7
 80003bc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c0:	fa1f f887 	uxth.w	r8, r7
 80003c4:	2601      	movs	r6, #1
 80003c6:	fbb3 fcfe 	udiv	ip, r3, lr
 80003ca:	0c21      	lsrs	r1, r4, #16
 80003cc:	fb0e 331c 	mls	r3, lr, ip, r3
 80003d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003d4:	fb08 f30c 	mul.w	r3, r8, ip
 80003d8:	428b      	cmp	r3, r1
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0xe4>
 80003dc:	1879      	adds	r1, r7, r1
 80003de:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0xe2>
 80003e4:	428b      	cmp	r3, r1
 80003e6:	f200 80e9 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 80003ea:	4684      	mov	ip, r0
 80003ec:	1ac9      	subs	r1, r1, r3
 80003ee:	b2a3      	uxth	r3, r4
 80003f0:	fbb1 f0fe 	udiv	r0, r1, lr
 80003f4:	fb0e 1110 	mls	r1, lr, r0, r1
 80003f8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003fc:	fb08 f800 	mul.w	r8, r8, r0
 8000400:	45a0      	cmp	r8, r4
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x10c>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f100 33ff 	add.w	r3, r0, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x10a>
 800040c:	45a0      	cmp	r8, r4
 800040e:	f200 80d9 	bhi.w	80005c4 <__udivmoddi4+0x2bc>
 8000412:	4618      	mov	r0, r3
 8000414:	eba4 0408 	sub.w	r4, r4, r8
 8000418:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800041c:	e7bf      	b.n	800039e <__udivmoddi4+0x96>
 800041e:	428b      	cmp	r3, r1
 8000420:	d909      	bls.n	8000436 <__udivmoddi4+0x12e>
 8000422:	2d00      	cmp	r5, #0
 8000424:	f000 80b1 	beq.w	800058a <__udivmoddi4+0x282>
 8000428:	2600      	movs	r6, #0
 800042a:	e9c5 0100 	strd	r0, r1, [r5]
 800042e:	4630      	mov	r0, r6
 8000430:	4631      	mov	r1, r6
 8000432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000436:	fab3 f683 	clz	r6, r3
 800043a:	2e00      	cmp	r6, #0
 800043c:	d14a      	bne.n	80004d4 <__udivmoddi4+0x1cc>
 800043e:	428b      	cmp	r3, r1
 8000440:	d302      	bcc.n	8000448 <__udivmoddi4+0x140>
 8000442:	4282      	cmp	r2, r0
 8000444:	f200 80b8 	bhi.w	80005b8 <__udivmoddi4+0x2b0>
 8000448:	1a84      	subs	r4, r0, r2
 800044a:	eb61 0103 	sbc.w	r1, r1, r3
 800044e:	2001      	movs	r0, #1
 8000450:	468c      	mov	ip, r1
 8000452:	2d00      	cmp	r5, #0
 8000454:	d0a8      	beq.n	80003a8 <__udivmoddi4+0xa0>
 8000456:	e9c5 4c00 	strd	r4, ip, [r5]
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0xa0>
 800045c:	f1c2 0320 	rsb	r3, r2, #32
 8000460:	fa20 f603 	lsr.w	r6, r0, r3
 8000464:	4097      	lsls	r7, r2
 8000466:	fa01 f002 	lsl.w	r0, r1, r2
 800046a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800046e:	40d9      	lsrs	r1, r3
 8000470:	4330      	orrs	r0, r6
 8000472:	0c03      	lsrs	r3, r0, #16
 8000474:	fbb1 f6fe 	udiv	r6, r1, lr
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000480:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000484:	fb06 f108 	mul.w	r1, r6, r8
 8000488:	4299      	cmp	r1, r3
 800048a:	fa04 f402 	lsl.w	r4, r4, r2
 800048e:	d909      	bls.n	80004a4 <__udivmoddi4+0x19c>
 8000490:	18fb      	adds	r3, r7, r3
 8000492:	f106 3cff 	add.w	ip, r6, #4294967295
 8000496:	f080 808d 	bcs.w	80005b4 <__udivmoddi4+0x2ac>
 800049a:	4299      	cmp	r1, r3
 800049c:	f240 808a 	bls.w	80005b4 <__udivmoddi4+0x2ac>
 80004a0:	3e02      	subs	r6, #2
 80004a2:	443b      	add	r3, r7
 80004a4:	1a5b      	subs	r3, r3, r1
 80004a6:	b281      	uxth	r1, r0
 80004a8:	fbb3 f0fe 	udiv	r0, r3, lr
 80004ac:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b4:	fb00 f308 	mul.w	r3, r0, r8
 80004b8:	428b      	cmp	r3, r1
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x1c4>
 80004bc:	1879      	adds	r1, r7, r1
 80004be:	f100 3cff 	add.w	ip, r0, #4294967295
 80004c2:	d273      	bcs.n	80005ac <__udivmoddi4+0x2a4>
 80004c4:	428b      	cmp	r3, r1
 80004c6:	d971      	bls.n	80005ac <__udivmoddi4+0x2a4>
 80004c8:	3802      	subs	r0, #2
 80004ca:	4439      	add	r1, r7
 80004cc:	1acb      	subs	r3, r1, r3
 80004ce:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004d2:	e778      	b.n	80003c6 <__udivmoddi4+0xbe>
 80004d4:	f1c6 0c20 	rsb	ip, r6, #32
 80004d8:	fa03 f406 	lsl.w	r4, r3, r6
 80004dc:	fa22 f30c 	lsr.w	r3, r2, ip
 80004e0:	431c      	orrs	r4, r3
 80004e2:	fa20 f70c 	lsr.w	r7, r0, ip
 80004e6:	fa01 f306 	lsl.w	r3, r1, r6
 80004ea:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004ee:	fa21 f10c 	lsr.w	r1, r1, ip
 80004f2:	431f      	orrs	r7, r3
 80004f4:	0c3b      	lsrs	r3, r7, #16
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fa1f f884 	uxth.w	r8, r4
 80004fe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000502:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000506:	fb09 fa08 	mul.w	sl, r9, r8
 800050a:	458a      	cmp	sl, r1
 800050c:	fa02 f206 	lsl.w	r2, r2, r6
 8000510:	fa00 f306 	lsl.w	r3, r0, r6
 8000514:	d908      	bls.n	8000528 <__udivmoddi4+0x220>
 8000516:	1861      	adds	r1, r4, r1
 8000518:	f109 30ff 	add.w	r0, r9, #4294967295
 800051c:	d248      	bcs.n	80005b0 <__udivmoddi4+0x2a8>
 800051e:	458a      	cmp	sl, r1
 8000520:	d946      	bls.n	80005b0 <__udivmoddi4+0x2a8>
 8000522:	f1a9 0902 	sub.w	r9, r9, #2
 8000526:	4421      	add	r1, r4
 8000528:	eba1 010a 	sub.w	r1, r1, sl
 800052c:	b2bf      	uxth	r7, r7
 800052e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000532:	fb0e 1110 	mls	r1, lr, r0, r1
 8000536:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800053a:	fb00 f808 	mul.w	r8, r0, r8
 800053e:	45b8      	cmp	r8, r7
 8000540:	d907      	bls.n	8000552 <__udivmoddi4+0x24a>
 8000542:	19e7      	adds	r7, r4, r7
 8000544:	f100 31ff 	add.w	r1, r0, #4294967295
 8000548:	d22e      	bcs.n	80005a8 <__udivmoddi4+0x2a0>
 800054a:	45b8      	cmp	r8, r7
 800054c:	d92c      	bls.n	80005a8 <__udivmoddi4+0x2a0>
 800054e:	3802      	subs	r0, #2
 8000550:	4427      	add	r7, r4
 8000552:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000556:	eba7 0708 	sub.w	r7, r7, r8
 800055a:	fba0 8902 	umull	r8, r9, r0, r2
 800055e:	454f      	cmp	r7, r9
 8000560:	46c6      	mov	lr, r8
 8000562:	4649      	mov	r1, r9
 8000564:	d31a      	bcc.n	800059c <__udivmoddi4+0x294>
 8000566:	d017      	beq.n	8000598 <__udivmoddi4+0x290>
 8000568:	b15d      	cbz	r5, 8000582 <__udivmoddi4+0x27a>
 800056a:	ebb3 020e 	subs.w	r2, r3, lr
 800056e:	eb67 0701 	sbc.w	r7, r7, r1
 8000572:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000576:	40f2      	lsrs	r2, r6
 8000578:	ea4c 0202 	orr.w	r2, ip, r2
 800057c:	40f7      	lsrs	r7, r6
 800057e:	e9c5 2700 	strd	r2, r7, [r5]
 8000582:	2600      	movs	r6, #0
 8000584:	4631      	mov	r1, r6
 8000586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800058a:	462e      	mov	r6, r5
 800058c:	4628      	mov	r0, r5
 800058e:	e70b      	b.n	80003a8 <__udivmoddi4+0xa0>
 8000590:	4606      	mov	r6, r0
 8000592:	e6e9      	b.n	8000368 <__udivmoddi4+0x60>
 8000594:	4618      	mov	r0, r3
 8000596:	e6fd      	b.n	8000394 <__udivmoddi4+0x8c>
 8000598:	4543      	cmp	r3, r8
 800059a:	d2e5      	bcs.n	8000568 <__udivmoddi4+0x260>
 800059c:	ebb8 0e02 	subs.w	lr, r8, r2
 80005a0:	eb69 0104 	sbc.w	r1, r9, r4
 80005a4:	3801      	subs	r0, #1
 80005a6:	e7df      	b.n	8000568 <__udivmoddi4+0x260>
 80005a8:	4608      	mov	r0, r1
 80005aa:	e7d2      	b.n	8000552 <__udivmoddi4+0x24a>
 80005ac:	4660      	mov	r0, ip
 80005ae:	e78d      	b.n	80004cc <__udivmoddi4+0x1c4>
 80005b0:	4681      	mov	r9, r0
 80005b2:	e7b9      	b.n	8000528 <__udivmoddi4+0x220>
 80005b4:	4666      	mov	r6, ip
 80005b6:	e775      	b.n	80004a4 <__udivmoddi4+0x19c>
 80005b8:	4630      	mov	r0, r6
 80005ba:	e74a      	b.n	8000452 <__udivmoddi4+0x14a>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	4439      	add	r1, r7
 80005c2:	e713      	b.n	80003ec <__udivmoddi4+0xe4>
 80005c4:	3802      	subs	r0, #2
 80005c6:	443c      	add	r4, r7
 80005c8:	e724      	b.n	8000414 <__udivmoddi4+0x10c>
 80005ca:	bf00      	nop

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005d0:	b480      	push	{r7}
 80005d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005d4:	4b3f      	ldr	r3, [pc, #252]	; (80006d4 <SystemInit+0x104>)
 80005d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80005da:	4a3e      	ldr	r2, [pc, #248]	; (80006d4 <SystemInit+0x104>)
 80005dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80005e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005e4:	4b3b      	ldr	r3, [pc, #236]	; (80006d4 <SystemInit+0x104>)
 80005e6:	691b      	ldr	r3, [r3, #16]
 80005e8:	4a3a      	ldr	r2, [pc, #232]	; (80006d4 <SystemInit+0x104>)
 80005ea:	f043 0310 	orr.w	r3, r3, #16
 80005ee:	6113      	str	r3, [r2, #16]

#ifdef CORE_CM7
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005f0:	4b39      	ldr	r3, [pc, #228]	; (80006d8 <SystemInit+0x108>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	f003 030f 	and.w	r3, r3, #15
 80005f8:	2b06      	cmp	r3, #6
 80005fa:	d807      	bhi.n	800060c <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80005fc:	4b36      	ldr	r3, [pc, #216]	; (80006d8 <SystemInit+0x108>)
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	f023 030f 	bic.w	r3, r3, #15
 8000604:	4a34      	ldr	r2, [pc, #208]	; (80006d8 <SystemInit+0x108>)
 8000606:	f043 0307 	orr.w	r3, r3, #7
 800060a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800060c:	4b33      	ldr	r3, [pc, #204]	; (80006dc <SystemInit+0x10c>)
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a32      	ldr	r2, [pc, #200]	; (80006dc <SystemInit+0x10c>)
 8000612:	f043 0301 	orr.w	r3, r3, #1
 8000616:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000618:	4b30      	ldr	r3, [pc, #192]	; (80006dc <SystemInit+0x10c>)
 800061a:	2200      	movs	r2, #0
 800061c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, RC48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800061e:	4b2f      	ldr	r3, [pc, #188]	; (80006dc <SystemInit+0x10c>)
 8000620:	681a      	ldr	r2, [r3, #0]
 8000622:	492e      	ldr	r1, [pc, #184]	; (80006dc <SystemInit+0x10c>)
 8000624:	4b2e      	ldr	r3, [pc, #184]	; (80006e0 <SystemInit+0x110>)
 8000626:	4013      	ands	r3, r2
 8000628:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800062a:	4b2b      	ldr	r3, [pc, #172]	; (80006d8 <SystemInit+0x108>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	f003 0308 	and.w	r3, r3, #8
 8000632:	2b00      	cmp	r3, #0
 8000634:	d007      	beq.n	8000646 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000636:	4b28      	ldr	r3, [pc, #160]	; (80006d8 <SystemInit+0x108>)
 8000638:	681b      	ldr	r3, [r3, #0]
 800063a:	f023 030f 	bic.w	r3, r3, #15
 800063e:	4a26      	ldr	r2, [pc, #152]	; (80006d8 <SystemInit+0x108>)
 8000640:	f043 0307 	orr.w	r3, r3, #7
 8000644:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000646:	4b25      	ldr	r3, [pc, #148]	; (80006dc <SystemInit+0x10c>)
 8000648:	2200      	movs	r2, #0
 800064a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800064c:	4b23      	ldr	r3, [pc, #140]	; (80006dc <SystemInit+0x10c>)
 800064e:	2200      	movs	r2, #0
 8000650:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000652:	4b22      	ldr	r3, [pc, #136]	; (80006dc <SystemInit+0x10c>)
 8000654:	2200      	movs	r2, #0
 8000656:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000658:	4b20      	ldr	r3, [pc, #128]	; (80006dc <SystemInit+0x10c>)
 800065a:	4a22      	ldr	r2, [pc, #136]	; (80006e4 <SystemInit+0x114>)
 800065c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800065e:	4b1f      	ldr	r3, [pc, #124]	; (80006dc <SystemInit+0x10c>)
 8000660:	4a21      	ldr	r2, [pc, #132]	; (80006e8 <SystemInit+0x118>)
 8000662:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000664:	4b1d      	ldr	r3, [pc, #116]	; (80006dc <SystemInit+0x10c>)
 8000666:	4a21      	ldr	r2, [pc, #132]	; (80006ec <SystemInit+0x11c>)
 8000668:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800066a:	4b1c      	ldr	r3, [pc, #112]	; (80006dc <SystemInit+0x10c>)
 800066c:	2200      	movs	r2, #0
 800066e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000670:	4b1a      	ldr	r3, [pc, #104]	; (80006dc <SystemInit+0x10c>)
 8000672:	4a1e      	ldr	r2, [pc, #120]	; (80006ec <SystemInit+0x11c>)
 8000674:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000676:	4b19      	ldr	r3, [pc, #100]	; (80006dc <SystemInit+0x10c>)
 8000678:	2200      	movs	r2, #0
 800067a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800067c:	4b17      	ldr	r3, [pc, #92]	; (80006dc <SystemInit+0x10c>)
 800067e:	4a1b      	ldr	r2, [pc, #108]	; (80006ec <SystemInit+0x11c>)
 8000680:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000682:	4b16      	ldr	r3, [pc, #88]	; (80006dc <SystemInit+0x10c>)
 8000684:	2200      	movs	r2, #0
 8000686:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000688:	4b14      	ldr	r3, [pc, #80]	; (80006dc <SystemInit+0x10c>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a13      	ldr	r2, [pc, #76]	; (80006dc <SystemInit+0x10c>)
 800068e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000692:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000694:	4b11      	ldr	r3, [pc, #68]	; (80006dc <SystemInit+0x10c>)
 8000696:	2200      	movs	r2, #0
 8000698:	661a      	str	r2, [r3, #96]	; 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800069a:	4b15      	ldr	r3, [pc, #84]	; (80006f0 <SystemInit+0x120>)
 800069c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800069e:	4a14      	ldr	r2, [pc, #80]	; (80006f0 <SystemInit+0x120>)
 80006a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006a4:	6253      	str	r3, [r2, #36]	; 0x24


  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006a6:	4b13      	ldr	r3, [pc, #76]	; (80006f4 <SystemInit+0x124>)
 80006a8:	681a      	ldr	r2, [r3, #0]
 80006aa:	4b13      	ldr	r3, [pc, #76]	; (80006f8 <SystemInit+0x128>)
 80006ac:	4013      	ands	r3, r2
 80006ae:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80006b2:	d202      	bcs.n	80006ba <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006b4:	4b11      	ldr	r3, [pc, #68]	; (80006fc <SystemInit+0x12c>)
 80006b6:	2201      	movs	r2, #1
 80006b8:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006ba:	4b11      	ldr	r3, [pc, #68]	; (8000700 <SystemInit+0x130>)
 80006bc:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80006c0:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET;       /* Vector Table Relocation in Internal FLASH */
 80006c2:	4b04      	ldr	r3, [pc, #16]	; (80006d4 <SystemInit+0x104>)
 80006c4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80006c8:	609a      	str	r2, [r3, #8]
#else
#error Please #define CORE_CM4 or CORE_CM7
#endif
#endif

}
 80006ca:	bf00      	nop
 80006cc:	46bd      	mov	sp, r7
 80006ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d2:	4770      	bx	lr
 80006d4:	e000ed00 	.word	0xe000ed00
 80006d8:	52002000 	.word	0x52002000
 80006dc:	58024400 	.word	0x58024400
 80006e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80006e4:	02020200 	.word	0x02020200
 80006e8:	01ff0000 	.word	0x01ff0000
 80006ec:	01010280 	.word	0x01010280
 80006f0:	580000c0 	.word	0x580000c0
 80006f4:	5c001000 	.word	0x5c001000
 80006f8:	ffff0000 	.word	0xffff0000
 80006fc:	51008108 	.word	0x51008108
 8000700:	52004000 	.word	0x52004000

08000704 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b082      	sub	sp, #8
 8000708:	af00      	add	r7, sp, #0
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800070a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800070e:	607b      	str	r3, [r7, #4]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8000710:	bf00      	nop
 8000712:	4b23      	ldr	r3, [pc, #140]	; (80007a0 <main+0x9c>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800071a:	2b00      	cmp	r3, #0
 800071c:	d004      	beq.n	8000728 <main+0x24>
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	1e5a      	subs	r2, r3, #1
 8000722:	607a      	str	r2, [r7, #4]
 8000724:	2b00      	cmp	r3, #0
 8000726:	dcf4      	bgt.n	8000712 <main+0xe>
  if ( timeout < 0 )
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	2b00      	cmp	r3, #0
 800072c:	da01      	bge.n	8000732 <main+0x2e>
  {
  Error_Handler();
 800072e:	f000 fa2d 	bl	8000b8c <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000732:	f000 fc5b 	bl	8000fec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000736:	f000 f835 	bl	80007a4 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800073a:	4b19      	ldr	r3, [pc, #100]	; (80007a0 <main+0x9c>)
 800073c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000740:	4a17      	ldr	r2, [pc, #92]	; (80007a0 <main+0x9c>)
 8000742:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000746:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800074a:	4b15      	ldr	r3, [pc, #84]	; (80007a0 <main+0x9c>)
 800074c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000750:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000754:	603b      	str	r3, [r7, #0]
 8000756:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8000758:	2000      	movs	r0, #0
 800075a:	f001 fbe1 	bl	8001f20 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 800075e:	2100      	movs	r1, #0
 8000760:	2000      	movs	r0, #0
 8000762:	f001 fbf7 	bl	8001f54 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8000766:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800076a:	607b      	str	r3, [r7, #4]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 800076c:	bf00      	nop
 800076e:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <main+0x9c>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000776:	2b00      	cmp	r3, #0
 8000778:	d104      	bne.n	8000784 <main+0x80>
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	1e5a      	subs	r2, r3, #1
 800077e:	607a      	str	r2, [r7, #4]
 8000780:	2b00      	cmp	r3, #0
 8000782:	dcf4      	bgt.n	800076e <main+0x6a>
if ( timeout < 0 )
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	2b00      	cmp	r3, #0
 8000788:	da01      	bge.n	800078e <main+0x8a>
{
Error_Handler();
 800078a:	f000 f9ff 	bl	8000b8c <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800078e:	f000 f957 	bl	8000a40 <MX_GPIO_Init>
  MX_ETH_Init();
 8000792:	f000 f88b 	bl	80008ac <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000796:	f000 f8d5 	bl	8000944 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800079a:	f000 f91f 	bl	80009dc <MX_USB_OTG_FS_PCD_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800079e:	e7fe      	b.n	800079e <main+0x9a>
 80007a0:	58024400 	.word	0x58024400

080007a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b09c      	sub	sp, #112	; 0x70
 80007a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007ae:	224c      	movs	r2, #76	; 0x4c
 80007b0:	2100      	movs	r1, #0
 80007b2:	4618      	mov	r0, r3
 80007b4:	f005 fb94 	bl	8005ee0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007b8:	1d3b      	adds	r3, r7, #4
 80007ba:	2220      	movs	r2, #32
 80007bc:	2100      	movs	r1, #0
 80007be:	4618      	mov	r0, r3
 80007c0:	f005 fb8e 	bl	8005ee0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80007c4:	2004      	movs	r0, #4
 80007c6:	f001 fd21 	bl	800220c <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80007ca:	2300      	movs	r3, #0
 80007cc:	603b      	str	r3, [r7, #0]
 80007ce:	4b34      	ldr	r3, [pc, #208]	; (80008a0 <SystemClock_Config+0xfc>)
 80007d0:	699b      	ldr	r3, [r3, #24]
 80007d2:	4a33      	ldr	r2, [pc, #204]	; (80008a0 <SystemClock_Config+0xfc>)
 80007d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80007d8:	6193      	str	r3, [r2, #24]
 80007da:	4b31      	ldr	r3, [pc, #196]	; (80008a0 <SystemClock_Config+0xfc>)
 80007dc:	699b      	ldr	r3, [r3, #24]
 80007de:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007e2:	603b      	str	r3, [r7, #0]
 80007e4:	4b2f      	ldr	r3, [pc, #188]	; (80008a4 <SystemClock_Config+0x100>)
 80007e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007e8:	4a2e      	ldr	r2, [pc, #184]	; (80008a4 <SystemClock_Config+0x100>)
 80007ea:	f043 0301 	orr.w	r3, r3, #1
 80007ee:	62d3      	str	r3, [r2, #44]	; 0x2c
 80007f0:	4b2c      	ldr	r3, [pc, #176]	; (80008a4 <SystemClock_Config+0x100>)
 80007f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007f4:	f003 0301 	and.w	r3, r3, #1
 80007f8:	603b      	str	r3, [r7, #0]
 80007fa:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007fc:	bf00      	nop
 80007fe:	4b28      	ldr	r3, [pc, #160]	; (80008a0 <SystemClock_Config+0xfc>)
 8000800:	699b      	ldr	r3, [r3, #24]
 8000802:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000806:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800080a:	d1f8      	bne.n	80007fe <SystemClock_Config+0x5a>
  /** Macro to configure the PLL clock source
  */
  __HAL_RCC_PLL_PLLSOURCE_CONFIG(RCC_PLLSOURCE_HSE);
 800080c:	4b26      	ldr	r3, [pc, #152]	; (80008a8 <SystemClock_Config+0x104>)
 800080e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000810:	f023 0303 	bic.w	r3, r3, #3
 8000814:	4a24      	ldr	r2, [pc, #144]	; (80008a8 <SystemClock_Config+0x104>)
 8000816:	f043 0302 	orr.w	r3, r3, #2
 800081a:	6293      	str	r3, [r2, #40]	; 0x28
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800081c:	2301      	movs	r3, #1
 800081e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000820:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000824:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000826:	2302      	movs	r3, #2
 8000828:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800082a:	2302      	movs	r3, #2
 800082c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 800082e:	2301      	movs	r3, #1
 8000830:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 8000832:	2378      	movs	r3, #120	; 0x78
 8000834:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000836:	2302      	movs	r3, #2
 8000838:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800083a:	2302      	movs	r3, #2
 800083c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800083e:	2302      	movs	r3, #2
 8000840:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000842:	230c      	movs	r3, #12
 8000844:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000846:	2300      	movs	r3, #0
 8000848:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800084a:	2300      	movs	r3, #0
 800084c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800084e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000852:	4618      	mov	r0, r3
 8000854:	f001 fd44 	bl	80022e0 <HAL_RCC_OscConfig>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 800085e:	f000 f995 	bl	8000b8c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000862:	233f      	movs	r3, #63	; 0x3f
 8000864:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000866:	2303      	movs	r3, #3
 8000868:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800086a:	2300      	movs	r3, #0
 800086c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800086e:	2308      	movs	r3, #8
 8000870:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000872:	2340      	movs	r3, #64	; 0x40
 8000874:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000876:	2340      	movs	r3, #64	; 0x40
 8000878:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800087a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800087e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000880:	2340      	movs	r3, #64	; 0x40
 8000882:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000884:	1d3b      	adds	r3, r7, #4
 8000886:	2104      	movs	r1, #4
 8000888:	4618      	mov	r0, r3
 800088a:	f002 f939 	bl	8002b00 <HAL_RCC_ClockConfig>
 800088e:	4603      	mov	r3, r0
 8000890:	2b00      	cmp	r3, #0
 8000892:	d001      	beq.n	8000898 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8000894:	f000 f97a 	bl	8000b8c <Error_Handler>
  }
}
 8000898:	bf00      	nop
 800089a:	3770      	adds	r7, #112	; 0x70
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	58024800 	.word	0x58024800
 80008a4:	58000400 	.word	0x58000400
 80008a8:	58024400 	.word	0x58024400

080008ac <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80008b0:	4b1e      	ldr	r3, [pc, #120]	; (800092c <MX_ETH_Init+0x80>)
 80008b2:	4a1f      	ldr	r2, [pc, #124]	; (8000930 <MX_ETH_Init+0x84>)
 80008b4:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80008b6:	4b1f      	ldr	r3, [pc, #124]	; (8000934 <MX_ETH_Init+0x88>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80008bc:	4b1d      	ldr	r3, [pc, #116]	; (8000934 <MX_ETH_Init+0x88>)
 80008be:	2280      	movs	r2, #128	; 0x80
 80008c0:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80008c2:	4b1c      	ldr	r3, [pc, #112]	; (8000934 <MX_ETH_Init+0x88>)
 80008c4:	22e1      	movs	r2, #225	; 0xe1
 80008c6:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80008c8:	4b1a      	ldr	r3, [pc, #104]	; (8000934 <MX_ETH_Init+0x88>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80008ce:	4b19      	ldr	r3, [pc, #100]	; (8000934 <MX_ETH_Init+0x88>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80008d4:	4b17      	ldr	r3, [pc, #92]	; (8000934 <MX_ETH_Init+0x88>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80008da:	4b14      	ldr	r3, [pc, #80]	; (800092c <MX_ETH_Init+0x80>)
 80008dc:	4a15      	ldr	r2, [pc, #84]	; (8000934 <MX_ETH_Init+0x88>)
 80008de:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80008e0:	4b12      	ldr	r3, [pc, #72]	; (800092c <MX_ETH_Init+0x80>)
 80008e2:	2201      	movs	r2, #1
 80008e4:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80008e6:	4b11      	ldr	r3, [pc, #68]	; (800092c <MX_ETH_Init+0x80>)
 80008e8:	4a13      	ldr	r2, [pc, #76]	; (8000938 <MX_ETH_Init+0x8c>)
 80008ea:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80008ec:	4b0f      	ldr	r3, [pc, #60]	; (800092c <MX_ETH_Init+0x80>)
 80008ee:	4a13      	ldr	r2, [pc, #76]	; (800093c <MX_ETH_Init+0x90>)
 80008f0:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80008f2:	4b0e      	ldr	r3, [pc, #56]	; (800092c <MX_ETH_Init+0x80>)
 80008f4:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80008f8:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80008fa:	480c      	ldr	r0, [pc, #48]	; (800092c <MX_ETH_Init+0x80>)
 80008fc:	f000 fd30 	bl	8001360 <HAL_ETH_Init>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 8000906:	f000 f941 	bl	8000b8c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800090a:	2234      	movs	r2, #52	; 0x34
 800090c:	2100      	movs	r1, #0
 800090e:	480c      	ldr	r0, [pc, #48]	; (8000940 <MX_ETH_Init+0x94>)
 8000910:	f005 fae6 	bl	8005ee0 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000914:	4b0a      	ldr	r3, [pc, #40]	; (8000940 <MX_ETH_Init+0x94>)
 8000916:	2221      	movs	r2, #33	; 0x21
 8000918:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800091a:	4b09      	ldr	r3, [pc, #36]	; (8000940 <MX_ETH_Init+0x94>)
 800091c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8000920:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000922:	4b07      	ldr	r3, [pc, #28]	; (8000940 <MX_ETH_Init+0x94>)
 8000924:	2200      	movs	r2, #0
 8000926:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000928:	bf00      	nop
 800092a:	bd80      	pop	{r7, pc}
 800092c:	2400058c 	.word	0x2400058c
 8000930:	40028000 	.word	0x40028000
 8000934:	240000ec 	.word	0x240000ec
 8000938:	24000070 	.word	0x24000070
 800093c:	24000010 	.word	0x24000010
 8000940:	24000614 	.word	0x24000614

08000944 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000948:	4b22      	ldr	r3, [pc, #136]	; (80009d4 <MX_USART3_UART_Init+0x90>)
 800094a:	4a23      	ldr	r2, [pc, #140]	; (80009d8 <MX_USART3_UART_Init+0x94>)
 800094c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800094e:	4b21      	ldr	r3, [pc, #132]	; (80009d4 <MX_USART3_UART_Init+0x90>)
 8000950:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000954:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000956:	4b1f      	ldr	r3, [pc, #124]	; (80009d4 <MX_USART3_UART_Init+0x90>)
 8000958:	2200      	movs	r2, #0
 800095a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800095c:	4b1d      	ldr	r3, [pc, #116]	; (80009d4 <MX_USART3_UART_Init+0x90>)
 800095e:	2200      	movs	r2, #0
 8000960:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000962:	4b1c      	ldr	r3, [pc, #112]	; (80009d4 <MX_USART3_UART_Init+0x90>)
 8000964:	2200      	movs	r2, #0
 8000966:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000968:	4b1a      	ldr	r3, [pc, #104]	; (80009d4 <MX_USART3_UART_Init+0x90>)
 800096a:	220c      	movs	r2, #12
 800096c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800096e:	4b19      	ldr	r3, [pc, #100]	; (80009d4 <MX_USART3_UART_Init+0x90>)
 8000970:	2200      	movs	r2, #0
 8000972:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000974:	4b17      	ldr	r3, [pc, #92]	; (80009d4 <MX_USART3_UART_Init+0x90>)
 8000976:	2200      	movs	r2, #0
 8000978:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800097a:	4b16      	ldr	r3, [pc, #88]	; (80009d4 <MX_USART3_UART_Init+0x90>)
 800097c:	2200      	movs	r2, #0
 800097e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000980:	4b14      	ldr	r3, [pc, #80]	; (80009d4 <MX_USART3_UART_Init+0x90>)
 8000982:	2200      	movs	r2, #0
 8000984:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000986:	4b13      	ldr	r3, [pc, #76]	; (80009d4 <MX_USART3_UART_Init+0x90>)
 8000988:	2200      	movs	r2, #0
 800098a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800098c:	4811      	ldr	r0, [pc, #68]	; (80009d4 <MX_USART3_UART_Init+0x90>)
 800098e:	f003 ffa5 	bl	80048dc <HAL_UART_Init>
 8000992:	4603      	mov	r3, r0
 8000994:	2b00      	cmp	r3, #0
 8000996:	d001      	beq.n	800099c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000998:	f000 f8f8 	bl	8000b8c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800099c:	2100      	movs	r1, #0
 800099e:	480d      	ldr	r0, [pc, #52]	; (80009d4 <MX_USART3_UART_Init+0x90>)
 80009a0:	f004 fef2 	bl	8005788 <HAL_UARTEx_SetTxFifoThreshold>
 80009a4:	4603      	mov	r3, r0
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d001      	beq.n	80009ae <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80009aa:	f000 f8ef 	bl	8000b8c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009ae:	2100      	movs	r1, #0
 80009b0:	4808      	ldr	r0, [pc, #32]	; (80009d4 <MX_USART3_UART_Init+0x90>)
 80009b2:	f004 ff27 	bl	8005804 <HAL_UARTEx_SetRxFifoThreshold>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80009bc:	f000 f8e6 	bl	8000b8c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80009c0:	4804      	ldr	r0, [pc, #16]	; (80009d4 <MX_USART3_UART_Init+0x90>)
 80009c2:	f004 fea8 	bl	8005716 <HAL_UARTEx_DisableFifoMode>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80009cc:	f000 f8de 	bl	8000b8c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	240000f4 	.word	0x240000f4
 80009d8:	40004800 	.word	0x40004800

080009dc <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80009e0:	4b15      	ldr	r3, [pc, #84]	; (8000a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009e2:	4a16      	ldr	r2, [pc, #88]	; (8000a3c <MX_USB_OTG_FS_PCD_Init+0x60>)
 80009e4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 80009e6:	4b14      	ldr	r3, [pc, #80]	; (8000a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009e8:	2209      	movs	r2, #9
 80009ea:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009ec:	4b12      	ldr	r3, [pc, #72]	; (8000a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009ee:	2202      	movs	r2, #2
 80009f0:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80009f2:	4b11      	ldr	r3, [pc, #68]	; (8000a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009f4:	2200      	movs	r2, #0
 80009f6:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009f8:	4b0f      	ldr	r3, [pc, #60]	; (8000a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80009fa:	2202      	movs	r2, #2
 80009fc:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80009fe:	4b0e      	ldr	r3, [pc, #56]	; (8000a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000a04:	4b0c      	ldr	r3, [pc, #48]	; (8000a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000a0a:	4b0b      	ldr	r3, [pc, #44]	; (8000a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8000a10:	4b09      	ldr	r3, [pc, #36]	; (8000a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a12:	2201      	movs	r2, #1
 8000a14:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000a16:	4b08      	ldr	r3, [pc, #32]	; (8000a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a18:	2201      	movs	r2, #1
 8000a1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000a1c:	4b06      	ldr	r3, [pc, #24]	; (8000a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000a22:	4805      	ldr	r0, [pc, #20]	; (8000a38 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000a24:	f001 faaa 	bl	8001f7c <HAL_PCD_Init>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8000a2e:	f000 f8ad 	bl	8000b8c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000a32:	bf00      	nop
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	24000184 	.word	0x24000184
 8000a3c:	40080000 	.word	0x40080000

08000a40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b08c      	sub	sp, #48	; 0x30
 8000a44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a46:	f107 031c 	add.w	r3, r7, #28
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
 8000a4e:	605a      	str	r2, [r3, #4]
 8000a50:	609a      	str	r2, [r3, #8]
 8000a52:	60da      	str	r2, [r3, #12]
 8000a54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a56:	4b4a      	ldr	r3, [pc, #296]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000a58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a5c:	4a48      	ldr	r2, [pc, #288]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000a5e:	f043 0304 	orr.w	r3, r3, #4
 8000a62:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a66:	4b46      	ldr	r3, [pc, #280]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000a68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a6c:	f003 0304 	and.w	r3, r3, #4
 8000a70:	61bb      	str	r3, [r7, #24]
 8000a72:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a74:	4b42      	ldr	r3, [pc, #264]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000a76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a7a:	4a41      	ldr	r2, [pc, #260]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000a7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a80:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000a84:	4b3e      	ldr	r3, [pc, #248]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000a86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a8e:	617b      	str	r3, [r7, #20]
 8000a90:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a92:	4b3b      	ldr	r3, [pc, #236]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000a94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000a98:	4a39      	ldr	r2, [pc, #228]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000a9a:	f043 0301 	orr.w	r3, r3, #1
 8000a9e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000aa2:	4b37      	ldr	r3, [pc, #220]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000aa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000aa8:	f003 0301 	and.w	r3, r3, #1
 8000aac:	613b      	str	r3, [r7, #16]
 8000aae:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ab0:	4b33      	ldr	r3, [pc, #204]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000ab2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ab6:	4a32      	ldr	r2, [pc, #200]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000ab8:	f043 0302 	orr.w	r3, r3, #2
 8000abc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ac0:	4b2f      	ldr	r3, [pc, #188]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000ac2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ac6:	f003 0302 	and.w	r3, r3, #2
 8000aca:	60fb      	str	r3, [r7, #12]
 8000acc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ace:	4b2c      	ldr	r3, [pc, #176]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000ad0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ad4:	4a2a      	ldr	r2, [pc, #168]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000ad6:	f043 0308 	orr.w	r3, r3, #8
 8000ada:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000ade:	4b28      	ldr	r3, [pc, #160]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000ae0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ae4:	f003 0308 	and.w	r3, r3, #8
 8000ae8:	60bb      	str	r3, [r7, #8]
 8000aea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000aec:	4b24      	ldr	r3, [pc, #144]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000aee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000af2:	4a23      	ldr	r2, [pc, #140]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000af4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000af8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000afc:	4b20      	ldr	r3, [pc, #128]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b06:	607b      	str	r3, [r7, #4]
 8000b08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b0a:	4b1d      	ldr	r3, [pc, #116]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000b0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b10:	4a1b      	ldr	r2, [pc, #108]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000b12:	f043 0310 	orr.w	r3, r3, #16
 8000b16:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000b1a:	4b19      	ldr	r3, [pc, #100]	; (8000b80 <MX_GPIO_Init+0x140>)
 8000b1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000b20:	f003 0310 	and.w	r3, r3, #16
 8000b24:	603b      	str	r3, [r7, #0]
 8000b26:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000b28:	2200      	movs	r2, #0
 8000b2a:	f244 0101 	movw	r1, #16385	; 0x4001
 8000b2e:	4815      	ldr	r0, [pc, #84]	; (8000b84 <MX_GPIO_Init+0x144>)
 8000b30:	f001 f9dc 	bl	8001eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b34:	2200      	movs	r2, #0
 8000b36:	2102      	movs	r1, #2
 8000b38:	4813      	ldr	r0, [pc, #76]	; (8000b88 <MX_GPIO_Init+0x148>)
 8000b3a:	f001 f9d7 	bl	8001eec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LD1_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin;
 8000b3e:	f244 0301 	movw	r3, #16385	; 0x4001
 8000b42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b44:	2301      	movs	r3, #1
 8000b46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b50:	f107 031c 	add.w	r3, r7, #28
 8000b54:	4619      	mov	r1, r3
 8000b56:	480b      	ldr	r0, [pc, #44]	; (8000b84 <MX_GPIO_Init+0x144>)
 8000b58:	f001 f818 	bl	8001b8c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b60:	2301      	movs	r3, #1
 8000b62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b64:	2300      	movs	r3, #0
 8000b66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b6c:	f107 031c 	add.w	r3, r7, #28
 8000b70:	4619      	mov	r1, r3
 8000b72:	4805      	ldr	r0, [pc, #20]	; (8000b88 <MX_GPIO_Init+0x148>)
 8000b74:	f001 f80a 	bl	8001b8c <HAL_GPIO_Init>

}
 8000b78:	bf00      	nop
 8000b7a:	3730      	adds	r7, #48	; 0x30
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	58024400 	.word	0x58024400
 8000b84:	58020400 	.word	0x58020400
 8000b88:	58021000 	.word	0x58021000

08000b8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b90:	b672      	cpsid	i
}
 8000b92:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b94:	e7fe      	b.n	8000b94 <Error_Handler+0x8>
	...

08000b98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b98:	b480      	push	{r7}
 8000b9a:	b083      	sub	sp, #12
 8000b9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b9e:	4b0a      	ldr	r3, [pc, #40]	; (8000bc8 <HAL_MspInit+0x30>)
 8000ba0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000ba4:	4a08      	ldr	r2, [pc, #32]	; (8000bc8 <HAL_MspInit+0x30>)
 8000ba6:	f043 0302 	orr.w	r3, r3, #2
 8000baa:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000bae:	4b06      	ldr	r3, [pc, #24]	; (8000bc8 <HAL_MspInit+0x30>)
 8000bb0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000bb4:	f003 0302 	and.w	r3, r3, #2
 8000bb8:	607b      	str	r3, [r7, #4]
 8000bba:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bbc:	bf00      	nop
 8000bbe:	370c      	adds	r7, #12
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr
 8000bc8:	58024400 	.word	0x58024400

08000bcc <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b08e      	sub	sp, #56	; 0x38
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bd8:	2200      	movs	r2, #0
 8000bda:	601a      	str	r2, [r3, #0]
 8000bdc:	605a      	str	r2, [r3, #4]
 8000bde:	609a      	str	r2, [r3, #8]
 8000be0:	60da      	str	r2, [r3, #12]
 8000be2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	4a59      	ldr	r2, [pc, #356]	; (8000d50 <HAL_ETH_MspInit+0x184>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	f040 80ab 	bne.w	8000d46 <HAL_ETH_MspInit+0x17a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8000bf0:	4b58      	ldr	r3, [pc, #352]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000bf2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000bf6:	4a57      	ldr	r2, [pc, #348]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000bf8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000bfc:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000c00:	4b54      	ldr	r3, [pc, #336]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000c02:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000c0a:	623b      	str	r3, [r7, #32]
 8000c0c:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8000c0e:	4b51      	ldr	r3, [pc, #324]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000c10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c14:	4a4f      	ldr	r2, [pc, #316]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000c16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c1a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000c1e:	4b4d      	ldr	r3, [pc, #308]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000c20:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c28:	61fb      	str	r3, [r7, #28]
 8000c2a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8000c2c:	4b49      	ldr	r3, [pc, #292]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000c2e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c32:	4a48      	ldr	r2, [pc, #288]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000c34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c38:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000c3c:	4b45      	ldr	r3, [pc, #276]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000c3e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000c42:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c46:	61bb      	str	r3, [r7, #24]
 8000c48:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c4a:	4b42      	ldr	r3, [pc, #264]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000c4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c50:	4a40      	ldr	r2, [pc, #256]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000c52:	f043 0304 	orr.w	r3, r3, #4
 8000c56:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c5a:	4b3e      	ldr	r3, [pc, #248]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000c5c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c60:	f003 0304 	and.w	r3, r3, #4
 8000c64:	617b      	str	r3, [r7, #20]
 8000c66:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c68:	4b3a      	ldr	r3, [pc, #232]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000c6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c6e:	4a39      	ldr	r2, [pc, #228]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000c70:	f043 0301 	orr.w	r3, r3, #1
 8000c74:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c78:	4b36      	ldr	r3, [pc, #216]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000c7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c7e:	f003 0301 	and.w	r3, r3, #1
 8000c82:	613b      	str	r3, [r7, #16]
 8000c84:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c86:	4b33      	ldr	r3, [pc, #204]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000c88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c8c:	4a31      	ldr	r2, [pc, #196]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000c8e:	f043 0302 	orr.w	r3, r3, #2
 8000c92:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000c96:	4b2f      	ldr	r3, [pc, #188]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000c98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000c9c:	f003 0302 	and.w	r3, r3, #2
 8000ca0:	60fb      	str	r3, [r7, #12]
 8000ca2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ca4:	4b2b      	ldr	r3, [pc, #172]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000ca6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000caa:	4a2a      	ldr	r2, [pc, #168]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000cac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cb0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000cb4:	4b27      	ldr	r3, [pc, #156]	; (8000d54 <HAL_ETH_MspInit+0x188>)
 8000cb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000cba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000cbe:	60bb      	str	r3, [r7, #8]
 8000cc0:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8000cc2:	2332      	movs	r3, #50	; 0x32
 8000cc4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cd2:	230b      	movs	r3, #11
 8000cd4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cda:	4619      	mov	r1, r3
 8000cdc:	481e      	ldr	r0, [pc, #120]	; (8000d58 <HAL_ETH_MspInit+0x18c>)
 8000cde:	f000 ff55 	bl	8001b8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8000ce2:	2386      	movs	r3, #134	; 0x86
 8000ce4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cea:	2300      	movs	r3, #0
 8000cec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cf2:	230b      	movs	r3, #11
 8000cf4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	4817      	ldr	r0, [pc, #92]	; (8000d5c <HAL_ETH_MspInit+0x190>)
 8000cfe:	f000 ff45 	bl	8001b8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d06:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d08:	2302      	movs	r3, #2
 8000d0a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d10:	2300      	movs	r3, #0
 8000d12:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d14:	230b      	movs	r3, #11
 8000d16:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4810      	ldr	r0, [pc, #64]	; (8000d60 <HAL_ETH_MspInit+0x194>)
 8000d20:	f000 ff34 	bl	8001b8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8000d24:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000d28:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d32:	2300      	movs	r3, #0
 8000d34:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d36:	230b      	movs	r3, #11
 8000d38:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4808      	ldr	r0, [pc, #32]	; (8000d64 <HAL_ETH_MspInit+0x198>)
 8000d42:	f000 ff23 	bl	8001b8c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000d46:	bf00      	nop
 8000d48:	3738      	adds	r7, #56	; 0x38
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	40028000 	.word	0x40028000
 8000d54:	58024400 	.word	0x58024400
 8000d58:	58020800 	.word	0x58020800
 8000d5c:	58020000 	.word	0x58020000
 8000d60:	58020400 	.word	0x58020400
 8000d64:	58021800 	.word	0x58021800

08000d68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b0b8      	sub	sp, #224	; 0xe0
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d70:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000d74:	2200      	movs	r2, #0
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	605a      	str	r2, [r3, #4]
 8000d7a:	609a      	str	r2, [r3, #8]
 8000d7c:	60da      	str	r2, [r3, #12]
 8000d7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d80:	f107 0310 	add.w	r3, r7, #16
 8000d84:	22bc      	movs	r2, #188	; 0xbc
 8000d86:	2100      	movs	r1, #0
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f005 f8a9 	bl	8005ee0 <memset>
  if(huart->Instance==USART3)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	4a25      	ldr	r2, [pc, #148]	; (8000e28 <HAL_UART_MspInit+0xc0>)
 8000d94:	4293      	cmp	r3, r2
 8000d96:	d142      	bne.n	8000e1e <HAL_UART_MspInit+0xb6>
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000d98:	2302      	movs	r3, #2
 8000d9a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000da2:	f107 0310 	add.w	r3, r7, #16
 8000da6:	4618      	mov	r0, r3
 8000da8:	f002 fa36 	bl	8003218 <HAL_RCCEx_PeriphCLKConfig>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d001      	beq.n	8000db6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000db2:	f7ff feeb 	bl	8000b8c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000db6:	4b1d      	ldr	r3, [pc, #116]	; (8000e2c <HAL_UART_MspInit+0xc4>)
 8000db8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000dbc:	4a1b      	ldr	r2, [pc, #108]	; (8000e2c <HAL_UART_MspInit+0xc4>)
 8000dbe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000dc2:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000dc6:	4b19      	ldr	r3, [pc, #100]	; (8000e2c <HAL_UART_MspInit+0xc4>)
 8000dc8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000dcc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000dd0:	60fb      	str	r3, [r7, #12]
 8000dd2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dd4:	4b15      	ldr	r3, [pc, #84]	; (8000e2c <HAL_UART_MspInit+0xc4>)
 8000dd6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dda:	4a14      	ldr	r2, [pc, #80]	; (8000e2c <HAL_UART_MspInit+0xc4>)
 8000ddc:	f043 0308 	orr.w	r3, r3, #8
 8000de0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000de4:	4b11      	ldr	r3, [pc, #68]	; (8000e2c <HAL_UART_MspInit+0xc4>)
 8000de6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000dea:	f003 0308 	and.w	r3, r3, #8
 8000dee:	60bb      	str	r3, [r7, #8]
 8000df0:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000df2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000df6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dfa:	2302      	movs	r3, #2
 8000dfc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e00:	2300      	movs	r3, #0
 8000e02:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e06:	2300      	movs	r3, #0
 8000e08:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e0c:	2307      	movs	r3, #7
 8000e0e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e12:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000e16:	4619      	mov	r1, r3
 8000e18:	4805      	ldr	r0, [pc, #20]	; (8000e30 <HAL_UART_MspInit+0xc8>)
 8000e1a:	f000 feb7 	bl	8001b8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000e1e:	bf00      	nop
 8000e20:	37e0      	adds	r7, #224	; 0xe0
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40004800 	.word	0x40004800
 8000e2c:	58024400 	.word	0x58024400
 8000e30:	58020c00 	.word	0x58020c00

08000e34 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b0b8      	sub	sp, #224	; 0xe0
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000e40:	2200      	movs	r2, #0
 8000e42:	601a      	str	r2, [r3, #0]
 8000e44:	605a      	str	r2, [r3, #4]
 8000e46:	609a      	str	r2, [r3, #8]
 8000e48:	60da      	str	r2, [r3, #12]
 8000e4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000e4c:	f107 0310 	add.w	r3, r7, #16
 8000e50:	22bc      	movs	r2, #188	; 0xbc
 8000e52:	2100      	movs	r1, #0
 8000e54:	4618      	mov	r0, r3
 8000e56:	f005 f843 	bl	8005ee0 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	4a36      	ldr	r2, [pc, #216]	; (8000f38 <HAL_PCD_MspInit+0x104>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d165      	bne.n	8000f30 <HAL_PCD_MspInit+0xfc>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000e64:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000e68:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL3.PLL3M = 1;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	637b      	str	r3, [r7, #52]	; 0x34
    PeriphClkInitStruct.PLL3.PLL3N = 24;
 8000e6e:	2318      	movs	r3, #24
 8000e70:	63bb      	str	r3, [r7, #56]	; 0x38
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 8000e72:	2302      	movs	r3, #2
 8000e74:	63fb      	str	r3, [r7, #60]	; 0x3c
    PeriphClkInitStruct.PLL3.PLL3Q = 4;
 8000e76:	2304      	movs	r3, #4
 8000e78:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 8000e7a:	2302      	movs	r3, #2
 8000e7c:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_3;
 8000e7e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000e82:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8000e84:	2300      	movs	r3, #0
 8000e86:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8000e88:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000e8c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e90:	f107 0310 	add.w	r3, r7, #16
 8000e94:	4618      	mov	r0, r3
 8000e96:	f002 f9bf 	bl	8003218 <HAL_RCCEx_PeriphCLKConfig>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d001      	beq.n	8000ea4 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8000ea0:	f7ff fe74 	bl	8000b8c <Error_Handler>
    }
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8000ea4:	f001 fa0c 	bl	80022c0 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ea8:	4b24      	ldr	r3, [pc, #144]	; (8000f3c <HAL_PCD_MspInit+0x108>)
 8000eaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eae:	4a23      	ldr	r2, [pc, #140]	; (8000f3c <HAL_PCD_MspInit+0x108>)
 8000eb0:	f043 0301 	orr.w	r3, r3, #1
 8000eb4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000eb8:	4b20      	ldr	r3, [pc, #128]	; (8000f3c <HAL_PCD_MspInit+0x108>)
 8000eba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> USB_OTG_FS_SOF
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8000ec6:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8000eca:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ece:	2302      	movs	r3, #2
 8000ed0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eda:	2300      	movs	r3, #0
 8000edc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8000ee0:	230a      	movs	r3, #10
 8000ee2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ee6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000eea:	4619      	mov	r1, r3
 8000eec:	4814      	ldr	r0, [pc, #80]	; (8000f40 <HAL_PCD_MspInit+0x10c>)
 8000eee:	f000 fe4d 	bl	8001b8c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ef2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000ef6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000efa:	2300      	movs	r3, #0
 8000efc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f06:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	480c      	ldr	r0, [pc, #48]	; (8000f40 <HAL_PCD_MspInit+0x10c>)
 8000f0e:	f000 fe3d 	bl	8001b8c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000f12:	4b0a      	ldr	r3, [pc, #40]	; (8000f3c <HAL_PCD_MspInit+0x108>)
 8000f14:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000f18:	4a08      	ldr	r2, [pc, #32]	; (8000f3c <HAL_PCD_MspInit+0x108>)
 8000f1a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000f1e:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8000f22:	4b06      	ldr	r3, [pc, #24]	; (8000f3c <HAL_PCD_MspInit+0x108>)
 8000f24:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8000f28:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000f2c:	60bb      	str	r3, [r7, #8]
 8000f2e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000f30:	bf00      	nop
 8000f32:	37e0      	adds	r7, #224	; 0xe0
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	40080000 	.word	0x40080000
 8000f3c:	58024400 	.word	0x58024400
 8000f40:	58020000 	.word	0x58020000

08000f44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f48:	e7fe      	b.n	8000f48 <NMI_Handler+0x4>

08000f4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f4e:	e7fe      	b.n	8000f4e <HardFault_Handler+0x4>

08000f50 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f54:	e7fe      	b.n	8000f54 <MemManage_Handler+0x4>

08000f56 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f56:	b480      	push	{r7}
 8000f58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f5a:	e7fe      	b.n	8000f5a <BusFault_Handler+0x4>

08000f5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f60:	e7fe      	b.n	8000f60 <UsageFault_Handler+0x4>

08000f62 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f62:	b480      	push	{r7}
 8000f64:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f66:	bf00      	nop
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr

08000f70 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f74:	bf00      	nop
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr

08000f7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f7e:	b480      	push	{r7}
 8000f80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f82:	bf00      	nop
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr

08000f8c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f90:	f000 f89e 	bl	80010d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f94:	bf00      	nop
 8000f96:	bd80      	pop	{r7, pc}

08000f98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000f98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000fd0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f9c:	f7ff fb18 	bl	80005d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fa0:	480c      	ldr	r0, [pc, #48]	; (8000fd4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000fa2:	490d      	ldr	r1, [pc, #52]	; (8000fd8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000fa4:	4a0d      	ldr	r2, [pc, #52]	; (8000fdc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000fa6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fa8:	e002      	b.n	8000fb0 <LoopCopyDataInit>

08000faa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000faa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fae:	3304      	adds	r3, #4

08000fb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fb4:	d3f9      	bcc.n	8000faa <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fb6:	4a0a      	ldr	r2, [pc, #40]	; (8000fe0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000fb8:	4c0a      	ldr	r4, [pc, #40]	; (8000fe4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000fba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fbc:	e001      	b.n	8000fc2 <LoopFillZerobss>

08000fbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fc0:	3204      	adds	r2, #4

08000fc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fc4:	d3fb      	bcc.n	8000fbe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000fc6:	f004 ff67 	bl	8005e98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000fca:	f7ff fb9b 	bl	8000704 <main>
  bx  lr
 8000fce:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000fd0:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000fd4:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000fd8:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8000fdc:	08005f50 	.word	0x08005f50
  ldr r2, =_sbss
 8000fe0:	240000d0 	.word	0x240000d0
  ldr r4, =_ebss
 8000fe4:	2400064c 	.word	0x2400064c

08000fe8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000fe8:	e7fe      	b.n	8000fe8 <ADC3_IRQHandler>
	...

08000fec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ff2:	2003      	movs	r0, #3
 8000ff4:	f000 f982 	bl	80012fc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000ff8:	f001 ff38 	bl	8002e6c <HAL_RCC_GetSysClockFreq>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	4b15      	ldr	r3, [pc, #84]	; (8001054 <HAL_Init+0x68>)
 8001000:	699b      	ldr	r3, [r3, #24]
 8001002:	0a1b      	lsrs	r3, r3, #8
 8001004:	f003 030f 	and.w	r3, r3, #15
 8001008:	4913      	ldr	r1, [pc, #76]	; (8001058 <HAL_Init+0x6c>)
 800100a:	5ccb      	ldrb	r3, [r1, r3]
 800100c:	f003 031f 	and.w	r3, r3, #31
 8001010:	fa22 f303 	lsr.w	r3, r2, r3
 8001014:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001016:	4b0f      	ldr	r3, [pc, #60]	; (8001054 <HAL_Init+0x68>)
 8001018:	699b      	ldr	r3, [r3, #24]
 800101a:	f003 030f 	and.w	r3, r3, #15
 800101e:	4a0e      	ldr	r2, [pc, #56]	; (8001058 <HAL_Init+0x6c>)
 8001020:	5cd3      	ldrb	r3, [r2, r3]
 8001022:	f003 031f 	and.w	r3, r3, #31
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	fa22 f303 	lsr.w	r3, r2, r3
 800102c:	4a0b      	ldr	r2, [pc, #44]	; (800105c <HAL_Init+0x70>)
 800102e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001030:	4a0b      	ldr	r2, [pc, #44]	; (8001060 <HAL_Init+0x74>)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001036:	2000      	movs	r0, #0
 8001038:	f000 f814 	bl	8001064 <HAL_InitTick>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001042:	2301      	movs	r3, #1
 8001044:	e002      	b.n	800104c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001046:	f7ff fda7 	bl	8000b98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800104a:	2300      	movs	r3, #0
}
 800104c:	4618      	mov	r0, r3
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	58024400 	.word	0x58024400
 8001058:	08005f08 	.word	0x08005f08
 800105c:	24000004 	.word	0x24000004
 8001060:	24000000 	.word	0x24000000

08001064 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b082      	sub	sp, #8
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 800106c:	4b15      	ldr	r3, [pc, #84]	; (80010c4 <HAL_InitTick+0x60>)
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d101      	bne.n	8001078 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001074:	2301      	movs	r3, #1
 8001076:	e021      	b.n	80010bc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001078:	4b13      	ldr	r3, [pc, #76]	; (80010c8 <HAL_InitTick+0x64>)
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	4b11      	ldr	r3, [pc, #68]	; (80010c4 <HAL_InitTick+0x60>)
 800107e:	781b      	ldrb	r3, [r3, #0]
 8001080:	4619      	mov	r1, r3
 8001082:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001086:	fbb3 f3f1 	udiv	r3, r3, r1
 800108a:	fbb2 f3f3 	udiv	r3, r2, r3
 800108e:	4618      	mov	r0, r3
 8001090:	f000 f959 	bl	8001346 <HAL_SYSTICK_Config>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 800109a:	2301      	movs	r3, #1
 800109c:	e00e      	b.n	80010bc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	2b0f      	cmp	r3, #15
 80010a2:	d80a      	bhi.n	80010ba <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010a4:	2200      	movs	r2, #0
 80010a6:	6879      	ldr	r1, [r7, #4]
 80010a8:	f04f 30ff 	mov.w	r0, #4294967295
 80010ac:	f000 f931 	bl	8001312 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010b0:	4a06      	ldr	r2, [pc, #24]	; (80010cc <HAL_InitTick+0x68>)
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010b6:	2300      	movs	r3, #0
 80010b8:	e000      	b.n	80010bc <HAL_InitTick+0x58>
    return HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3708      	adds	r7, #8
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	2400000c 	.word	0x2400000c
 80010c8:	24000000 	.word	0x24000000
 80010cc:	24000008 	.word	0x24000008

080010d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010d4:	4b06      	ldr	r3, [pc, #24]	; (80010f0 <HAL_IncTick+0x20>)
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	461a      	mov	r2, r3
 80010da:	4b06      	ldr	r3, [pc, #24]	; (80010f4 <HAL_IncTick+0x24>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	4413      	add	r3, r2
 80010e0:	4a04      	ldr	r2, [pc, #16]	; (80010f4 <HAL_IncTick+0x24>)
 80010e2:	6013      	str	r3, [r2, #0]
}
 80010e4:	bf00      	nop
 80010e6:	46bd      	mov	sp, r7
 80010e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ec:	4770      	bx	lr
 80010ee:	bf00      	nop
 80010f0:	2400000c 	.word	0x2400000c
 80010f4:	24000648 	.word	0x24000648

080010f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010f8:	b480      	push	{r7}
 80010fa:	af00      	add	r7, sp, #0
  return uwTick;
 80010fc:	4b03      	ldr	r3, [pc, #12]	; (800110c <HAL_GetTick+0x14>)
 80010fe:	681b      	ldr	r3, [r3, #0]
}
 8001100:	4618      	mov	r0, r3
 8001102:	46bd      	mov	sp, r7
 8001104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	24000648 	.word	0x24000648

08001110 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001118:	f7ff ffee 	bl	80010f8 <HAL_GetTick>
 800111c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001128:	d005      	beq.n	8001136 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800112a:	4b0a      	ldr	r3, [pc, #40]	; (8001154 <HAL_Delay+0x44>)
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	461a      	mov	r2, r3
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	4413      	add	r3, r2
 8001134:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001136:	bf00      	nop
 8001138:	f7ff ffde 	bl	80010f8 <HAL_GetTick>
 800113c:	4602      	mov	r2, r0
 800113e:	68bb      	ldr	r3, [r7, #8]
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	68fa      	ldr	r2, [r7, #12]
 8001144:	429a      	cmp	r2, r3
 8001146:	d8f7      	bhi.n	8001138 <HAL_Delay+0x28>
  {
  }
}
 8001148:	bf00      	nop
 800114a:	bf00      	nop
 800114c:	3710      	adds	r7, #16
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	2400000c 	.word	0x2400000c

08001158 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800115c:	4b03      	ldr	r3, [pc, #12]	; (800116c <HAL_GetREVID+0x14>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	0c1b      	lsrs	r3, r3, #16
}
 8001162:	4618      	mov	r0, r3
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr
 800116c:	5c001000 	.word	0x5c001000

08001170 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8001170:	b480      	push	{r7}
 8001172:	b083      	sub	sp, #12
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001178:	4b06      	ldr	r3, [pc, #24]	; (8001194 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8001180:	4904      	ldr	r1, [pc, #16]	; (8001194 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4313      	orrs	r3, r2
 8001186:	604b      	str	r3, [r1, #4]
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	58000400 	.word	0x58000400

08001198 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001198:	b480      	push	{r7}
 800119a:	b085      	sub	sp, #20
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	f003 0307 	and.w	r3, r3, #7
 80011a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011a8:	4b0b      	ldr	r3, [pc, #44]	; (80011d8 <__NVIC_SetPriorityGrouping+0x40>)
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ae:	68ba      	ldr	r2, [r7, #8]
 80011b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011b4:	4013      	ands	r3, r2
 80011b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011bc:	68bb      	ldr	r3, [r7, #8]
 80011be:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80011c0:	4b06      	ldr	r3, [pc, #24]	; (80011dc <__NVIC_SetPriorityGrouping+0x44>)
 80011c2:	4313      	orrs	r3, r2
 80011c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011c6:	4a04      	ldr	r2, [pc, #16]	; (80011d8 <__NVIC_SetPriorityGrouping+0x40>)
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	60d3      	str	r3, [r2, #12]
}
 80011cc:	bf00      	nop
 80011ce:	3714      	adds	r7, #20
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr
 80011d8:	e000ed00 	.word	0xe000ed00
 80011dc:	05fa0000 	.word	0x05fa0000

080011e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011e4:	4b04      	ldr	r3, [pc, #16]	; (80011f8 <__NVIC_GetPriorityGrouping+0x18>)
 80011e6:	68db      	ldr	r3, [r3, #12]
 80011e8:	0a1b      	lsrs	r3, r3, #8
 80011ea:	f003 0307 	and.w	r3, r3, #7
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr
 80011f8:	e000ed00 	.word	0xe000ed00

080011fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	4603      	mov	r3, r0
 8001204:	6039      	str	r1, [r7, #0]
 8001206:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001208:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800120c:	2b00      	cmp	r3, #0
 800120e:	db0a      	blt.n	8001226 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	b2da      	uxtb	r2, r3
 8001214:	490c      	ldr	r1, [pc, #48]	; (8001248 <__NVIC_SetPriority+0x4c>)
 8001216:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800121a:	0112      	lsls	r2, r2, #4
 800121c:	b2d2      	uxtb	r2, r2
 800121e:	440b      	add	r3, r1
 8001220:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001224:	e00a      	b.n	800123c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001226:	683b      	ldr	r3, [r7, #0]
 8001228:	b2da      	uxtb	r2, r3
 800122a:	4908      	ldr	r1, [pc, #32]	; (800124c <__NVIC_SetPriority+0x50>)
 800122c:	88fb      	ldrh	r3, [r7, #6]
 800122e:	f003 030f 	and.w	r3, r3, #15
 8001232:	3b04      	subs	r3, #4
 8001234:	0112      	lsls	r2, r2, #4
 8001236:	b2d2      	uxtb	r2, r2
 8001238:	440b      	add	r3, r1
 800123a:	761a      	strb	r2, [r3, #24]
}
 800123c:	bf00      	nop
 800123e:	370c      	adds	r7, #12
 8001240:	46bd      	mov	sp, r7
 8001242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001246:	4770      	bx	lr
 8001248:	e000e100 	.word	0xe000e100
 800124c:	e000ed00 	.word	0xe000ed00

08001250 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001250:	b480      	push	{r7}
 8001252:	b089      	sub	sp, #36	; 0x24
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	f003 0307 	and.w	r3, r3, #7
 8001262:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001264:	69fb      	ldr	r3, [r7, #28]
 8001266:	f1c3 0307 	rsb	r3, r3, #7
 800126a:	2b04      	cmp	r3, #4
 800126c:	bf28      	it	cs
 800126e:	2304      	movcs	r3, #4
 8001270:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	3304      	adds	r3, #4
 8001276:	2b06      	cmp	r3, #6
 8001278:	d902      	bls.n	8001280 <NVIC_EncodePriority+0x30>
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	3b03      	subs	r3, #3
 800127e:	e000      	b.n	8001282 <NVIC_EncodePriority+0x32>
 8001280:	2300      	movs	r3, #0
 8001282:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001284:	f04f 32ff 	mov.w	r2, #4294967295
 8001288:	69bb      	ldr	r3, [r7, #24]
 800128a:	fa02 f303 	lsl.w	r3, r2, r3
 800128e:	43da      	mvns	r2, r3
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	401a      	ands	r2, r3
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001298:	f04f 31ff 	mov.w	r1, #4294967295
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	fa01 f303 	lsl.w	r3, r1, r3
 80012a2:	43d9      	mvns	r1, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a8:	4313      	orrs	r3, r2
         );
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3724      	adds	r7, #36	; 0x24
 80012ae:	46bd      	mov	sp, r7
 80012b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b4:	4770      	bx	lr
	...

080012b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	3b01      	subs	r3, #1
 80012c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012c8:	d301      	bcc.n	80012ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012ca:	2301      	movs	r3, #1
 80012cc:	e00f      	b.n	80012ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012ce:	4a0a      	ldr	r2, [pc, #40]	; (80012f8 <SysTick_Config+0x40>)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3b01      	subs	r3, #1
 80012d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012d6:	210f      	movs	r1, #15
 80012d8:	f04f 30ff 	mov.w	r0, #4294967295
 80012dc:	f7ff ff8e 	bl	80011fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012e0:	4b05      	ldr	r3, [pc, #20]	; (80012f8 <SysTick_Config+0x40>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012e6:	4b04      	ldr	r3, [pc, #16]	; (80012f8 <SysTick_Config+0x40>)
 80012e8:	2207      	movs	r2, #7
 80012ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012ec:	2300      	movs	r3, #0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	e000e010 	.word	0xe000e010

080012fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b082      	sub	sp, #8
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f7ff ff47 	bl	8001198 <__NVIC_SetPriorityGrouping>
}
 800130a:	bf00      	nop
 800130c:	3708      	adds	r7, #8
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}

08001312 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001312:	b580      	push	{r7, lr}
 8001314:	b086      	sub	sp, #24
 8001316:	af00      	add	r7, sp, #0
 8001318:	4603      	mov	r3, r0
 800131a:	60b9      	str	r1, [r7, #8]
 800131c:	607a      	str	r2, [r7, #4]
 800131e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001320:	f7ff ff5e 	bl	80011e0 <__NVIC_GetPriorityGrouping>
 8001324:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001326:	687a      	ldr	r2, [r7, #4]
 8001328:	68b9      	ldr	r1, [r7, #8]
 800132a:	6978      	ldr	r0, [r7, #20]
 800132c:	f7ff ff90 	bl	8001250 <NVIC_EncodePriority>
 8001330:	4602      	mov	r2, r0
 8001332:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001336:	4611      	mov	r1, r2
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff ff5f 	bl	80011fc <__NVIC_SetPriority>
}
 800133e:	bf00      	nop
 8001340:	3718      	adds	r7, #24
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}

08001346 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001346:	b580      	push	{r7, lr}
 8001348:	b082      	sub	sp, #8
 800134a:	af00      	add	r7, sp, #0
 800134c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff ffb2 	bl	80012b8 <SysTick_Config>
 8001354:	4603      	mov	r3, r0
}
 8001356:	4618      	mov	r0, r3
 8001358:	3708      	adds	r7, #8
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}
	...

08001360 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if(heth == NULL)
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d101      	bne.n	8001372 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800136e:	2301      	movs	r3, #1
 8001370:	e0c6      	b.n	8001500 <HAL_ETH_Init+0x1a0>
  }

#else

  /* Check the ETH peripheral state */
  if(heth->gState == HAL_ETH_STATE_RESET)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001376:	2b00      	cmp	r3, #0
 8001378:	d102      	bne.n	8001380 <HAL_ETH_Init+0x20>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f7ff fc26 	bl	8000bcc <HAL_ETH_MspInit>
  }
#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */

  heth->gState = HAL_ETH_STATE_BUSY;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2223      	movs	r2, #35	; 0x23
 8001384:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001386:	4b60      	ldr	r3, [pc, #384]	; (8001508 <HAL_ETH_Init+0x1a8>)
 8001388:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800138c:	4a5e      	ldr	r2, [pc, #376]	; (8001508 <HAL_ETH_Init+0x1a8>)
 800138e:	f043 0302 	orr.w	r3, r3, #2
 8001392:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001396:	4b5c      	ldr	r3, [pc, #368]	; (8001508 <HAL_ETH_Init+0x1a8>)
 8001398:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 800139c:	f003 0302 	and.w	r3, r3, #2
 80013a0:	60bb      	str	r3, [r7, #8]
 80013a2:	68bb      	ldr	r3, [r7, #8]

  if(heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	7a1b      	ldrb	r3, [r3, #8]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d103      	bne.n	80013b4 <HAL_ETH_Init+0x54>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 80013ac:	2000      	movs	r0, #0
 80013ae:	f7ff fedf 	bl	8001170 <HAL_SYSCFG_ETHInterfaceSelect>
 80013b2:	e003      	b.n	80013bc <HAL_ETH_Init+0x5c>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80013b4:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80013b8:	f7ff feda 	bl	8001170 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f042 0201 	orr.w	r2, r2, #1
 80013ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013d2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013d4:	f7ff fe90 	bl	80010f8 <HAL_GetTick>
 80013d8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80013da:	e00f      	b.n	80013fc <HAL_ETH_Init+0x9c>
  {
    if(((HAL_GetTick() - tickstart ) > ETH_SWRESET_TIMEOUT))
 80013dc:	f7ff fe8c 	bl	80010f8 <HAL_GetTick>
 80013e0:	4602      	mov	r2, r0
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80013ea:	d907      	bls.n	80013fc <HAL_ETH_Init+0x9c>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2204      	movs	r2, #4
 80013f0:	675a      	str	r2, [r3, #116]	; 0x74
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	22e0      	movs	r2, #224	; 0xe0
 80013f6:	66da      	str	r2, [r3, #108]	; 0x6c
      /* Return Error */
      return HAL_ERROR;
 80013f8:	2301      	movs	r3, #1
 80013fa:	e081      	b.n	8001500 <HAL_ETH_Init+0x1a0>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	f003 0301 	and.w	r3, r3, #1
 800140a:	2b00      	cmp	r3, #0
 800140c:	d1e6      	bne.n	80013dc <HAL_ETH_Init+0x7c>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  ETH_MAC_MDIO_ClkConfig(heth);
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f000 fac0 	bl	8001994 <ETH_MAC_MDIO_ClkConfig>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8001414:	f001 fea4 	bl	8003160 <HAL_RCC_GetHCLKFreq>
 8001418:	4603      	mov	r3, r0
 800141a:	4a3c      	ldr	r2, [pc, #240]	; (800150c <HAL_ETH_Init+0x1ac>)
 800141c:	fba2 2303 	umull	r2, r3, r2, r3
 8001420:	0c9a      	lsrs	r2, r3, #18
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	3a01      	subs	r2, #1
 8001428:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f000 fa13 	bl	8001858 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f423 12e0 	bic.w	r2, r3, #1835008	; 0x1c0000
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001448:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 800144c:	601a      	str	r2, [r3, #0]

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	695b      	ldr	r3, [r3, #20]
 8001452:	f003 0303 	and.w	r3, r3, #3
 8001456:	2b00      	cmp	r3, #0
 8001458:	d007      	beq.n	800146a <HAL_ETH_Init+0x10a>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2201      	movs	r2, #1
 800145e:	675a      	str	r2, [r3, #116]	; 0x74
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	22e0      	movs	r2, #224	; 0xe0
 8001464:	66da      	str	r2, [r3, #108]	; 0x6c
    /* Return Error */
    return HAL_ERROR;
 8001466:	2301      	movs	r3, #1
 8001468:	e04a      	b.n	8001500 <HAL_ETH_Init+0x1a0>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681a      	ldr	r2, [r3, #0]
 800146e:	f241 1308 	movw	r3, #4360	; 0x1108
 8001472:	4413      	add	r3, r2
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	4b26      	ldr	r3, [pc, #152]	; (8001510 <HAL_ETH_Init+0x1b0>)
 8001478:	4013      	ands	r3, r2
 800147a:	687a      	ldr	r2, [r7, #4]
 800147c:	6952      	ldr	r2, [r2, #20]
 800147e:	0052      	lsls	r2, r2, #1
 8001480:	6879      	ldr	r1, [r7, #4]
 8001482:	6809      	ldr	r1, [r1, #0]
 8001484:	431a      	orrs	r2, r3
 8001486:	f241 1308 	movw	r3, #4360	; 0x1108
 800148a:	440b      	add	r3, r1
 800148c:	601a      	str	r2, [r3, #0]
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800148e:	6878      	ldr	r0, [r7, #4]
 8001490:	f000 fad8 	bl	8001a44 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f000 fb1c 	bl	8001ad2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	3305      	adds	r3, #5
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	021a      	lsls	r2, r3, #8
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	685b      	ldr	r3, [r3, #4]
 80014a8:	3304      	adds	r3, #4
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	4619      	mov	r1, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	430a      	orrs	r2, r1
 80014b4:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	3303      	adds	r3, #3
 80014be:	781b      	ldrb	r3, [r3, #0]
 80014c0:	061a      	lsls	r2, r3, #24
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	3302      	adds	r3, #2
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	041b      	lsls	r3, r3, #16
 80014cc:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	3301      	adds	r3, #1
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80014d8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80014e6:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80014e8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2200      	movs	r2, #0
 80014f0:	675a      	str	r2, [r3, #116]	; 0x74
  heth->gState = HAL_ETH_STATE_READY;
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2210      	movs	r2, #16
 80014f6:	66da      	str	r2, [r3, #108]	; 0x6c
  heth->RxState = HAL_ETH_STATE_READY;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2210      	movs	r2, #16
 80014fc:	671a      	str	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80014fe:	2300      	movs	r3, #0
}
 8001500:	4618      	mov	r0, r3
 8001502:	3710      	adds	r7, #16
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	58024400 	.word	0x58024400
 800150c:	431bde83 	.word	0x431bde83
 8001510:	ffff8001 	.word	0xffff8001

08001514 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
 800151c:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval =(macconf->InterPacketGapVal |
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	689a      	ldr	r2, [r3, #8]
              macconf->SourceAddrControl |
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	681b      	ldr	r3, [r3, #0]
  macregval =(macconf->InterPacketGapVal |
 8001526:	431a      	orrs	r2, r3
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	791b      	ldrb	r3, [r3, #4]
 800152c:	06db      	lsls	r3, r3, #27
              macconf->SourceAddrControl |
 800152e:	431a      	orrs	r2, r3
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	7b1b      	ldrb	r3, [r3, #12]
 8001534:	05db      	lsls	r3, r3, #23
                ((uint32_t)macconf->ChecksumOffload<< 27) |
 8001536:	431a      	orrs	r2, r3
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8001538:	683b      	ldr	r3, [r7, #0]
 800153a:	7b5b      	ldrb	r3, [r3, #13]
 800153c:	059b      	lsls	r3, r3, #22
                  ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 800153e:	431a      	orrs	r2, r3
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	7b9b      	ldrb	r3, [r3, #14]
 8001544:	055b      	lsls	r3, r3, #21
                    ((uint32_t)macconf->Support2KPacket  << 22) |
 8001546:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	7bdb      	ldrb	r3, [r3, #15]
 800154c:	051b      	lsls	r3, r3, #20
                      ((uint32_t)macconf->CRCStripTypePacket << 21) |
 800154e:	4313      	orrs	r3, r2
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001550:	683a      	ldr	r2, [r7, #0]
 8001552:	7c12      	ldrb	r2, [r2, #16]
 8001554:	2a00      	cmp	r2, #0
 8001556:	d102      	bne.n	800155e <ETH_SetMACConfig+0x4a>
 8001558:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800155c:	e000      	b.n	8001560 <ETH_SetMACConfig+0x4c>
 800155e:	2200      	movs	r2, #0
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8001560:	4313      	orrs	r3, r2
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8001562:	683a      	ldr	r2, [r7, #0]
 8001564:	7c52      	ldrb	r2, [r2, #17]
 8001566:	2a00      	cmp	r2, #0
 8001568:	d102      	bne.n	8001570 <ETH_SetMACConfig+0x5c>
 800156a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800156e:	e000      	b.n	8001572 <ETH_SetMACConfig+0x5e>
 8001570:	2200      	movs	r2, #0
                          ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8001572:	431a      	orrs	r2, r3
                              ((uint32_t)macconf->JumboPacket << 16) |
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	7c9b      	ldrb	r3, [r3, #18]
 8001578:	041b      	lsls	r3, r3, #16
                            ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800157a:	431a      	orrs	r2, r3
                                macconf->Speed |
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	695b      	ldr	r3, [r3, #20]
                              ((uint32_t)macconf->JumboPacket << 16) |
 8001580:	431a      	orrs	r2, r3
                                  macconf->DuplexMode |
 8001582:	683b      	ldr	r3, [r7, #0]
 8001584:	699b      	ldr	r3, [r3, #24]
                                macconf->Speed |
 8001586:	431a      	orrs	r2, r3
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	7f1b      	ldrb	r3, [r3, #28]
 800158c:	031b      	lsls	r3, r3, #12
                                  macconf->DuplexMode |
 800158e:	431a      	orrs	r2, r3
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 8001590:	683b      	ldr	r3, [r7, #0]
 8001592:	7f5b      	ldrb	r3, [r3, #29]
 8001594:	02db      	lsls	r3, r3, #11
                                    ((uint32_t)macconf->LoopbackMode << 12) |
 8001596:	4313      	orrs	r3, r2
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 8001598:	683a      	ldr	r2, [r7, #0]
 800159a:	7f92      	ldrb	r2, [r2, #30]
 800159c:	2a00      	cmp	r2, #0
 800159e:	d102      	bne.n	80015a6 <ETH_SetMACConfig+0x92>
 80015a0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015a4:	e000      	b.n	80015a8 <ETH_SetMACConfig+0x94>
 80015a6:	2200      	movs	r2, #0
                                      ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11)|
 80015a8:	431a      	orrs	r2, r3
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	7fdb      	ldrb	r3, [r3, #31]
 80015ae:	025b      	lsls	r3, r3, #9
                                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10)|
 80015b0:	4313      	orrs	r3, r2
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80015b2:	683a      	ldr	r2, [r7, #0]
 80015b4:	f892 2020 	ldrb.w	r2, [r2, #32]
 80015b8:	2a00      	cmp	r2, #0
 80015ba:	d102      	bne.n	80015c2 <ETH_SetMACConfig+0xae>
 80015bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015c0:	e000      	b.n	80015c4 <ETH_SetMACConfig+0xb0>
 80015c2:	2200      	movs	r2, #0
                                          ((uint32_t)macconf->CarrierSenseDuringTransmit << 9)|
 80015c4:	431a      	orrs	r2, r3
                                              macconf->BackOffLimit |
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                            ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8)|
 80015ca:	431a      	orrs	r2, r3
                                                ((uint32_t)macconf->DeferralCheck << 4)|
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80015d2:	011b      	lsls	r3, r3, #4
                                              macconf->BackOffLimit |
 80015d4:	431a      	orrs	r2, r3
                                                  macconf->PreambleLength);
 80015d6:	683b      	ldr	r3, [r7, #0]
 80015d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval =(macconf->InterPacketGapVal |
 80015da:	4313      	orrs	r3, r2
 80015dc:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	4b56      	ldr	r3, [pc, #344]	; (8001740 <ETH_SetMACConfig+0x22c>)
 80015e6:	4013      	ands	r3, r2
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	6812      	ldr	r2, [r2, #0]
 80015ec:	68f9      	ldr	r1, [r7, #12]
 80015ee:	430b      	orrs	r3, r1
 80015f0:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015f6:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80015fe:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 8001600:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001608:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24)|
 800160a:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001612:	045b      	lsls	r3, r3, #17
                 ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18)|
 8001614:	4313      	orrs	r3, r2
                     ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U)<< 16) |
 8001616:	683a      	ldr	r2, [r7, #0]
 8001618:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 800161c:	2a00      	cmp	r2, #0
 800161e:	d102      	bne.n	8001626 <ETH_SetMACConfig+0x112>
 8001620:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001624:	e000      	b.n	8001628 <ETH_SetMACConfig+0x114>
 8001626:	2200      	movs	r2, #0
                   ((uint32_t)macconf->SlowProtocolDetect << 17)|
 8001628:	431a      	orrs	r2, r3
                       macconf->GiantPacketSizeLimit);
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25)|
 800162e:	4313      	orrs	r3, r2
 8001630:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	685a      	ldr	r2, [r3, #4]
 8001638:	4b42      	ldr	r3, [pc, #264]	; (8001744 <ETH_SetMACConfig+0x230>)
 800163a:	4013      	ands	r3, r2
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	6812      	ldr	r2, [r2, #0]
 8001640:	68f9      	ldr	r1, [r7, #12]
 8001642:	430b      	orrs	r3, r1
 8001644:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800164c:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8001652:	4313      	orrs	r3, r2
 8001654:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	68da      	ldr	r2, [r3, #12]
 800165c:	4b3a      	ldr	r3, [pc, #232]	; (8001748 <ETH_SetMACConfig+0x234>)
 800165e:	4013      	ands	r3, r2
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	6812      	ldr	r2, [r2, #0]
 8001664:	68f9      	ldr	r1, [r7, #12]
 8001666:	430b      	orrs	r3, r1
 8001668:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001670:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001676:	4313      	orrs	r3, r2
                 ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U)<< 7) |
 8001678:	683a      	ldr	r2, [r7, #0]
 800167a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 800167e:	2a00      	cmp	r2, #0
 8001680:	d101      	bne.n	8001686 <ETH_SetMACConfig+0x172>
 8001682:	2280      	movs	r2, #128	; 0x80
 8001684:	e000      	b.n	8001688 <ETH_SetMACConfig+0x174>
 8001686:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8001688:	431a      	orrs	r2, r3
                   (macconf->PauseTime << 16));
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800168e:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8001690:	4313      	orrs	r3, r2
 8001692:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800169a:	f64f 730d 	movw	r3, #65293	; 0xff0d
 800169e:	4013      	ands	r3, r2
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	6812      	ldr	r2, [r2, #0]
 80016a4:	68f9      	ldr	r1, [r7, #12]
 80016a6:	430b      	orrs	r3, r1
 80016a8:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80016b0:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 80016b8:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 80016ba:	4313      	orrs	r3, r2
 80016bc:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80016c6:	f023 0103 	bic.w	r1, r3, #3
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	430a      	orrs	r2, r1
 80016d2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 80016de:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	430a      	orrs	r2, r1
 80016ec:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80016f4:	683a      	ldr	r2, [r7, #0]
 80016f6:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 80016fa:	2a00      	cmp	r2, #0
 80016fc:	d101      	bne.n	8001702 <ETH_SetMACConfig+0x1ee>
 80016fe:	2240      	movs	r2, #64	; 0x40
 8001700:	e000      	b.n	8001704 <ETH_SetMACConfig+0x1f0>
 8001702:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8001704:	431a      	orrs	r2, r3
                 ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800170c:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800170e:	431a      	orrs	r2, r3
                   ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8001716:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8001718:	4313      	orrs	r3, r2
 800171a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8001724:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	68fa      	ldr	r2, [r7, #12]
 800172e:	430a      	orrs	r2, r1
 8001730:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8001734:	bf00      	nop
 8001736:	3714      	adds	r7, #20
 8001738:	46bd      	mov	sp, r7
 800173a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173e:	4770      	bx	lr
 8001740:	00048083 	.word	0x00048083
 8001744:	c0f88000 	.word	0xc0f88000
 8001748:	fffffef0 	.word	0xfffffef0

0800174c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 800174c:	b480      	push	{r7}
 800174e:	b085      	sub	sp, #20
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	4b38      	ldr	r3, [pc, #224]	; (8001844 <ETH_SetDMAConfig+0xf8>)
 8001762:	4013      	ands	r3, r2
 8001764:	683a      	ldr	r2, [r7, #0]
 8001766:	6812      	ldr	r2, [r2, #0]
 8001768:	6879      	ldr	r1, [r7, #4]
 800176a:	6809      	ldr	r1, [r1, #0]
 800176c:	431a      	orrs	r2, r3
 800176e:	f501 5380 	add.w	r3, r1, #4096	; 0x1000
 8001772:	601a      	str	r2, [r3, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	791b      	ldrb	r3, [r3, #4]
 8001778:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800177e:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	7b1b      	ldrb	r3, [r3, #12]
 8001784:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8001786:	4313      	orrs	r3, r2
 8001788:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681a      	ldr	r2, [r3, #0]
 800178e:	f241 0304 	movw	r3, #4100	; 0x1004
 8001792:	4413      	add	r3, r2
 8001794:	681a      	ldr	r2, [r3, #0]
 8001796:	4b2c      	ldr	r3, [pc, #176]	; (8001848 <ETH_SetDMAConfig+0xfc>)
 8001798:	4013      	ands	r3, r2
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	6811      	ldr	r1, [r2, #0]
 800179e:	68fa      	ldr	r2, [r7, #12]
 80017a0:	431a      	orrs	r2, r3
 80017a2:	f241 0304 	movw	r3, #4100	; 0x1004
 80017a6:	440b      	add	r3, r1
 80017a8:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	7b5b      	ldrb	r3, [r3, #13]
 80017ae:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80017b4:	4313      	orrs	r3, r2
 80017b6:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	4b22      	ldr	r3, [pc, #136]	; (800184c <ETH_SetDMAConfig+0x100>)
 80017c4:	4013      	ands	r3, r2
 80017c6:	687a      	ldr	r2, [r7, #4]
 80017c8:	6811      	ldr	r1, [r2, #0]
 80017ca:	68fa      	ldr	r2, [r7, #12]
 80017cc:	431a      	orrs	r2, r3
 80017ce:	f501 5388 	add.w	r3, r1, #4352	; 0x1100
 80017d2:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4)|
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	7d1b      	ldrb	r3, [r3, #20]
 80017dc:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80017de:	431a      	orrs	r2, r3
                 ((uint32_t)dmaconf->TCPSegmentation << 12));
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	7f5b      	ldrb	r3, [r3, #29]
 80017e4:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 80017e6:	4313      	orrs	r3, r2
 80017e8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	f241 1304 	movw	r3, #4356	; 0x1104
 80017f2:	4413      	add	r3, r2
 80017f4:	681a      	ldr	r2, [r3, #0]
 80017f6:	4b16      	ldr	r3, [pc, #88]	; (8001850 <ETH_SetDMAConfig+0x104>)
 80017f8:	4013      	ands	r3, r2
 80017fa:	687a      	ldr	r2, [r7, #4]
 80017fc:	6811      	ldr	r1, [r2, #0]
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	431a      	orrs	r2, r3
 8001802:	f241 1304 	movw	r3, #4356	; 0x1104
 8001806:	440b      	add	r3, r1
 8001808:	601a      	str	r2, [r3, #0]

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	7f1b      	ldrb	r3, [r3, #28]
 800180e:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8001814:	4313      	orrs	r3, r2
 8001816:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	f241 1308 	movw	r3, #4360	; 0x1108
 8001820:	4413      	add	r3, r2
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	4b0b      	ldr	r3, [pc, #44]	; (8001854 <ETH_SetDMAConfig+0x108>)
 8001826:	4013      	ands	r3, r2
 8001828:	687a      	ldr	r2, [r7, #4]
 800182a:	6811      	ldr	r1, [r2, #0]
 800182c:	68fa      	ldr	r2, [r7, #12]
 800182e:	431a      	orrs	r2, r3
 8001830:	f241 1308 	movw	r3, #4360	; 0x1108
 8001834:	440b      	add	r3, r1
 8001836:	601a      	str	r2, [r3, #0]
}
 8001838:	bf00      	nop
 800183a:	3714      	adds	r7, #20
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	ffff87fd 	.word	0xffff87fd
 8001848:	ffff2ffe 	.word	0xffff2ffe
 800184c:	fffec000 	.word	0xfffec000
 8001850:	ffc0efef 	.word	0xffc0efef
 8001854:	7fc0ffff 	.word	0x7fc0ffff

08001858 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b0a4      	sub	sp, #144	; 0x90
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8001860:	2301      	movs	r3, #1
 8001862:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001866:	2300      	movs	r3, #0
 8001868:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800186a:	2300      	movs	r3, #0
 800186c:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001870:	2300      	movs	r3, #0
 8001872:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8001876:	2301      	movs	r3, #1
 8001878:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 800187c:	2301      	movs	r3, #1
 800187e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8001882:	2301      	movs	r3, #1
 8001884:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8001888:	2300      	movs	r3, #0
 800188a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800188e:	2301      	movs	r3, #1
 8001890:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001894:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001898:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 800189a:	2300      	movs	r3, #0
 800189c:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 80018a0:	2300      	movs	r3, #0
 80018a2:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80018a4:	2300      	movs	r3, #0
 80018a6:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80018aa:	2300      	movs	r3, #0
 80018ac:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 80018b0:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 80018b4:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80018b6:	2300      	movs	r3, #0
 80018b8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80018bc:	2300      	movs	r3, #0
 80018be:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 80018c0:	2301      	movs	r3, #1
 80018c2:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80018c6:	2300      	movs	r3, #0
 80018c8:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80018cc:	2300      	movs	r3, #0
 80018ce:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80018d2:	2300      	movs	r3, #0
 80018d4:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 80018d6:	2300      	movs	r3, #0
 80018d8:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80018da:	2300      	movs	r3, #0
 80018dc:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80018de:	2300      	movs	r3, #0
 80018e0:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80018e4:	2300      	movs	r3, #0
 80018e6:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 80018ea:	2301      	movs	r3, #1
 80018ec:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 80018f0:	2320      	movs	r3, #32
 80018f2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80018f6:	2301      	movs	r3, #1
 80018f8:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80018fc:	2300      	movs	r3, #0
 80018fe:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8001902:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8001906:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001908:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800190c:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800190e:	2300      	movs	r3, #0
 8001910:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8001914:	2302      	movs	r3, #2
 8001916:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800191a:	2300      	movs	r3, #0
 800191c:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001920:	2300      	movs	r3, #0
 8001922:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8001926:	2300      	movs	r3, #0
 8001928:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 800192c:	2301      	movs	r3, #1
 800192e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8001932:	2300      	movs	r3, #0
 8001934:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8001936:	2301      	movs	r3, #1
 8001938:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800193c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001940:	4619      	mov	r1, r3
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f7ff fde6 	bl	8001514 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001948:	2301      	movs	r3, #1
 800194a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800194c:	2301      	movs	r3, #1
 800194e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8001950:	2300      	movs	r3, #0
 8001952:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8001954:	2300      	movs	r3, #0
 8001956:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800195a:	2300      	movs	r3, #0
 800195c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800195e:	2300      	movs	r3, #0
 8001960:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001962:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001966:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8001968:	2300      	movs	r3, #0
 800196a:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800196c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001970:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8001972:	2300      	movs	r3, #0
 8001974:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = 536;
 8001978:	f44f 7306 	mov.w	r3, #536	; 0x218
 800197c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800197e:	f107 0308 	add.w	r3, r7, #8
 8001982:	4619      	mov	r1, r3
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f7ff fee1 	bl	800174c <ETH_SetDMAConfig>
}
 800198a:	bf00      	nop
 800198c:	3790      	adds	r7, #144	; 0x90
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
	...

08001994 <ETH_MAC_MDIO_ClkConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MAC_MDIO_ClkConfig(ETH_HandleTypeDef *heth)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg, hclk;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80019a4:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80019ac:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80019ae:	f001 fbd7 	bl	8003160 <HAL_RCC_GetHCLKFreq>
 80019b2:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000U)&&(hclk < 35000000U))
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	4a1e      	ldr	r2, [pc, #120]	; (8001a30 <ETH_MAC_MDIO_ClkConfig+0x9c>)
 80019b8:	4293      	cmp	r3, r2
 80019ba:	d908      	bls.n	80019ce <ETH_MAC_MDIO_ClkConfig+0x3a>
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	4a1d      	ldr	r2, [pc, #116]	; (8001a34 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d804      	bhi.n	80019ce <ETH_MAC_MDIO_ClkConfig+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019ca:	60fb      	str	r3, [r7, #12]
 80019cc:	e027      	b.n	8001a1e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 35000000U)&&(hclk < 60000000U))
 80019ce:	68bb      	ldr	r3, [r7, #8]
 80019d0:	4a18      	ldr	r2, [pc, #96]	; (8001a34 <ETH_MAC_MDIO_ClkConfig+0xa0>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d908      	bls.n	80019e8 <ETH_MAC_MDIO_ClkConfig+0x54>
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	4a17      	ldr	r2, [pc, #92]	; (8001a38 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d204      	bcs.n	80019e8 <ETH_MAC_MDIO_ClkConfig+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80019e4:	60fb      	str	r3, [r7, #12]
 80019e6:	e01a      	b.n	8001a1e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else if((hclk >= 60000000U)&&(hclk < 100000000U))
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	4a13      	ldr	r2, [pc, #76]	; (8001a38 <ETH_MAC_MDIO_ClkConfig+0xa4>)
 80019ec:	4293      	cmp	r3, r2
 80019ee:	d303      	bcc.n	80019f8 <ETH_MAC_MDIO_ClkConfig+0x64>
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	4a12      	ldr	r2, [pc, #72]	; (8001a3c <ETH_MAC_MDIO_ClkConfig+0xa8>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d911      	bls.n	8001a1c <ETH_MAC_MDIO_ClkConfig+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if((hclk >= 100000000U)&&(hclk < 150000000U))
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	4a10      	ldr	r2, [pc, #64]	; (8001a3c <ETH_MAC_MDIO_ClkConfig+0xa8>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d908      	bls.n	8001a12 <ETH_MAC_MDIO_ClkConfig+0x7e>
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	4a0f      	ldr	r2, [pc, #60]	; (8001a40 <ETH_MAC_MDIO_ClkConfig+0xac>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d804      	bhi.n	8001a12 <ETH_MAC_MDIO_ClkConfig+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	e005      	b.n	8001a1e <ETH_MAC_MDIO_ClkConfig+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a18:	60fb      	str	r3, [r7, #12]
 8001a1a:	e000      	b.n	8001a1e <ETH_MAC_MDIO_ClkConfig+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 8001a1c:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	68fa      	ldr	r2, [r7, #12]
 8001a24:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 8001a28:	bf00      	nop
 8001a2a:	3710      	adds	r7, #16
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	01312cff 	.word	0x01312cff
 8001a34:	02160ebf 	.word	0x02160ebf
 8001a38:	03938700 	.word	0x03938700
 8001a3c:	05f5e0ff 	.word	0x05f5e0ff
 8001a40:	08f0d17f 	.word	0x08f0d17f

08001a44 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b085      	sub	sp, #20
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	60fb      	str	r3, [r7, #12]
 8001a50:	e01d      	b.n	8001a8e <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	68d9      	ldr	r1, [r3, #12]
 8001a56:	68fa      	ldr	r2, [r7, #12]
 8001a58:	4613      	mov	r3, r2
 8001a5a:	005b      	lsls	r3, r3, #1
 8001a5c:	4413      	add	r3, r2
 8001a5e:	00db      	lsls	r3, r3, #3
 8001a60:	440b      	add	r3, r1
 8001a62:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8001a64:	68bb      	ldr	r3, [r7, #8]
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8001a6a:	68bb      	ldr	r3, [r7, #8]
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001a70:	68bb      	ldr	r3, [r7, #8]
 8001a72:	2200      	movs	r2, #0
 8001a74:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	2200      	movs	r2, #0
 8001a7a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001a7c:	68b9      	ldr	r1, [r7, #8]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	68fa      	ldr	r2, [r7, #12]
 8001a82:	3206      	adds	r2, #6
 8001a84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for(i=0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	60fb      	str	r3, [r7, #12]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	2b03      	cmp	r3, #3
 8001a92:	d9de      	bls.n	8001a52 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2200      	movs	r2, #0
 8001a98:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT -1));
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	f241 132c 	movw	r3, #4396	; 0x112c
 8001aa2:	4413      	add	r3, r2
 8001aa4:	2203      	movs	r2, #3
 8001aa6:	601a      	str	r2, [r3, #0]

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	68d9      	ldr	r1, [r3, #12]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	f241 1314 	movw	r3, #4372	; 0x1114
 8001ab4:	4413      	add	r3, r2
 8001ab6:	6019      	str	r1, [r3, #0]

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	68da      	ldr	r2, [r3, #12]
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f503 5389 	add.w	r3, r3, #4384	; 0x1120
 8001ac4:	601a      	str	r2, [r3, #0]
}
 8001ac6:	bf00      	nop
 8001ac8:	3714      	adds	r7, #20
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr

08001ad2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8001ad2:	b480      	push	{r7}
 8001ad4:	b085      	sub	sp, #20
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001ada:	2300      	movs	r3, #0
 8001adc:	60fb      	str	r3, [r7, #12]
 8001ade:	e024      	b.n	8001b2a <ETH_DMARxDescListInit+0x58>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6919      	ldr	r1, [r3, #16]
 8001ae4:	68fa      	ldr	r2, [r7, #12]
 8001ae6:	4613      	mov	r3, r2
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	4413      	add	r3, r2
 8001aec:	00db      	lsls	r3, r3, #3
 8001aee:	440b      	add	r3, r1
 8001af0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	2200      	movs	r2, #0
 8001afc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8001afe:	68bb      	ldr	r3, [r7, #8]
 8001b00:	2200      	movs	r2, #0
 8001b02:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	2200      	movs	r2, #0
 8001b08:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	2200      	movs	r2, #0
 8001b14:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8001b16:	68ba      	ldr	r2, [r7, #8]
 8001b18:	6879      	ldr	r1, [r7, #4]
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	3310      	adds	r3, #16
 8001b1e:	009b      	lsls	r3, r3, #2
 8001b20:	440b      	add	r3, r1
 8001b22:	605a      	str	r2, [r3, #4]
  for(i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	3301      	adds	r3, #1
 8001b28:	60fb      	str	r3, [r7, #12]
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	2b03      	cmp	r3, #3
 8001b2e:	d9d7      	bls.n	8001ae0 <ETH_DMARxDescListInit+0xe>
  }

  WRITE_REG(heth->RxDescList.CurRxDesc, 0);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2200      	movs	r2, #0
 8001b34:	655a      	str	r2, [r3, #84]	; 0x54
  WRITE_REG(heth->RxDescList.FirstAppDesc, 0);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2200      	movs	r2, #0
 8001b3a:	659a      	str	r2, [r3, #88]	; 0x58
  WRITE_REG(heth->RxDescList.AppDescNbr, 0);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	2200      	movs	r2, #0
 8001b40:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2200      	movs	r2, #0
 8001b46:	665a      	str	r2, [r3, #100]	; 0x64
  WRITE_REG(heth->RxDescList.AppContextDesc, 0);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1)));
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681a      	ldr	r2, [r3, #0]
 8001b52:	f241 1330 	movw	r3, #4400	; 0x1130
 8001b56:	4413      	add	r3, r2
 8001b58:	2203      	movs	r2, #3
 8001b5a:	601a      	str	r2, [r3, #0]

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6919      	ldr	r1, [r3, #16]
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	f241 131c 	movw	r3, #4380	; 0x111c
 8001b68:	4413      	add	r3, r2
 8001b6a:	6019      	str	r1, [r3, #0]

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1))));
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	691b      	ldr	r3, [r3, #16]
 8001b70:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	f241 1328 	movw	r3, #4392	; 0x1128
 8001b7c:	4413      	add	r3, r2
 8001b7e:	6019      	str	r1, [r3, #0]
}
 8001b80:	bf00      	nop
 8001b82:	3714      	adds	r7, #20
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b089      	sub	sp, #36	; 0x24
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001b96:	2300      	movs	r3, #0
 8001b98:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001b9a:	4b89      	ldr	r3, [pc, #548]	; (8001dc0 <HAL_GPIO_Init+0x234>)
 8001b9c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001b9e:	e194      	b.n	8001eca <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bac:	4013      	ands	r3, r2
 8001bae:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	f000 8186 	beq.w	8001ec4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	2b01      	cmp	r3, #1
 8001bbe:	d00b      	beq.n	8001bd8 <HAL_GPIO_Init+0x4c>
 8001bc0:	683b      	ldr	r3, [r7, #0]
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d007      	beq.n	8001bd8 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001bcc:	2b11      	cmp	r3, #17
 8001bce:	d003      	beq.n	8001bd8 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	2b12      	cmp	r3, #18
 8001bd6:	d130      	bne.n	8001c3a <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001bde:	69fb      	ldr	r3, [r7, #28]
 8001be0:	005b      	lsls	r3, r3, #1
 8001be2:	2203      	movs	r2, #3
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	43db      	mvns	r3, r3
 8001bea:	69ba      	ldr	r2, [r7, #24]
 8001bec:	4013      	ands	r3, r2
 8001bee:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	68da      	ldr	r2, [r3, #12]
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	005b      	lsls	r3, r3, #1
 8001bf8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bfc:	69ba      	ldr	r2, [r7, #24]
 8001bfe:	4313      	orrs	r3, r2
 8001c00:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	69ba      	ldr	r2, [r7, #24]
 8001c06:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c0e:	2201      	movs	r2, #1
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	fa02 f303 	lsl.w	r3, r2, r3
 8001c16:	43db      	mvns	r3, r3
 8001c18:	69ba      	ldr	r2, [r7, #24]
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001c1e:	683b      	ldr	r3, [r7, #0]
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	091b      	lsrs	r3, r3, #4
 8001c24:	f003 0201 	and.w	r2, r3, #1
 8001c28:	69fb      	ldr	r3, [r7, #28]
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	69ba      	ldr	r2, [r7, #24]
 8001c30:	4313      	orrs	r3, r2
 8001c32:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	69ba      	ldr	r2, [r7, #24]
 8001c38:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c40:	69fb      	ldr	r3, [r7, #28]
 8001c42:	005b      	lsls	r3, r3, #1
 8001c44:	2203      	movs	r2, #3
 8001c46:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4a:	43db      	mvns	r3, r3
 8001c4c:	69ba      	ldr	r2, [r7, #24]
 8001c4e:	4013      	ands	r3, r2
 8001c50:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c52:	683b      	ldr	r3, [r7, #0]
 8001c54:	689a      	ldr	r2, [r3, #8]
 8001c56:	69fb      	ldr	r3, [r7, #28]
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5e:	69ba      	ldr	r2, [r7, #24]
 8001c60:	4313      	orrs	r3, r2
 8001c62:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	69ba      	ldr	r2, [r7, #24]
 8001c68:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	685b      	ldr	r3, [r3, #4]
 8001c6e:	2b02      	cmp	r3, #2
 8001c70:	d003      	beq.n	8001c7a <HAL_GPIO_Init+0xee>
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	2b12      	cmp	r3, #18
 8001c78:	d123      	bne.n	8001cc2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c7a:	69fb      	ldr	r3, [r7, #28]
 8001c7c:	08da      	lsrs	r2, r3, #3
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	3208      	adds	r2, #8
 8001c82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c86:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	f003 0307 	and.w	r3, r3, #7
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	220f      	movs	r2, #15
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	43db      	mvns	r3, r3
 8001c98:	69ba      	ldr	r2, [r7, #24]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	691a      	ldr	r2, [r3, #16]
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	f003 0307 	and.w	r3, r3, #7
 8001ca8:	009b      	lsls	r3, r3, #2
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	69ba      	ldr	r2, [r7, #24]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001cb4:	69fb      	ldr	r3, [r7, #28]
 8001cb6:	08da      	lsrs	r2, r3, #3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	3208      	adds	r2, #8
 8001cbc:	69b9      	ldr	r1, [r7, #24]
 8001cbe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	005b      	lsls	r3, r3, #1
 8001ccc:	2203      	movs	r2, #3
 8001cce:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd2:	43db      	mvns	r3, r3
 8001cd4:	69ba      	ldr	r2, [r7, #24]
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	f003 0203 	and.w	r2, r3, #3
 8001ce2:	69fb      	ldr	r3, [r7, #28]
 8001ce4:	005b      	lsls	r3, r3, #1
 8001ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cea:	69ba      	ldr	r2, [r7, #24]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	69ba      	ldr	r2, [r7, #24]
 8001cf4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	f000 80e0 	beq.w	8001ec4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d04:	4b2f      	ldr	r3, [pc, #188]	; (8001dc4 <HAL_GPIO_Init+0x238>)
 8001d06:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001d0a:	4a2e      	ldr	r2, [pc, #184]	; (8001dc4 <HAL_GPIO_Init+0x238>)
 8001d0c:	f043 0302 	orr.w	r3, r3, #2
 8001d10:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001d14:	4b2b      	ldr	r3, [pc, #172]	; (8001dc4 <HAL_GPIO_Init+0x238>)
 8001d16:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001d1a:	f003 0302 	and.w	r3, r3, #2
 8001d1e:	60fb      	str	r3, [r7, #12]
 8001d20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d22:	4a29      	ldr	r2, [pc, #164]	; (8001dc8 <HAL_GPIO_Init+0x23c>)
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	089b      	lsrs	r3, r3, #2
 8001d28:	3302      	adds	r3, #2
 8001d2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	f003 0303 	and.w	r3, r3, #3
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	220f      	movs	r2, #15
 8001d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3e:	43db      	mvns	r3, r3
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	4013      	ands	r3, r2
 8001d44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	4a20      	ldr	r2, [pc, #128]	; (8001dcc <HAL_GPIO_Init+0x240>)
 8001d4a:	4293      	cmp	r3, r2
 8001d4c:	d052      	beq.n	8001df4 <HAL_GPIO_Init+0x268>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4a1f      	ldr	r2, [pc, #124]	; (8001dd0 <HAL_GPIO_Init+0x244>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d031      	beq.n	8001dba <HAL_GPIO_Init+0x22e>
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	4a1e      	ldr	r2, [pc, #120]	; (8001dd4 <HAL_GPIO_Init+0x248>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d02b      	beq.n	8001db6 <HAL_GPIO_Init+0x22a>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	4a1d      	ldr	r2, [pc, #116]	; (8001dd8 <HAL_GPIO_Init+0x24c>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d025      	beq.n	8001db2 <HAL_GPIO_Init+0x226>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a1c      	ldr	r2, [pc, #112]	; (8001ddc <HAL_GPIO_Init+0x250>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d01f      	beq.n	8001dae <HAL_GPIO_Init+0x222>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4a1b      	ldr	r2, [pc, #108]	; (8001de0 <HAL_GPIO_Init+0x254>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d019      	beq.n	8001daa <HAL_GPIO_Init+0x21e>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a1a      	ldr	r2, [pc, #104]	; (8001de4 <HAL_GPIO_Init+0x258>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d013      	beq.n	8001da6 <HAL_GPIO_Init+0x21a>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a19      	ldr	r2, [pc, #100]	; (8001de8 <HAL_GPIO_Init+0x25c>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d00d      	beq.n	8001da2 <HAL_GPIO_Init+0x216>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a18      	ldr	r2, [pc, #96]	; (8001dec <HAL_GPIO_Init+0x260>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d007      	beq.n	8001d9e <HAL_GPIO_Init+0x212>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a17      	ldr	r2, [pc, #92]	; (8001df0 <HAL_GPIO_Init+0x264>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d101      	bne.n	8001d9a <HAL_GPIO_Init+0x20e>
 8001d96:	2309      	movs	r3, #9
 8001d98:	e02d      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001d9a:	230a      	movs	r3, #10
 8001d9c:	e02b      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001d9e:	2308      	movs	r3, #8
 8001da0:	e029      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001da2:	2307      	movs	r3, #7
 8001da4:	e027      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001da6:	2306      	movs	r3, #6
 8001da8:	e025      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001daa:	2305      	movs	r3, #5
 8001dac:	e023      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001dae:	2304      	movs	r3, #4
 8001db0:	e021      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001db2:	2303      	movs	r3, #3
 8001db4:	e01f      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001db6:	2302      	movs	r3, #2
 8001db8:	e01d      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e01b      	b.n	8001df6 <HAL_GPIO_Init+0x26a>
 8001dbe:	bf00      	nop
 8001dc0:	58000080 	.word	0x58000080
 8001dc4:	58024400 	.word	0x58024400
 8001dc8:	58000400 	.word	0x58000400
 8001dcc:	58020000 	.word	0x58020000
 8001dd0:	58020400 	.word	0x58020400
 8001dd4:	58020800 	.word	0x58020800
 8001dd8:	58020c00 	.word	0x58020c00
 8001ddc:	58021000 	.word	0x58021000
 8001de0:	58021400 	.word	0x58021400
 8001de4:	58021800 	.word	0x58021800
 8001de8:	58021c00 	.word	0x58021c00
 8001dec:	58022000 	.word	0x58022000
 8001df0:	58022400 	.word	0x58022400
 8001df4:	2300      	movs	r3, #0
 8001df6:	69fa      	ldr	r2, [r7, #28]
 8001df8:	f002 0203 	and.w	r2, r2, #3
 8001dfc:	0092      	lsls	r2, r2, #2
 8001dfe:	4093      	lsls	r3, r2
 8001e00:	69ba      	ldr	r2, [r7, #24]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e06:	4938      	ldr	r1, [pc, #224]	; (8001ee8 <HAL_GPIO_Init+0x35c>)
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	089b      	lsrs	r3, r3, #2
 8001e0c:	3302      	adds	r3, #2
 8001e0e:	69ba      	ldr	r2, [r7, #24]
 8001e10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	4013      	ands	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d003      	beq.n	8001e38 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001e30:	69ba      	ldr	r2, [r7, #24]
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	69ba      	ldr	r2, [r7, #24]
 8001e3c:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	43db      	mvns	r3, r3
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001e5a:	69ba      	ldr	r2, [r7, #24]
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e68:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	43db      	mvns	r3, r3
 8001e74:	69ba      	ldr	r2, [r7, #24]
 8001e76:	4013      	ands	r3, r2
 8001e78:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	685b      	ldr	r3, [r3, #4]
 8001e7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d003      	beq.n	8001e8e <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8001e86:	69ba      	ldr	r2, [r7, #24]
 8001e88:	693b      	ldr	r3, [r7, #16]
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001e8e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e92:	69bb      	ldr	r3, [r7, #24]
 8001e94:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001e96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e9a:	685b      	ldr	r3, [r3, #4]
 8001e9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	69ba      	ldr	r2, [r7, #24]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d003      	beq.n	8001ebc <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8001eb4:	69ba      	ldr	r2, [r7, #24]
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001ebc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001ec0:	69bb      	ldr	r3, [r7, #24]
 8001ec2:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8001ec4:	69fb      	ldr	r3, [r7, #28]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	fa22 f303 	lsr.w	r3, r2, r3
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	f47f ae63 	bne.w	8001ba0 <HAL_GPIO_Init+0x14>
  }
}
 8001eda:	bf00      	nop
 8001edc:	bf00      	nop
 8001ede:	3724      	adds	r7, #36	; 0x24
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr
 8001ee8:	58000400 	.word	0x58000400

08001eec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	807b      	strh	r3, [r7, #2]
 8001ef8:	4613      	mov	r3, r2
 8001efa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001efc:	787b      	ldrb	r3, [r7, #1]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d003      	beq.n	8001f0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f02:	887a      	ldrh	r2, [r7, #2]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001f08:	e003      	b.n	8001f12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001f0a:	887b      	ldrh	r3, [r7, #2]
 8001f0c:	041a      	lsls	r2, r3, #16
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	619a      	str	r2, [r3, #24]
}
 8001f12:	bf00      	nop
 8001f14:	370c      	adds	r7, #12
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
	...

08001f20 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8001f20:	b480      	push	{r7}
 8001f22:	b083      	sub	sp, #12
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8001f28:	4a08      	ldr	r2, [pc, #32]	; (8001f4c <HAL_HSEM_FastTake+0x2c>)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	3320      	adds	r3, #32
 8001f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f32:	4a07      	ldr	r2, [pc, #28]	; (8001f50 <HAL_HSEM_FastTake+0x30>)
 8001f34:	4293      	cmp	r3, r2
 8001f36:	d101      	bne.n	8001f3c <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	e000      	b.n	8001f3e <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8001f3c:	2301      	movs	r3, #1
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	58026400 	.word	0x58026400
 8001f50:	80000300 	.word	0x80000300

08001f54 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8001f5e:	4906      	ldr	r1, [pc, #24]	; (8001f78 <HAL_HSEM_Release+0x24>)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8001f6c:	bf00      	nop
 8001f6e:	370c      	adds	r7, #12
 8001f70:	46bd      	mov	sp, r7
 8001f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f76:	4770      	bx	lr
 8001f78:	58026400 	.word	0x58026400

08001f7c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f7e:	b08f      	sub	sp, #60	; 0x3c
 8001f80:	af0a      	add	r7, sp, #40	; 0x28
 8001f82:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d101      	bne.n	8001f8e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e116      	b.n	80021bc <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8001f9a:	b2db      	uxtb	r3, r3
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d106      	bne.n	8001fae <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001fa8:	6878      	ldr	r0, [r7, #4]
 8001faa:	f7fe ff43 	bl	8000e34 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2203      	movs	r2, #3
 8001fb2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d102      	bne.n	8001fc8 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f003 fd13 	bl	80059f8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	603b      	str	r3, [r7, #0]
 8001fd8:	687e      	ldr	r6, [r7, #4]
 8001fda:	466d      	mov	r5, sp
 8001fdc:	f106 0410 	add.w	r4, r6, #16
 8001fe0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fe2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fe4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fe6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fe8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001fec:	e885 0003 	stmia.w	r5, {r0, r1}
 8001ff0:	1d33      	adds	r3, r6, #4
 8001ff2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ff4:	6838      	ldr	r0, [r7, #0]
 8001ff6:	f003 fc91 	bl	800591c <USB_CoreInit>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d005      	beq.n	800200c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2202      	movs	r2, #2
 8002004:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002008:	2301      	movs	r3, #1
 800200a:	e0d7      	b.n	80021bc <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2100      	movs	r1, #0
 8002012:	4618      	mov	r0, r3
 8002014:	f003 fd01 	bl	8005a1a <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002018:	2300      	movs	r3, #0
 800201a:	73fb      	strb	r3, [r7, #15]
 800201c:	e04a      	b.n	80020b4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800201e:	7bfa      	ldrb	r2, [r7, #15]
 8002020:	6879      	ldr	r1, [r7, #4]
 8002022:	4613      	mov	r3, r2
 8002024:	00db      	lsls	r3, r3, #3
 8002026:	1a9b      	subs	r3, r3, r2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	440b      	add	r3, r1
 800202c:	333d      	adds	r3, #61	; 0x3d
 800202e:	2201      	movs	r2, #1
 8002030:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002032:	7bfa      	ldrb	r2, [r7, #15]
 8002034:	6879      	ldr	r1, [r7, #4]
 8002036:	4613      	mov	r3, r2
 8002038:	00db      	lsls	r3, r3, #3
 800203a:	1a9b      	subs	r3, r3, r2
 800203c:	009b      	lsls	r3, r3, #2
 800203e:	440b      	add	r3, r1
 8002040:	333c      	adds	r3, #60	; 0x3c
 8002042:	7bfa      	ldrb	r2, [r7, #15]
 8002044:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002046:	7bfa      	ldrb	r2, [r7, #15]
 8002048:	7bfb      	ldrb	r3, [r7, #15]
 800204a:	b298      	uxth	r0, r3
 800204c:	6879      	ldr	r1, [r7, #4]
 800204e:	4613      	mov	r3, r2
 8002050:	00db      	lsls	r3, r3, #3
 8002052:	1a9b      	subs	r3, r3, r2
 8002054:	009b      	lsls	r3, r3, #2
 8002056:	440b      	add	r3, r1
 8002058:	3342      	adds	r3, #66	; 0x42
 800205a:	4602      	mov	r2, r0
 800205c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800205e:	7bfa      	ldrb	r2, [r7, #15]
 8002060:	6879      	ldr	r1, [r7, #4]
 8002062:	4613      	mov	r3, r2
 8002064:	00db      	lsls	r3, r3, #3
 8002066:	1a9b      	subs	r3, r3, r2
 8002068:	009b      	lsls	r3, r3, #2
 800206a:	440b      	add	r3, r1
 800206c:	333f      	adds	r3, #63	; 0x3f
 800206e:	2200      	movs	r2, #0
 8002070:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002072:	7bfa      	ldrb	r2, [r7, #15]
 8002074:	6879      	ldr	r1, [r7, #4]
 8002076:	4613      	mov	r3, r2
 8002078:	00db      	lsls	r3, r3, #3
 800207a:	1a9b      	subs	r3, r3, r2
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	440b      	add	r3, r1
 8002080:	3344      	adds	r3, #68	; 0x44
 8002082:	2200      	movs	r2, #0
 8002084:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002086:	7bfa      	ldrb	r2, [r7, #15]
 8002088:	6879      	ldr	r1, [r7, #4]
 800208a:	4613      	mov	r3, r2
 800208c:	00db      	lsls	r3, r3, #3
 800208e:	1a9b      	subs	r3, r3, r2
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	440b      	add	r3, r1
 8002094:	3348      	adds	r3, #72	; 0x48
 8002096:	2200      	movs	r2, #0
 8002098:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800209a:	7bfa      	ldrb	r2, [r7, #15]
 800209c:	6879      	ldr	r1, [r7, #4]
 800209e:	4613      	mov	r3, r2
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	1a9b      	subs	r3, r3, r2
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	440b      	add	r3, r1
 80020a8:	3350      	adds	r3, #80	; 0x50
 80020aa:	2200      	movs	r2, #0
 80020ac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020ae:	7bfb      	ldrb	r3, [r7, #15]
 80020b0:	3301      	adds	r3, #1
 80020b2:	73fb      	strb	r3, [r7, #15]
 80020b4:	7bfa      	ldrb	r2, [r7, #15]
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d3af      	bcc.n	800201e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020be:	2300      	movs	r3, #0
 80020c0:	73fb      	strb	r3, [r7, #15]
 80020c2:	e044      	b.n	800214e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80020c4:	7bfa      	ldrb	r2, [r7, #15]
 80020c6:	6879      	ldr	r1, [r7, #4]
 80020c8:	4613      	mov	r3, r2
 80020ca:	00db      	lsls	r3, r3, #3
 80020cc:	1a9b      	subs	r3, r3, r2
 80020ce:	009b      	lsls	r3, r3, #2
 80020d0:	440b      	add	r3, r1
 80020d2:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80020d6:	2200      	movs	r2, #0
 80020d8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80020da:	7bfa      	ldrb	r2, [r7, #15]
 80020dc:	6879      	ldr	r1, [r7, #4]
 80020de:	4613      	mov	r3, r2
 80020e0:	00db      	lsls	r3, r3, #3
 80020e2:	1a9b      	subs	r3, r3, r2
 80020e4:	009b      	lsls	r3, r3, #2
 80020e6:	440b      	add	r3, r1
 80020e8:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80020ec:	7bfa      	ldrb	r2, [r7, #15]
 80020ee:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80020f0:	7bfa      	ldrb	r2, [r7, #15]
 80020f2:	6879      	ldr	r1, [r7, #4]
 80020f4:	4613      	mov	r3, r2
 80020f6:	00db      	lsls	r3, r3, #3
 80020f8:	1a9b      	subs	r3, r3, r2
 80020fa:	009b      	lsls	r3, r3, #2
 80020fc:	440b      	add	r3, r1
 80020fe:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002102:	2200      	movs	r2, #0
 8002104:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002106:	7bfa      	ldrb	r2, [r7, #15]
 8002108:	6879      	ldr	r1, [r7, #4]
 800210a:	4613      	mov	r3, r2
 800210c:	00db      	lsls	r3, r3, #3
 800210e:	1a9b      	subs	r3, r3, r2
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	440b      	add	r3, r1
 8002114:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800211c:	7bfa      	ldrb	r2, [r7, #15]
 800211e:	6879      	ldr	r1, [r7, #4]
 8002120:	4613      	mov	r3, r2
 8002122:	00db      	lsls	r3, r3, #3
 8002124:	1a9b      	subs	r3, r3, r2
 8002126:	009b      	lsls	r3, r3, #2
 8002128:	440b      	add	r3, r1
 800212a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800212e:	2200      	movs	r2, #0
 8002130:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002132:	7bfa      	ldrb	r2, [r7, #15]
 8002134:	6879      	ldr	r1, [r7, #4]
 8002136:	4613      	mov	r3, r2
 8002138:	00db      	lsls	r3, r3, #3
 800213a:	1a9b      	subs	r3, r3, r2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	440b      	add	r3, r1
 8002140:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002148:	7bfb      	ldrb	r3, [r7, #15]
 800214a:	3301      	adds	r3, #1
 800214c:	73fb      	strb	r3, [r7, #15]
 800214e:	7bfa      	ldrb	r2, [r7, #15]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	429a      	cmp	r2, r3
 8002156:	d3b5      	bcc.n	80020c4 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	603b      	str	r3, [r7, #0]
 800215e:	687e      	ldr	r6, [r7, #4]
 8002160:	466d      	mov	r5, sp
 8002162:	f106 0410 	add.w	r4, r6, #16
 8002166:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002168:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800216a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800216c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800216e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002172:	e885 0003 	stmia.w	r5, {r0, r1}
 8002176:	1d33      	adds	r3, r6, #4
 8002178:	cb0e      	ldmia	r3, {r1, r2, r3}
 800217a:	6838      	ldr	r0, [r7, #0]
 800217c:	f003 fc78 	bl	8005a70 <USB_DevInit>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d005      	beq.n	8002192 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2202      	movs	r2, #2
 800218a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e014      	b.n	80021bc <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2201      	movs	r2, #1
 800219e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d102      	bne.n	80021b0 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f000 f80a 	bl	80021c4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4618      	mov	r0, r3
 80021b6:	f003 fe1a 	bl	8005dee <USB_DevDisconnect>

  return HAL_OK;
 80021ba:	2300      	movs	r3, #0
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3714      	adds	r7, #20
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080021c4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2201      	movs	r2, #1
 80021d6:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	699b      	ldr	r3, [r3, #24]
 80021e6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80021f2:	4b05      	ldr	r3, [pc, #20]	; (8002208 <HAL_PCDEx_ActivateLPM+0x44>)
 80021f4:	4313      	orrs	r3, r2
 80021f6:	68fa      	ldr	r2, [r7, #12]
 80021f8:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3714      	adds	r7, #20
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr
 8002208:	10000003 	.word	0x10000003

0800220c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002214:	4b29      	ldr	r3, [pc, #164]	; (80022bc <HAL_PWREx_ConfigSupply+0xb0>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	f003 0307 	and.w	r3, r3, #7
 800221c:	2b06      	cmp	r3, #6
 800221e:	d00a      	beq.n	8002236 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002220:	4b26      	ldr	r3, [pc, #152]	; (80022bc <HAL_PWREx_ConfigSupply+0xb0>)
 8002222:	68db      	ldr	r3, [r3, #12]
 8002224:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002228:	687a      	ldr	r2, [r7, #4]
 800222a:	429a      	cmp	r2, r3
 800222c:	d001      	beq.n	8002232 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e040      	b.n	80022b4 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002232:	2300      	movs	r3, #0
 8002234:	e03e      	b.n	80022b4 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002236:	4b21      	ldr	r3, [pc, #132]	; (80022bc <HAL_PWREx_ConfigSupply+0xb0>)
 8002238:	68db      	ldr	r3, [r3, #12]
 800223a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800223e:	491f      	ldr	r1, [pc, #124]	; (80022bc <HAL_PWREx_ConfigSupply+0xb0>)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	4313      	orrs	r3, r2
 8002244:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002246:	f7fe ff57 	bl	80010f8 <HAL_GetTick>
 800224a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800224c:	e009      	b.n	8002262 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800224e:	f7fe ff53 	bl	80010f8 <HAL_GetTick>
 8002252:	4602      	mov	r2, r0
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800225c:	d901      	bls.n	8002262 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
 8002260:	e028      	b.n	80022b4 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002262:	4b16      	ldr	r3, [pc, #88]	; (80022bc <HAL_PWREx_ConfigSupply+0xb0>)
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800226a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800226e:	d1ee      	bne.n	800224e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2b1e      	cmp	r3, #30
 8002274:	d008      	beq.n	8002288 <HAL_PWREx_ConfigSupply+0x7c>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2b2e      	cmp	r3, #46	; 0x2e
 800227a:	d005      	beq.n	8002288 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2b1d      	cmp	r3, #29
 8002280:	d002      	beq.n	8002288 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	2b2d      	cmp	r3, #45	; 0x2d
 8002286:	d114      	bne.n	80022b2 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002288:	f7fe ff36 	bl	80010f8 <HAL_GetTick>
 800228c:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800228e:	e009      	b.n	80022a4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002290:	f7fe ff32 	bl	80010f8 <HAL_GetTick>
 8002294:	4602      	mov	r2, r0
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	1ad3      	subs	r3, r2, r3
 800229a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800229e:	d901      	bls.n	80022a4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80022a0:	2301      	movs	r3, #1
 80022a2:	e007      	b.n	80022b4 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80022a4:	4b05      	ldr	r3, [pc, #20]	; (80022bc <HAL_PWREx_ConfigSupply+0xb0>)
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022b0:	d1ee      	bne.n	8002290 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80022b2:	2300      	movs	r3, #0
}
 80022b4:	4618      	mov	r0, r3
 80022b6:	3710      	adds	r7, #16
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	58024800 	.word	0x58024800

080022c0 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80022c0:	b480      	push	{r7}
 80022c2:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80022c4:	4b05      	ldr	r3, [pc, #20]	; (80022dc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80022c6:	68db      	ldr	r3, [r3, #12]
 80022c8:	4a04      	ldr	r2, [pc, #16]	; (80022dc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80022ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80022ce:	60d3      	str	r3, [r2, #12]
}
 80022d0:	bf00      	nop
 80022d2:	46bd      	mov	sp, r7
 80022d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	58024800 	.word	0x58024800

080022e0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b08c      	sub	sp, #48	; 0x30
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d101      	bne.n	80022f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e3ff      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	f000 8087 	beq.w	800240e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002300:	4b99      	ldr	r3, [pc, #612]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002302:	691b      	ldr	r3, [r3, #16]
 8002304:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002308:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800230a:	4b97      	ldr	r3, [pc, #604]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 800230c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800230e:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002310:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002312:	2b10      	cmp	r3, #16
 8002314:	d007      	beq.n	8002326 <HAL_RCC_OscConfig+0x46>
 8002316:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002318:	2b18      	cmp	r3, #24
 800231a:	d110      	bne.n	800233e <HAL_RCC_OscConfig+0x5e>
 800231c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800231e:	f003 0303 	and.w	r3, r3, #3
 8002322:	2b02      	cmp	r3, #2
 8002324:	d10b      	bne.n	800233e <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002326:	4b90      	ldr	r3, [pc, #576]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800232e:	2b00      	cmp	r3, #0
 8002330:	d06c      	beq.n	800240c <HAL_RCC_OscConfig+0x12c>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	2b00      	cmp	r3, #0
 8002338:	d168      	bne.n	800240c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e3d9      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002346:	d106      	bne.n	8002356 <HAL_RCC_OscConfig+0x76>
 8002348:	4b87      	ldr	r3, [pc, #540]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	4a86      	ldr	r2, [pc, #536]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 800234e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002352:	6013      	str	r3, [r2, #0]
 8002354:	e02e      	b.n	80023b4 <HAL_RCC_OscConfig+0xd4>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d10c      	bne.n	8002378 <HAL_RCC_OscConfig+0x98>
 800235e:	4b82      	ldr	r3, [pc, #520]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a81      	ldr	r2, [pc, #516]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002364:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002368:	6013      	str	r3, [r2, #0]
 800236a:	4b7f      	ldr	r3, [pc, #508]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a7e      	ldr	r2, [pc, #504]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002370:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002374:	6013      	str	r3, [r2, #0]
 8002376:	e01d      	b.n	80023b4 <HAL_RCC_OscConfig+0xd4>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	685b      	ldr	r3, [r3, #4]
 800237c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002380:	d10c      	bne.n	800239c <HAL_RCC_OscConfig+0xbc>
 8002382:	4b79      	ldr	r3, [pc, #484]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a78      	ldr	r2, [pc, #480]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002388:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800238c:	6013      	str	r3, [r2, #0]
 800238e:	4b76      	ldr	r3, [pc, #472]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a75      	ldr	r2, [pc, #468]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002394:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002398:	6013      	str	r3, [r2, #0]
 800239a:	e00b      	b.n	80023b4 <HAL_RCC_OscConfig+0xd4>
 800239c:	4b72      	ldr	r3, [pc, #456]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a71      	ldr	r2, [pc, #452]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 80023a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023a6:	6013      	str	r3, [r2, #0]
 80023a8:	4b6f      	ldr	r3, [pc, #444]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a6e      	ldr	r2, [pc, #440]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 80023ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d013      	beq.n	80023e4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023bc:	f7fe fe9c 	bl	80010f8 <HAL_GetTick>
 80023c0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80023c2:	e008      	b.n	80023d6 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023c4:	f7fe fe98 	bl	80010f8 <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	2b64      	cmp	r3, #100	; 0x64
 80023d0:	d901      	bls.n	80023d6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e38d      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80023d6:	4b64      	ldr	r3, [pc, #400]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d0f0      	beq.n	80023c4 <HAL_RCC_OscConfig+0xe4>
 80023e2:	e014      	b.n	800240e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e4:	f7fe fe88 	bl	80010f8 <HAL_GetTick>
 80023e8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80023ea:	e008      	b.n	80023fe <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023ec:	f7fe fe84 	bl	80010f8 <HAL_GetTick>
 80023f0:	4602      	mov	r2, r0
 80023f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023f4:	1ad3      	subs	r3, r2, r3
 80023f6:	2b64      	cmp	r3, #100	; 0x64
 80023f8:	d901      	bls.n	80023fe <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80023fa:	2303      	movs	r3, #3
 80023fc:	e379      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80023fe:	4b5a      	ldr	r3, [pc, #360]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d1f0      	bne.n	80023ec <HAL_RCC_OscConfig+0x10c>
 800240a:	e000      	b.n	800240e <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800240c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f003 0302 	and.w	r3, r3, #2
 8002416:	2b00      	cmp	r3, #0
 8002418:	f000 80ae 	beq.w	8002578 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800241c:	4b52      	ldr	r3, [pc, #328]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 800241e:	691b      	ldr	r3, [r3, #16]
 8002420:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002424:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002426:	4b50      	ldr	r3, [pc, #320]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800242a:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800242c:	6a3b      	ldr	r3, [r7, #32]
 800242e:	2b00      	cmp	r3, #0
 8002430:	d007      	beq.n	8002442 <HAL_RCC_OscConfig+0x162>
 8002432:	6a3b      	ldr	r3, [r7, #32]
 8002434:	2b18      	cmp	r3, #24
 8002436:	d13a      	bne.n	80024ae <HAL_RCC_OscConfig+0x1ce>
 8002438:	69fb      	ldr	r3, [r7, #28]
 800243a:	f003 0303 	and.w	r3, r3, #3
 800243e:	2b00      	cmp	r3, #0
 8002440:	d135      	bne.n	80024ae <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002442:	4b49      	ldr	r3, [pc, #292]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0304 	and.w	r3, r3, #4
 800244a:	2b00      	cmp	r3, #0
 800244c:	d005      	beq.n	800245a <HAL_RCC_OscConfig+0x17a>
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	2b00      	cmp	r3, #0
 8002454:	d101      	bne.n	800245a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	e34b      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800245a:	f7fe fe7d 	bl	8001158 <HAL_GetREVID>
 800245e:	4603      	mov	r3, r0
 8002460:	f241 0203 	movw	r2, #4099	; 0x1003
 8002464:	4293      	cmp	r3, r2
 8002466:	d817      	bhi.n	8002498 <HAL_RCC_OscConfig+0x1b8>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	691b      	ldr	r3, [r3, #16]
 800246c:	2b40      	cmp	r3, #64	; 0x40
 800246e:	d108      	bne.n	8002482 <HAL_RCC_OscConfig+0x1a2>
 8002470:	4b3d      	ldr	r3, [pc, #244]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002478:	4a3b      	ldr	r2, [pc, #236]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 800247a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800247e:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002480:	e07a      	b.n	8002578 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002482:	4b39      	ldr	r3, [pc, #228]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002484:	685b      	ldr	r3, [r3, #4]
 8002486:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	691b      	ldr	r3, [r3, #16]
 800248e:	031b      	lsls	r3, r3, #12
 8002490:	4935      	ldr	r1, [pc, #212]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002492:	4313      	orrs	r3, r2
 8002494:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002496:	e06f      	b.n	8002578 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002498:	4b33      	ldr	r3, [pc, #204]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	691b      	ldr	r3, [r3, #16]
 80024a4:	061b      	lsls	r3, r3, #24
 80024a6:	4930      	ldr	r1, [pc, #192]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 80024a8:	4313      	orrs	r3, r2
 80024aa:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024ac:	e064      	b.n	8002578 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	68db      	ldr	r3, [r3, #12]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d045      	beq.n	8002542 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80024b6:	4b2c      	ldr	r3, [pc, #176]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f023 0219 	bic.w	r2, r3, #25
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	68db      	ldr	r3, [r3, #12]
 80024c2:	4929      	ldr	r1, [pc, #164]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 80024c4:	4313      	orrs	r3, r2
 80024c6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024c8:	f7fe fe16 	bl	80010f8 <HAL_GetTick>
 80024cc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024ce:	e008      	b.n	80024e2 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024d0:	f7fe fe12 	bl	80010f8 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e307      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80024e2:	4b21      	ldr	r3, [pc, #132]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0304 	and.w	r3, r3, #4
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d0f0      	beq.n	80024d0 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024ee:	f7fe fe33 	bl	8001158 <HAL_GetREVID>
 80024f2:	4603      	mov	r3, r0
 80024f4:	f241 0203 	movw	r2, #4099	; 0x1003
 80024f8:	4293      	cmp	r3, r2
 80024fa:	d817      	bhi.n	800252c <HAL_RCC_OscConfig+0x24c>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	691b      	ldr	r3, [r3, #16]
 8002500:	2b40      	cmp	r3, #64	; 0x40
 8002502:	d108      	bne.n	8002516 <HAL_RCC_OscConfig+0x236>
 8002504:	4b18      	ldr	r3, [pc, #96]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800250c:	4a16      	ldr	r2, [pc, #88]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 800250e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002512:	6053      	str	r3, [r2, #4]
 8002514:	e030      	b.n	8002578 <HAL_RCC_OscConfig+0x298>
 8002516:	4b14      	ldr	r3, [pc, #80]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	691b      	ldr	r3, [r3, #16]
 8002522:	031b      	lsls	r3, r3, #12
 8002524:	4910      	ldr	r1, [pc, #64]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002526:	4313      	orrs	r3, r2
 8002528:	604b      	str	r3, [r1, #4]
 800252a:	e025      	b.n	8002578 <HAL_RCC_OscConfig+0x298>
 800252c:	4b0e      	ldr	r3, [pc, #56]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	691b      	ldr	r3, [r3, #16]
 8002538:	061b      	lsls	r3, r3, #24
 800253a:	490b      	ldr	r1, [pc, #44]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 800253c:	4313      	orrs	r3, r2
 800253e:	604b      	str	r3, [r1, #4]
 8002540:	e01a      	b.n	8002578 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002542:	4b09      	ldr	r3, [pc, #36]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4a08      	ldr	r2, [pc, #32]	; (8002568 <HAL_RCC_OscConfig+0x288>)
 8002548:	f023 0301 	bic.w	r3, r3, #1
 800254c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800254e:	f7fe fdd3 	bl	80010f8 <HAL_GetTick>
 8002552:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002554:	e00a      	b.n	800256c <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002556:	f7fe fdcf 	bl	80010f8 <HAL_GetTick>
 800255a:	4602      	mov	r2, r0
 800255c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	2b02      	cmp	r3, #2
 8002562:	d903      	bls.n	800256c <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8002564:	2303      	movs	r3, #3
 8002566:	e2c4      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
 8002568:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800256c:	4ba4      	ldr	r3, [pc, #656]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0304 	and.w	r3, r3, #4
 8002574:	2b00      	cmp	r3, #0
 8002576:	d1ee      	bne.n	8002556 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0310 	and.w	r3, r3, #16
 8002580:	2b00      	cmp	r3, #0
 8002582:	f000 80a9 	beq.w	80026d8 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002586:	4b9e      	ldr	r3, [pc, #632]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 8002588:	691b      	ldr	r3, [r3, #16]
 800258a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800258e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002590:	4b9b      	ldr	r3, [pc, #620]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 8002592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002594:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	2b08      	cmp	r3, #8
 800259a:	d007      	beq.n	80025ac <HAL_RCC_OscConfig+0x2cc>
 800259c:	69bb      	ldr	r3, [r7, #24]
 800259e:	2b18      	cmp	r3, #24
 80025a0:	d13a      	bne.n	8002618 <HAL_RCC_OscConfig+0x338>
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	f003 0303 	and.w	r3, r3, #3
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	d135      	bne.n	8002618 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80025ac:	4b94      	ldr	r3, [pc, #592]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d005      	beq.n	80025c4 <HAL_RCC_OscConfig+0x2e4>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	69db      	ldr	r3, [r3, #28]
 80025bc:	2b80      	cmp	r3, #128	; 0x80
 80025be:	d001      	beq.n	80025c4 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 80025c0:	2301      	movs	r3, #1
 80025c2:	e296      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80025c4:	f7fe fdc8 	bl	8001158 <HAL_GetREVID>
 80025c8:	4603      	mov	r3, r0
 80025ca:	f241 0203 	movw	r2, #4099	; 0x1003
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d817      	bhi.n	8002602 <HAL_RCC_OscConfig+0x322>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a1b      	ldr	r3, [r3, #32]
 80025d6:	2b20      	cmp	r3, #32
 80025d8:	d108      	bne.n	80025ec <HAL_RCC_OscConfig+0x30c>
 80025da:	4b89      	ldr	r3, [pc, #548]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80025e2:	4a87      	ldr	r2, [pc, #540]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 80025e4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80025e8:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80025ea:	e075      	b.n	80026d8 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80025ec:	4b84      	ldr	r3, [pc, #528]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 80025ee:	685b      	ldr	r3, [r3, #4]
 80025f0:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	6a1b      	ldr	r3, [r3, #32]
 80025f8:	069b      	lsls	r3, r3, #26
 80025fa:	4981      	ldr	r1, [pc, #516]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 80025fc:	4313      	orrs	r3, r2
 80025fe:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002600:	e06a      	b.n	80026d8 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002602:	4b7f      	ldr	r3, [pc, #508]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 8002604:	68db      	ldr	r3, [r3, #12]
 8002606:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a1b      	ldr	r3, [r3, #32]
 800260e:	061b      	lsls	r3, r3, #24
 8002610:	497b      	ldr	r1, [pc, #492]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 8002612:	4313      	orrs	r3, r2
 8002614:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002616:	e05f      	b.n	80026d8 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	69db      	ldr	r3, [r3, #28]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d042      	beq.n	80026a6 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002620:	4b77      	ldr	r3, [pc, #476]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a76      	ldr	r2, [pc, #472]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 8002626:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800262a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800262c:	f7fe fd64 	bl	80010f8 <HAL_GetTick>
 8002630:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002632:	e008      	b.n	8002646 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 8002634:	f7fe fd60 	bl	80010f8 <HAL_GetTick>
 8002638:	4602      	mov	r2, r0
 800263a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800263c:	1ad3      	subs	r3, r2, r3
 800263e:	2b02      	cmp	r3, #2
 8002640:	d901      	bls.n	8002646 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e255      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002646:	4b6e      	ldr	r3, [pc, #440]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800264e:	2b00      	cmp	r3, #0
 8002650:	d0f0      	beq.n	8002634 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002652:	f7fe fd81 	bl	8001158 <HAL_GetREVID>
 8002656:	4603      	mov	r3, r0
 8002658:	f241 0203 	movw	r2, #4099	; 0x1003
 800265c:	4293      	cmp	r3, r2
 800265e:	d817      	bhi.n	8002690 <HAL_RCC_OscConfig+0x3b0>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6a1b      	ldr	r3, [r3, #32]
 8002664:	2b20      	cmp	r3, #32
 8002666:	d108      	bne.n	800267a <HAL_RCC_OscConfig+0x39a>
 8002668:	4b65      	ldr	r3, [pc, #404]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002670:	4a63      	ldr	r2, [pc, #396]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 8002672:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002676:	6053      	str	r3, [r2, #4]
 8002678:	e02e      	b.n	80026d8 <HAL_RCC_OscConfig+0x3f8>
 800267a:	4b61      	ldr	r3, [pc, #388]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 800267c:	685b      	ldr	r3, [r3, #4]
 800267e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a1b      	ldr	r3, [r3, #32]
 8002686:	069b      	lsls	r3, r3, #26
 8002688:	495d      	ldr	r1, [pc, #372]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 800268a:	4313      	orrs	r3, r2
 800268c:	604b      	str	r3, [r1, #4]
 800268e:	e023      	b.n	80026d8 <HAL_RCC_OscConfig+0x3f8>
 8002690:	4b5b      	ldr	r3, [pc, #364]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 8002692:	68db      	ldr	r3, [r3, #12]
 8002694:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6a1b      	ldr	r3, [r3, #32]
 800269c:	061b      	lsls	r3, r3, #24
 800269e:	4958      	ldr	r1, [pc, #352]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 80026a0:	4313      	orrs	r3, r2
 80026a2:	60cb      	str	r3, [r1, #12]
 80026a4:	e018      	b.n	80026d8 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80026a6:	4b56      	ldr	r3, [pc, #344]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a55      	ldr	r2, [pc, #340]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 80026ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80026b0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b2:	f7fe fd21 	bl	80010f8 <HAL_GetTick>
 80026b6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80026b8:	e008      	b.n	80026cc <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80026ba:	f7fe fd1d 	bl	80010f8 <HAL_GetTick>
 80026be:	4602      	mov	r2, r0
 80026c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026c2:	1ad3      	subs	r3, r2, r3
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d901      	bls.n	80026cc <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 80026c8:	2303      	movs	r3, #3
 80026ca:	e212      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80026cc:	4b4c      	ldr	r3, [pc, #304]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d1f0      	bne.n	80026ba <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0308 	and.w	r3, r3, #8
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d036      	beq.n	8002752 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	695b      	ldr	r3, [r3, #20]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d019      	beq.n	8002720 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026ec:	4b44      	ldr	r3, [pc, #272]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 80026ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026f0:	4a43      	ldr	r2, [pc, #268]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 80026f2:	f043 0301 	orr.w	r3, r3, #1
 80026f6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026f8:	f7fe fcfe 	bl	80010f8 <HAL_GetTick>
 80026fc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80026fe:	e008      	b.n	8002712 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002700:	f7fe fcfa 	bl	80010f8 <HAL_GetTick>
 8002704:	4602      	mov	r2, r0
 8002706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002708:	1ad3      	subs	r3, r2, r3
 800270a:	2b02      	cmp	r3, #2
 800270c:	d901      	bls.n	8002712 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e1ef      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002712:	4b3b      	ldr	r3, [pc, #236]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 8002714:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002716:	f003 0302 	and.w	r3, r3, #2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d0f0      	beq.n	8002700 <HAL_RCC_OscConfig+0x420>
 800271e:	e018      	b.n	8002752 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002720:	4b37      	ldr	r3, [pc, #220]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 8002722:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002724:	4a36      	ldr	r2, [pc, #216]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 8002726:	f023 0301 	bic.w	r3, r3, #1
 800272a:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800272c:	f7fe fce4 	bl	80010f8 <HAL_GetTick>
 8002730:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002732:	e008      	b.n	8002746 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002734:	f7fe fce0 	bl	80010f8 <HAL_GetTick>
 8002738:	4602      	mov	r2, r0
 800273a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273c:	1ad3      	subs	r3, r2, r3
 800273e:	2b02      	cmp	r3, #2
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e1d5      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002746:	4b2e      	ldr	r3, [pc, #184]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 8002748:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	2b00      	cmp	r3, #0
 8002750:	d1f0      	bne.n	8002734 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f003 0320 	and.w	r3, r3, #32
 800275a:	2b00      	cmp	r3, #0
 800275c:	d036      	beq.n	80027cc <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	699b      	ldr	r3, [r3, #24]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d019      	beq.n	800279a <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002766:	4b26      	ldr	r3, [pc, #152]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a25      	ldr	r2, [pc, #148]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 800276c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002770:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002772:	f7fe fcc1 	bl	80010f8 <HAL_GetTick>
 8002776:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002778:	e008      	b.n	800278c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800277a:	f7fe fcbd 	bl	80010f8 <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d901      	bls.n	800278c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8002788:	2303      	movs	r3, #3
 800278a:	e1b2      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800278c:	4b1c      	ldr	r3, [pc, #112]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002794:	2b00      	cmp	r3, #0
 8002796:	d0f0      	beq.n	800277a <HAL_RCC_OscConfig+0x49a>
 8002798:	e018      	b.n	80027cc <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800279a:	4b19      	ldr	r3, [pc, #100]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a18      	ldr	r2, [pc, #96]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 80027a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80027a4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80027a6:	f7fe fca7 	bl	80010f8 <HAL_GetTick>
 80027aa:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80027ac:	e008      	b.n	80027c0 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 80027ae:	f7fe fca3 	bl	80010f8 <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d901      	bls.n	80027c0 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e198      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80027c0:	4b0f      	ldr	r3, [pc, #60]	; (8002800 <HAL_RCC_OscConfig+0x520>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d1f0      	bne.n	80027ae <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0304 	and.w	r3, r3, #4
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	f000 8085 	beq.w	80028e4 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80027da:	4b0a      	ldr	r3, [pc, #40]	; (8002804 <HAL_RCC_OscConfig+0x524>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a09      	ldr	r2, [pc, #36]	; (8002804 <HAL_RCC_OscConfig+0x524>)
 80027e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027e4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80027e6:	f7fe fc87 	bl	80010f8 <HAL_GetTick>
 80027ea:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80027ec:	e00c      	b.n	8002808 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80027ee:	f7fe fc83 	bl	80010f8 <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	2b64      	cmp	r3, #100	; 0x64
 80027fa:	d905      	bls.n	8002808 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e178      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
 8002800:	58024400 	.word	0x58024400
 8002804:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002808:	4b96      	ldr	r3, [pc, #600]	; (8002a64 <HAL_RCC_OscConfig+0x784>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002810:	2b00      	cmp	r3, #0
 8002812:	d0ec      	beq.n	80027ee <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	2b01      	cmp	r3, #1
 800281a:	d106      	bne.n	800282a <HAL_RCC_OscConfig+0x54a>
 800281c:	4b92      	ldr	r3, [pc, #584]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 800281e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002820:	4a91      	ldr	r2, [pc, #580]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002822:	f043 0301 	orr.w	r3, r3, #1
 8002826:	6713      	str	r3, [r2, #112]	; 0x70
 8002828:	e02d      	b.n	8002886 <HAL_RCC_OscConfig+0x5a6>
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d10c      	bne.n	800284c <HAL_RCC_OscConfig+0x56c>
 8002832:	4b8d      	ldr	r3, [pc, #564]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002836:	4a8c      	ldr	r2, [pc, #560]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002838:	f023 0301 	bic.w	r3, r3, #1
 800283c:	6713      	str	r3, [r2, #112]	; 0x70
 800283e:	4b8a      	ldr	r3, [pc, #552]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002842:	4a89      	ldr	r2, [pc, #548]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002844:	f023 0304 	bic.w	r3, r3, #4
 8002848:	6713      	str	r3, [r2, #112]	; 0x70
 800284a:	e01c      	b.n	8002886 <HAL_RCC_OscConfig+0x5a6>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	2b05      	cmp	r3, #5
 8002852:	d10c      	bne.n	800286e <HAL_RCC_OscConfig+0x58e>
 8002854:	4b84      	ldr	r3, [pc, #528]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002856:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002858:	4a83      	ldr	r2, [pc, #524]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 800285a:	f043 0304 	orr.w	r3, r3, #4
 800285e:	6713      	str	r3, [r2, #112]	; 0x70
 8002860:	4b81      	ldr	r3, [pc, #516]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002864:	4a80      	ldr	r2, [pc, #512]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002866:	f043 0301 	orr.w	r3, r3, #1
 800286a:	6713      	str	r3, [r2, #112]	; 0x70
 800286c:	e00b      	b.n	8002886 <HAL_RCC_OscConfig+0x5a6>
 800286e:	4b7e      	ldr	r3, [pc, #504]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002870:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002872:	4a7d      	ldr	r2, [pc, #500]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002874:	f023 0301 	bic.w	r3, r3, #1
 8002878:	6713      	str	r3, [r2, #112]	; 0x70
 800287a:	4b7b      	ldr	r3, [pc, #492]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 800287c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800287e:	4a7a      	ldr	r2, [pc, #488]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002880:	f023 0304 	bic.w	r3, r3, #4
 8002884:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d015      	beq.n	80028ba <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800288e:	f7fe fc33 	bl	80010f8 <HAL_GetTick>
 8002892:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002894:	e00a      	b.n	80028ac <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002896:	f7fe fc2f 	bl	80010f8 <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d901      	bls.n	80028ac <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 80028a8:	2303      	movs	r3, #3
 80028aa:	e122      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80028ac:	4b6e      	ldr	r3, [pc, #440]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 80028ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028b0:	f003 0302 	and.w	r3, r3, #2
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d0ee      	beq.n	8002896 <HAL_RCC_OscConfig+0x5b6>
 80028b8:	e014      	b.n	80028e4 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028ba:	f7fe fc1d 	bl	80010f8 <HAL_GetTick>
 80028be:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80028c0:	e00a      	b.n	80028d8 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80028c2:	f7fe fc19 	bl	80010f8 <HAL_GetTick>
 80028c6:	4602      	mov	r2, r0
 80028c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ca:	1ad3      	subs	r3, r2, r3
 80028cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d901      	bls.n	80028d8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 80028d4:	2303      	movs	r3, #3
 80028d6:	e10c      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80028d8:	4b63      	ldr	r3, [pc, #396]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 80028da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028dc:	f003 0302 	and.w	r3, r3, #2
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d1ee      	bne.n	80028c2 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	f000 8101 	beq.w	8002af0 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80028ee:	4b5e      	ldr	r3, [pc, #376]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 80028f0:	691b      	ldr	r3, [r3, #16]
 80028f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80028f6:	2b18      	cmp	r3, #24
 80028f8:	f000 80bc 	beq.w	8002a74 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002900:	2b02      	cmp	r3, #2
 8002902:	f040 8095 	bne.w	8002a30 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002906:	4b58      	ldr	r3, [pc, #352]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4a57      	ldr	r2, [pc, #348]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 800290c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002910:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002912:	f7fe fbf1 	bl	80010f8 <HAL_GetTick>
 8002916:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002918:	e008      	b.n	800292c <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800291a:	f7fe fbed 	bl	80010f8 <HAL_GetTick>
 800291e:	4602      	mov	r2, r0
 8002920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002922:	1ad3      	subs	r3, r2, r3
 8002924:	2b02      	cmp	r3, #2
 8002926:	d901      	bls.n	800292c <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8002928:	2303      	movs	r3, #3
 800292a:	e0e2      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800292c:	4b4e      	ldr	r3, [pc, #312]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002934:	2b00      	cmp	r3, #0
 8002936:	d1f0      	bne.n	800291a <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002938:	4b4b      	ldr	r3, [pc, #300]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 800293a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800293c:	4b4b      	ldr	r3, [pc, #300]	; (8002a6c <HAL_RCC_OscConfig+0x78c>)
 800293e:	4013      	ands	r3, r2
 8002940:	687a      	ldr	r2, [r7, #4]
 8002942:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002948:	0112      	lsls	r2, r2, #4
 800294a:	430a      	orrs	r2, r1
 800294c:	4946      	ldr	r1, [pc, #280]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 800294e:	4313      	orrs	r3, r2
 8002950:	628b      	str	r3, [r1, #40]	; 0x28
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002956:	3b01      	subs	r3, #1
 8002958:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002960:	3b01      	subs	r3, #1
 8002962:	025b      	lsls	r3, r3, #9
 8002964:	b29b      	uxth	r3, r3
 8002966:	431a      	orrs	r2, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800296c:	3b01      	subs	r3, #1
 800296e:	041b      	lsls	r3, r3, #16
 8002970:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8002974:	431a      	orrs	r2, r3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800297a:	3b01      	subs	r3, #1
 800297c:	061b      	lsls	r3, r3, #24
 800297e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8002982:	4939      	ldr	r1, [pc, #228]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002984:	4313      	orrs	r3, r2
 8002986:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8002988:	4b37      	ldr	r3, [pc, #220]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 800298a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800298c:	4a36      	ldr	r2, [pc, #216]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 800298e:	f023 0301 	bic.w	r3, r3, #1
 8002992:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002994:	4b34      	ldr	r3, [pc, #208]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002996:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002998:	4b35      	ldr	r3, [pc, #212]	; (8002a70 <HAL_RCC_OscConfig+0x790>)
 800299a:	4013      	ands	r3, r2
 800299c:	687a      	ldr	r2, [r7, #4]
 800299e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80029a0:	00d2      	lsls	r2, r2, #3
 80029a2:	4931      	ldr	r1, [pc, #196]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 80029a4:	4313      	orrs	r3, r2
 80029a6:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80029a8:	4b2f      	ldr	r3, [pc, #188]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 80029aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ac:	f023 020c 	bic.w	r2, r3, #12
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b4:	492c      	ldr	r1, [pc, #176]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 80029b6:	4313      	orrs	r3, r2
 80029b8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80029ba:	4b2b      	ldr	r3, [pc, #172]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 80029bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029be:	f023 0202 	bic.w	r2, r3, #2
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029c6:	4928      	ldr	r1, [pc, #160]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 80029c8:	4313      	orrs	r3, r2
 80029ca:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80029cc:	4b26      	ldr	r3, [pc, #152]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 80029ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d0:	4a25      	ldr	r2, [pc, #148]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 80029d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029d6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80029d8:	4b23      	ldr	r3, [pc, #140]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 80029da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029dc:	4a22      	ldr	r2, [pc, #136]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 80029de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80029e4:	4b20      	ldr	r3, [pc, #128]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 80029e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e8:	4a1f      	ldr	r2, [pc, #124]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 80029ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029ee:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 80029f0:	4b1d      	ldr	r3, [pc, #116]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 80029f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f4:	4a1c      	ldr	r2, [pc, #112]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 80029f6:	f043 0301 	orr.w	r3, r3, #1
 80029fa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029fc:	4b1a      	ldr	r3, [pc, #104]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a19      	ldr	r2, [pc, #100]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002a02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a08:	f7fe fb76 	bl	80010f8 <HAL_GetTick>
 8002a0c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a10:	f7fe fb72 	bl	80010f8 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e067      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002a22:	4b11      	ldr	r3, [pc, #68]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d0f0      	beq.n	8002a10 <HAL_RCC_OscConfig+0x730>
 8002a2e:	e05f      	b.n	8002af0 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a30:	4b0d      	ldr	r3, [pc, #52]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a0c      	ldr	r2, [pc, #48]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002a36:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a3c:	f7fe fb5c 	bl	80010f8 <HAL_GetTick>
 8002a40:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a42:	e008      	b.n	8002a56 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a44:	f7fe fb58 	bl	80010f8 <HAL_GetTick>
 8002a48:	4602      	mov	r2, r0
 8002a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a4c:	1ad3      	subs	r3, r2, r3
 8002a4e:	2b02      	cmp	r3, #2
 8002a50:	d901      	bls.n	8002a56 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8002a52:	2303      	movs	r3, #3
 8002a54:	e04d      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002a56:	4b04      	ldr	r3, [pc, #16]	; (8002a68 <HAL_RCC_OscConfig+0x788>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d1f0      	bne.n	8002a44 <HAL_RCC_OscConfig+0x764>
 8002a62:	e045      	b.n	8002af0 <HAL_RCC_OscConfig+0x810>
 8002a64:	58024800 	.word	0x58024800
 8002a68:	58024400 	.word	0x58024400
 8002a6c:	fffffc0c 	.word	0xfffffc0c
 8002a70:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002a74:	4b21      	ldr	r3, [pc, #132]	; (8002afc <HAL_RCC_OscConfig+0x81c>)
 8002a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a78:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002a7a:	4b20      	ldr	r3, [pc, #128]	; (8002afc <HAL_RCC_OscConfig+0x81c>)
 8002a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d031      	beq.n	8002aec <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	f003 0203 	and.w	r2, r3, #3
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a92:	429a      	cmp	r2, r3
 8002a94:	d12a      	bne.n	8002aec <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	091b      	lsrs	r3, r3, #4
 8002a9a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aa2:	429a      	cmp	r2, r3
 8002aa4:	d122      	bne.n	8002aec <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab0:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d11a      	bne.n	8002aec <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	0a5b      	lsrs	r3, r3, #9
 8002aba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ac2:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002ac4:	429a      	cmp	r2, r3
 8002ac6:	d111      	bne.n	8002aec <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	0c1b      	lsrs	r3, r3, #16
 8002acc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ad4:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d108      	bne.n	8002aec <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	0e1b      	lsrs	r3, r3, #24
 8002ade:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ae6:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d001      	beq.n	8002af0 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e000      	b.n	8002af2 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8002af0:	2300      	movs	r3, #0
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3730      	adds	r7, #48	; 0x30
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	58024400 	.word	0x58024400

08002b00 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b086      	sub	sp, #24
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d101      	bne.n	8002b14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e19c      	b.n	8002e4e <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b14:	4b8a      	ldr	r3, [pc, #552]	; (8002d40 <HAL_RCC_ClockConfig+0x240>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f003 030f 	and.w	r3, r3, #15
 8002b1c:	683a      	ldr	r2, [r7, #0]
 8002b1e:	429a      	cmp	r2, r3
 8002b20:	d910      	bls.n	8002b44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b22:	4b87      	ldr	r3, [pc, #540]	; (8002d40 <HAL_RCC_ClockConfig+0x240>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f023 020f 	bic.w	r2, r3, #15
 8002b2a:	4985      	ldr	r1, [pc, #532]	; (8002d40 <HAL_RCC_ClockConfig+0x240>)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b32:	4b83      	ldr	r3, [pc, #524]	; (8002d40 <HAL_RCC_ClockConfig+0x240>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 030f 	and.w	r3, r3, #15
 8002b3a:	683a      	ldr	r2, [r7, #0]
 8002b3c:	429a      	cmp	r2, r3
 8002b3e:	d001      	beq.n	8002b44 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	e184      	b.n	8002e4e <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0304 	and.w	r3, r3, #4
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d010      	beq.n	8002b72 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	691a      	ldr	r2, [r3, #16]
 8002b54:	4b7b      	ldr	r3, [pc, #492]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d908      	bls.n	8002b72 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002b60:	4b78      	ldr	r3, [pc, #480]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002b62:	699b      	ldr	r3, [r3, #24]
 8002b64:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	691b      	ldr	r3, [r3, #16]
 8002b6c:	4975      	ldr	r1, [pc, #468]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0308 	and.w	r3, r3, #8
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d010      	beq.n	8002ba0 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	695a      	ldr	r2, [r3, #20]
 8002b82:	4b70      	ldr	r3, [pc, #448]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d908      	bls.n	8002ba0 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002b8e:	4b6d      	ldr	r3, [pc, #436]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002b90:	69db      	ldr	r3, [r3, #28]
 8002b92:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	496a      	ldr	r1, [pc, #424]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f003 0310 	and.w	r3, r3, #16
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d010      	beq.n	8002bce <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	699a      	ldr	r2, [r3, #24]
 8002bb0:	4b64      	ldr	r3, [pc, #400]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002bb2:	69db      	ldr	r3, [r3, #28]
 8002bb4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d908      	bls.n	8002bce <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002bbc:	4b61      	ldr	r3, [pc, #388]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002bbe:	69db      	ldr	r3, [r3, #28]
 8002bc0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	699b      	ldr	r3, [r3, #24]
 8002bc8:	495e      	ldr	r1, [pc, #376]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0320 	and.w	r3, r3, #32
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d010      	beq.n	8002bfc <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	69da      	ldr	r2, [r3, #28]
 8002bde:	4b59      	ldr	r3, [pc, #356]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002be0:	6a1b      	ldr	r3, [r3, #32]
 8002be2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d908      	bls.n	8002bfc <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002bea:	4b56      	ldr	r3, [pc, #344]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002bec:	6a1b      	ldr	r3, [r3, #32]
 8002bee:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	69db      	ldr	r3, [r3, #28]
 8002bf6:	4953      	ldr	r1, [pc, #332]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	f003 0302 	and.w	r3, r3, #2
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d010      	beq.n	8002c2a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	68da      	ldr	r2, [r3, #12]
 8002c0c:	4b4d      	ldr	r3, [pc, #308]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002c0e:	699b      	ldr	r3, [r3, #24]
 8002c10:	f003 030f 	and.w	r3, r3, #15
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d908      	bls.n	8002c2a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c18:	4b4a      	ldr	r3, [pc, #296]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	f023 020f 	bic.w	r2, r3, #15
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	4947      	ldr	r1, [pc, #284]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d055      	beq.n	8002ce2 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002c36:	4b43      	ldr	r3, [pc, #268]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002c38:	699b      	ldr	r3, [r3, #24]
 8002c3a:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	689b      	ldr	r3, [r3, #8]
 8002c42:	4940      	ldr	r1, [pc, #256]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002c44:	4313      	orrs	r3, r2
 8002c46:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d107      	bne.n	8002c60 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c50:	4b3c      	ldr	r3, [pc, #240]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d121      	bne.n	8002ca0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	e0f6      	b.n	8002e4e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	2b03      	cmp	r3, #3
 8002c66:	d107      	bne.n	8002c78 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002c68:	4b36      	ldr	r3, [pc, #216]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d115      	bne.n	8002ca0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e0ea      	b.n	8002e4e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	2b01      	cmp	r3, #1
 8002c7e:	d107      	bne.n	8002c90 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c80:	4b30      	ldr	r3, [pc, #192]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d109      	bne.n	8002ca0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e0de      	b.n	8002e4e <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002c90:	4b2c      	ldr	r3, [pc, #176]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f003 0304 	and.w	r3, r3, #4
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d101      	bne.n	8002ca0 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e0d6      	b.n	8002e4e <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002ca0:	4b28      	ldr	r3, [pc, #160]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002ca2:	691b      	ldr	r3, [r3, #16]
 8002ca4:	f023 0207 	bic.w	r2, r3, #7
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	4925      	ldr	r1, [pc, #148]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cb2:	f7fe fa21 	bl	80010f8 <HAL_GetTick>
 8002cb6:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cb8:	e00a      	b.n	8002cd0 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002cba:	f7fe fa1d 	bl	80010f8 <HAL_GetTick>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	1ad3      	subs	r3, r2, r3
 8002cc4:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d901      	bls.n	8002cd0 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002ccc:	2303      	movs	r3, #3
 8002cce:	e0be      	b.n	8002e4e <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002cd0:	4b1c      	ldr	r3, [pc, #112]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002cd2:	691b      	ldr	r3, [r3, #16]
 8002cd4:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	00db      	lsls	r3, r3, #3
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d1eb      	bne.n	8002cba <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f003 0302 	and.w	r3, r3, #2
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d010      	beq.n	8002d10 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	68da      	ldr	r2, [r3, #12]
 8002cf2:	4b14      	ldr	r3, [pc, #80]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002cf4:	699b      	ldr	r3, [r3, #24]
 8002cf6:	f003 030f 	and.w	r3, r3, #15
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d208      	bcs.n	8002d10 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002cfe:	4b11      	ldr	r3, [pc, #68]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002d00:	699b      	ldr	r3, [r3, #24]
 8002d02:	f023 020f 	bic.w	r2, r3, #15
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	490e      	ldr	r1, [pc, #56]	; (8002d44 <HAL_RCC_ClockConfig+0x244>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d10:	4b0b      	ldr	r3, [pc, #44]	; (8002d40 <HAL_RCC_ClockConfig+0x240>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 030f 	and.w	r3, r3, #15
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d214      	bcs.n	8002d48 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d1e:	4b08      	ldr	r3, [pc, #32]	; (8002d40 <HAL_RCC_ClockConfig+0x240>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f023 020f 	bic.w	r2, r3, #15
 8002d26:	4906      	ldr	r1, [pc, #24]	; (8002d40 <HAL_RCC_ClockConfig+0x240>)
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d2e:	4b04      	ldr	r3, [pc, #16]	; (8002d40 <HAL_RCC_ClockConfig+0x240>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f003 030f 	and.w	r3, r3, #15
 8002d36:	683a      	ldr	r2, [r7, #0]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d005      	beq.n	8002d48 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e086      	b.n	8002e4e <HAL_RCC_ClockConfig+0x34e>
 8002d40:	52002000 	.word	0x52002000
 8002d44:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 0304 	and.w	r3, r3, #4
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d010      	beq.n	8002d76 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	691a      	ldr	r2, [r3, #16]
 8002d58:	4b3f      	ldr	r3, [pc, #252]	; (8002e58 <HAL_RCC_ClockConfig+0x358>)
 8002d5a:	699b      	ldr	r3, [r3, #24]
 8002d5c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d208      	bcs.n	8002d76 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002d64:	4b3c      	ldr	r3, [pc, #240]	; (8002e58 <HAL_RCC_ClockConfig+0x358>)
 8002d66:	699b      	ldr	r3, [r3, #24]
 8002d68:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	691b      	ldr	r3, [r3, #16]
 8002d70:	4939      	ldr	r1, [pc, #228]	; (8002e58 <HAL_RCC_ClockConfig+0x358>)
 8002d72:	4313      	orrs	r3, r2
 8002d74:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0308 	and.w	r3, r3, #8
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d010      	beq.n	8002da4 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	695a      	ldr	r2, [r3, #20]
 8002d86:	4b34      	ldr	r3, [pc, #208]	; (8002e58 <HAL_RCC_ClockConfig+0x358>)
 8002d88:	69db      	ldr	r3, [r3, #28]
 8002d8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002d8e:	429a      	cmp	r2, r3
 8002d90:	d208      	bcs.n	8002da4 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002d92:	4b31      	ldr	r3, [pc, #196]	; (8002e58 <HAL_RCC_ClockConfig+0x358>)
 8002d94:	69db      	ldr	r3, [r3, #28]
 8002d96:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	695b      	ldr	r3, [r3, #20]
 8002d9e:	492e      	ldr	r1, [pc, #184]	; (8002e58 <HAL_RCC_ClockConfig+0x358>)
 8002da0:	4313      	orrs	r3, r2
 8002da2:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f003 0310 	and.w	r3, r3, #16
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d010      	beq.n	8002dd2 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	699a      	ldr	r2, [r3, #24]
 8002db4:	4b28      	ldr	r3, [pc, #160]	; (8002e58 <HAL_RCC_ClockConfig+0x358>)
 8002db6:	69db      	ldr	r3, [r3, #28]
 8002db8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d208      	bcs.n	8002dd2 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002dc0:	4b25      	ldr	r3, [pc, #148]	; (8002e58 <HAL_RCC_ClockConfig+0x358>)
 8002dc2:	69db      	ldr	r3, [r3, #28]
 8002dc4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	699b      	ldr	r3, [r3, #24]
 8002dcc:	4922      	ldr	r1, [pc, #136]	; (8002e58 <HAL_RCC_ClockConfig+0x358>)
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0320 	and.w	r3, r3, #32
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d010      	beq.n	8002e00 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	69da      	ldr	r2, [r3, #28]
 8002de2:	4b1d      	ldr	r3, [pc, #116]	; (8002e58 <HAL_RCC_ClockConfig+0x358>)
 8002de4:	6a1b      	ldr	r3, [r3, #32]
 8002de6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d208      	bcs.n	8002e00 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8002dee:	4b1a      	ldr	r3, [pc, #104]	; (8002e58 <HAL_RCC_ClockConfig+0x358>)
 8002df0:	6a1b      	ldr	r3, [r3, #32]
 8002df2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	69db      	ldr	r3, [r3, #28]
 8002dfa:	4917      	ldr	r1, [pc, #92]	; (8002e58 <HAL_RCC_ClockConfig+0x358>)
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002e00:	f000 f834 	bl	8002e6c <HAL_RCC_GetSysClockFreq>
 8002e04:	4602      	mov	r2, r0
 8002e06:	4b14      	ldr	r3, [pc, #80]	; (8002e58 <HAL_RCC_ClockConfig+0x358>)
 8002e08:	699b      	ldr	r3, [r3, #24]
 8002e0a:	0a1b      	lsrs	r3, r3, #8
 8002e0c:	f003 030f 	and.w	r3, r3, #15
 8002e10:	4912      	ldr	r1, [pc, #72]	; (8002e5c <HAL_RCC_ClockConfig+0x35c>)
 8002e12:	5ccb      	ldrb	r3, [r1, r3]
 8002e14:	f003 031f 	and.w	r3, r3, #31
 8002e18:	fa22 f303 	lsr.w	r3, r2, r3
 8002e1c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002e1e:	4b0e      	ldr	r3, [pc, #56]	; (8002e58 <HAL_RCC_ClockConfig+0x358>)
 8002e20:	699b      	ldr	r3, [r3, #24]
 8002e22:	f003 030f 	and.w	r3, r3, #15
 8002e26:	4a0d      	ldr	r2, [pc, #52]	; (8002e5c <HAL_RCC_ClockConfig+0x35c>)
 8002e28:	5cd3      	ldrb	r3, [r2, r3]
 8002e2a:	f003 031f 	and.w	r3, r3, #31
 8002e2e:	693a      	ldr	r2, [r7, #16]
 8002e30:	fa22 f303 	lsr.w	r3, r2, r3
 8002e34:	4a0a      	ldr	r2, [pc, #40]	; (8002e60 <HAL_RCC_ClockConfig+0x360>)
 8002e36:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002e38:	4a0a      	ldr	r2, [pc, #40]	; (8002e64 <HAL_RCC_ClockConfig+0x364>)
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8002e3e:	4b0a      	ldr	r3, [pc, #40]	; (8002e68 <HAL_RCC_ClockConfig+0x368>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7fe f90e 	bl	8001064 <HAL_InitTick>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e4e:	4618      	mov	r0, r3
 8002e50:	3718      	adds	r7, #24
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	58024400 	.word	0x58024400
 8002e5c:	08005f08 	.word	0x08005f08
 8002e60:	24000004 	.word	0x24000004
 8002e64:	24000000 	.word	0x24000000
 8002e68:	24000008 	.word	0x24000008

08002e6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b089      	sub	sp, #36	; 0x24
 8002e70:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e72:	4bb3      	ldr	r3, [pc, #716]	; (8003140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e74:	691b      	ldr	r3, [r3, #16]
 8002e76:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002e7a:	2b18      	cmp	r3, #24
 8002e7c:	f200 8155 	bhi.w	800312a <HAL_RCC_GetSysClockFreq+0x2be>
 8002e80:	a201      	add	r2, pc, #4	; (adr r2, 8002e88 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002e82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e86:	bf00      	nop
 8002e88:	08002eed 	.word	0x08002eed
 8002e8c:	0800312b 	.word	0x0800312b
 8002e90:	0800312b 	.word	0x0800312b
 8002e94:	0800312b 	.word	0x0800312b
 8002e98:	0800312b 	.word	0x0800312b
 8002e9c:	0800312b 	.word	0x0800312b
 8002ea0:	0800312b 	.word	0x0800312b
 8002ea4:	0800312b 	.word	0x0800312b
 8002ea8:	08002f13 	.word	0x08002f13
 8002eac:	0800312b 	.word	0x0800312b
 8002eb0:	0800312b 	.word	0x0800312b
 8002eb4:	0800312b 	.word	0x0800312b
 8002eb8:	0800312b 	.word	0x0800312b
 8002ebc:	0800312b 	.word	0x0800312b
 8002ec0:	0800312b 	.word	0x0800312b
 8002ec4:	0800312b 	.word	0x0800312b
 8002ec8:	08002f19 	.word	0x08002f19
 8002ecc:	0800312b 	.word	0x0800312b
 8002ed0:	0800312b 	.word	0x0800312b
 8002ed4:	0800312b 	.word	0x0800312b
 8002ed8:	0800312b 	.word	0x0800312b
 8002edc:	0800312b 	.word	0x0800312b
 8002ee0:	0800312b 	.word	0x0800312b
 8002ee4:	0800312b 	.word	0x0800312b
 8002ee8:	08002f1f 	.word	0x08002f1f
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002eec:	4b94      	ldr	r3, [pc, #592]	; (8003140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0320 	and.w	r3, r3, #32
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d009      	beq.n	8002f0c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002ef8:	4b91      	ldr	r3, [pc, #580]	; (8003140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	08db      	lsrs	r3, r3, #3
 8002efe:	f003 0303 	and.w	r3, r3, #3
 8002f02:	4a90      	ldr	r2, [pc, #576]	; (8003144 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f04:	fa22 f303 	lsr.w	r3, r2, r3
 8002f08:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8002f0a:	e111      	b.n	8003130 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002f0c:	4b8d      	ldr	r3, [pc, #564]	; (8003144 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f0e:	61bb      	str	r3, [r7, #24]
    break;
 8002f10:	e10e      	b.n	8003130 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8002f12:	4b8d      	ldr	r3, [pc, #564]	; (8003148 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002f14:	61bb      	str	r3, [r7, #24]
    break;
 8002f16:	e10b      	b.n	8003130 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8002f18:	4b8c      	ldr	r3, [pc, #560]	; (800314c <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002f1a:	61bb      	str	r3, [r7, #24]
    break;
 8002f1c:	e108      	b.n	8003130 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002f1e:	4b88      	ldr	r3, [pc, #544]	; (8003140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f22:	f003 0303 	and.w	r3, r3, #3
 8002f26:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8002f28:	4b85      	ldr	r3, [pc, #532]	; (8003140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f2c:	091b      	lsrs	r3, r3, #4
 8002f2e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f32:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002f34:	4b82      	ldr	r3, [pc, #520]	; (8003140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f38:	f003 0301 	and.w	r3, r3, #1
 8002f3c:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8002f3e:	4b80      	ldr	r3, [pc, #512]	; (8003140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f42:	08db      	lsrs	r3, r3, #3
 8002f44:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002f48:	68fa      	ldr	r2, [r7, #12]
 8002f4a:	fb02 f303 	mul.w	r3, r2, r3
 8002f4e:	ee07 3a90 	vmov	s15, r3
 8002f52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f56:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	f000 80e1 	beq.w	8003124 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002f62:	697b      	ldr	r3, [r7, #20]
 8002f64:	2b02      	cmp	r3, #2
 8002f66:	f000 8083 	beq.w	8003070 <HAL_RCC_GetSysClockFreq+0x204>
 8002f6a:	697b      	ldr	r3, [r7, #20]
 8002f6c:	2b02      	cmp	r3, #2
 8002f6e:	f200 80a1 	bhi.w	80030b4 <HAL_RCC_GetSysClockFreq+0x248>
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d003      	beq.n	8002f80 <HAL_RCC_GetSysClockFreq+0x114>
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	2b01      	cmp	r3, #1
 8002f7c:	d056      	beq.n	800302c <HAL_RCC_GetSysClockFreq+0x1c0>
 8002f7e:	e099      	b.n	80030b4 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f80:	4b6f      	ldr	r3, [pc, #444]	; (8003140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0320 	and.w	r3, r3, #32
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d02d      	beq.n	8002fe8 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8002f8c:	4b6c      	ldr	r3, [pc, #432]	; (8003140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	08db      	lsrs	r3, r3, #3
 8002f92:	f003 0303 	and.w	r3, r3, #3
 8002f96:	4a6b      	ldr	r2, [pc, #428]	; (8003144 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002f98:	fa22 f303 	lsr.w	r3, r2, r3
 8002f9c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	ee07 3a90 	vmov	s15, r3
 8002fa4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	ee07 3a90 	vmov	s15, r3
 8002fae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002fb2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002fb6:	4b62      	ldr	r3, [pc, #392]	; (8003140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002fbe:	ee07 3a90 	vmov	s15, r3
 8002fc2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fc6:	ed97 6a02 	vldr	s12, [r7, #8]
 8002fca:	eddf 5a61 	vldr	s11, [pc, #388]	; 8003150 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002fce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002fd2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002fd6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002fda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002fde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fe2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8002fe6:	e087      	b.n	80030f8 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	ee07 3a90 	vmov	s15, r3
 8002fee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ff2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003154 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002ff6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ffa:	4b51      	ldr	r3, [pc, #324]	; (8003140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003002:	ee07 3a90 	vmov	s15, r3
 8003006:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800300a:	ed97 6a02 	vldr	s12, [r7, #8]
 800300e:	eddf 5a50 	vldr	s11, [pc, #320]	; 8003150 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003012:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003016:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800301a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800301e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003022:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003026:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800302a:	e065      	b.n	80030f8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	ee07 3a90 	vmov	s15, r3
 8003032:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003036:	eddf 6a48 	vldr	s13, [pc, #288]	; 8003158 <HAL_RCC_GetSysClockFreq+0x2ec>
 800303a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800303e:	4b40      	ldr	r3, [pc, #256]	; (8003140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003042:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003046:	ee07 3a90 	vmov	s15, r3
 800304a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800304e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003052:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8003150 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003056:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800305a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800305e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003062:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003066:	ee67 7a27 	vmul.f32	s15, s14, s15
 800306a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800306e:	e043      	b.n	80030f8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	ee07 3a90 	vmov	s15, r3
 8003076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800307a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800315c <HAL_RCC_GetSysClockFreq+0x2f0>
 800307e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003082:	4b2f      	ldr	r3, [pc, #188]	; (8003140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003086:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800308a:	ee07 3a90 	vmov	s15, r3
 800308e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003092:	ed97 6a02 	vldr	s12, [r7, #8]
 8003096:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8003150 <HAL_RCC_GetSysClockFreq+0x2e4>
 800309a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800309e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80030a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80030b2:	e021      	b.n	80030f8 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80030b4:	693b      	ldr	r3, [r7, #16]
 80030b6:	ee07 3a90 	vmov	s15, r3
 80030ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80030be:	eddf 6a26 	vldr	s13, [pc, #152]	; 8003158 <HAL_RCC_GetSysClockFreq+0x2ec>
 80030c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80030c6:	4b1e      	ldr	r3, [pc, #120]	; (8003140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030ce:	ee07 3a90 	vmov	s15, r3
 80030d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80030d6:	ed97 6a02 	vldr	s12, [r7, #8]
 80030da:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8003150 <HAL_RCC_GetSysClockFreq+0x2e4>
 80030de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80030e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80030e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80030ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80030ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80030f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80030f6:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80030f8:	4b11      	ldr	r3, [pc, #68]	; (8003140 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80030fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fc:	0a5b      	lsrs	r3, r3, #9
 80030fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003102:	3301      	adds	r3, #1
 8003104:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	ee07 3a90 	vmov	s15, r3
 800310c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003110:	edd7 6a07 	vldr	s13, [r7, #28]
 8003114:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003118:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800311c:	ee17 3a90 	vmov	r3, s15
 8003120:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 8003122:	e005      	b.n	8003130 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 8003124:	2300      	movs	r3, #0
 8003126:	61bb      	str	r3, [r7, #24]
    break;
 8003128:	e002      	b.n	8003130 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800312a:	4b07      	ldr	r3, [pc, #28]	; (8003148 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800312c:	61bb      	str	r3, [r7, #24]
    break;
 800312e:	bf00      	nop
  }

  return sysclockfreq;
 8003130:	69bb      	ldr	r3, [r7, #24]
}
 8003132:	4618      	mov	r0, r3
 8003134:	3724      	adds	r7, #36	; 0x24
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	58024400 	.word	0x58024400
 8003144:	03d09000 	.word	0x03d09000
 8003148:	003d0900 	.word	0x003d0900
 800314c:	007a1200 	.word	0x007a1200
 8003150:	46000000 	.word	0x46000000
 8003154:	4c742400 	.word	0x4c742400
 8003158:	4a742400 	.word	0x4a742400
 800315c:	4af42400 	.word	0x4af42400

08003160 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003166:	f7ff fe81 	bl	8002e6c <HAL_RCC_GetSysClockFreq>
 800316a:	4602      	mov	r2, r0
 800316c:	4b10      	ldr	r3, [pc, #64]	; (80031b0 <HAL_RCC_GetHCLKFreq+0x50>)
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	0a1b      	lsrs	r3, r3, #8
 8003172:	f003 030f 	and.w	r3, r3, #15
 8003176:	490f      	ldr	r1, [pc, #60]	; (80031b4 <HAL_RCC_GetHCLKFreq+0x54>)
 8003178:	5ccb      	ldrb	r3, [r1, r3]
 800317a:	f003 031f 	and.w	r3, r3, #31
 800317e:	fa22 f303 	lsr.w	r3, r2, r3
 8003182:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003184:	4b0a      	ldr	r3, [pc, #40]	; (80031b0 <HAL_RCC_GetHCLKFreq+0x50>)
 8003186:	699b      	ldr	r3, [r3, #24]
 8003188:	f003 030f 	and.w	r3, r3, #15
 800318c:	4a09      	ldr	r2, [pc, #36]	; (80031b4 <HAL_RCC_GetHCLKFreq+0x54>)
 800318e:	5cd3      	ldrb	r3, [r2, r3]
 8003190:	f003 031f 	and.w	r3, r3, #31
 8003194:	687a      	ldr	r2, [r7, #4]
 8003196:	fa22 f303 	lsr.w	r3, r2, r3
 800319a:	4a07      	ldr	r2, [pc, #28]	; (80031b8 <HAL_RCC_GetHCLKFreq+0x58>)
 800319c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800319e:	4a07      	ldr	r2, [pc, #28]	; (80031bc <HAL_RCC_GetHCLKFreq+0x5c>)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80031a4:	4b04      	ldr	r3, [pc, #16]	; (80031b8 <HAL_RCC_GetHCLKFreq+0x58>)
 80031a6:	681b      	ldr	r3, [r3, #0]
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3708      	adds	r7, #8
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	58024400 	.word	0x58024400
 80031b4:	08005f08 	.word	0x08005f08
 80031b8:	24000004 	.word	0x24000004
 80031bc:	24000000 	.word	0x24000000

080031c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80031c4:	f7ff ffcc 	bl	8003160 <HAL_RCC_GetHCLKFreq>
 80031c8:	4602      	mov	r2, r0
 80031ca:	4b06      	ldr	r3, [pc, #24]	; (80031e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031cc:	69db      	ldr	r3, [r3, #28]
 80031ce:	091b      	lsrs	r3, r3, #4
 80031d0:	f003 0307 	and.w	r3, r3, #7
 80031d4:	4904      	ldr	r1, [pc, #16]	; (80031e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80031d6:	5ccb      	ldrb	r3, [r1, r3]
 80031d8:	f003 031f 	and.w	r3, r3, #31
 80031dc:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80031e0:	4618      	mov	r0, r3
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	58024400 	.word	0x58024400
 80031e8:	08005f08 	.word	0x08005f08

080031ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80031f0:	f7ff ffb6 	bl	8003160 <HAL_RCC_GetHCLKFreq>
 80031f4:	4602      	mov	r2, r0
 80031f6:	4b06      	ldr	r3, [pc, #24]	; (8003210 <HAL_RCC_GetPCLK2Freq+0x24>)
 80031f8:	69db      	ldr	r3, [r3, #28]
 80031fa:	0a1b      	lsrs	r3, r3, #8
 80031fc:	f003 0307 	and.w	r3, r3, #7
 8003200:	4904      	ldr	r1, [pc, #16]	; (8003214 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003202:	5ccb      	ldrb	r3, [r1, r3]
 8003204:	f003 031f 	and.w	r3, r3, #31
 8003208:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800320c:	4618      	mov	r0, r3
 800320e:	bd80      	pop	{r7, pc}
 8003210:	58024400 	.word	0x58024400
 8003214:	08005f08 	.word	0x08005f08

08003218 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b086      	sub	sp, #24
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003220:	2300      	movs	r3, #0
 8003222:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003224:	2300      	movs	r3, #0
 8003226:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d03f      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003238:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800323c:	d02a      	beq.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800323e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003242:	d824      	bhi.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003244:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003248:	d018      	beq.n	800327c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800324a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800324e:	d81e      	bhi.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003250:	2b00      	cmp	r3, #0
 8003252:	d003      	beq.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003254:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003258:	d007      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x52>
 800325a:	e018      	b.n	800328e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800325c:	4bab      	ldr	r3, [pc, #684]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800325e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003260:	4aaa      	ldr	r2, [pc, #680]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003262:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003266:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 8003268:	e015      	b.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	3304      	adds	r3, #4
 800326e:	2102      	movs	r1, #2
 8003270:	4618      	mov	r0, r3
 8003272:	f001 f9cf 	bl	8004614 <RCCEx_PLL2_Config>
 8003276:	4603      	mov	r3, r0
 8003278:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800327a:	e00c      	b.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	3324      	adds	r3, #36	; 0x24
 8003280:	2102      	movs	r1, #2
 8003282:	4618      	mov	r0, r3
 8003284:	f001 fa78 	bl	8004778 <RCCEx_PLL3_Config>
 8003288:	4603      	mov	r3, r0
 800328a:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800328c:	e003      	b.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800328e:	2301      	movs	r3, #1
 8003290:	75fb      	strb	r3, [r7, #23]
      break;
 8003292:	e000      	b.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003294:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003296:	7dfb      	ldrb	r3, [r7, #23]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d109      	bne.n	80032b0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800329c:	4b9b      	ldr	r3, [pc, #620]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800329e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80032a8:	4998      	ldr	r1, [pc, #608]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	650b      	str	r3, [r1, #80]	; 0x50
 80032ae:	e001      	b.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032b0:	7dfb      	ldrb	r3, [r7, #23]
 80032b2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d03d      	beq.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032c4:	2b04      	cmp	r3, #4
 80032c6:	d826      	bhi.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80032c8:	a201      	add	r2, pc, #4	; (adr r2, 80032d0 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 80032ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032ce:	bf00      	nop
 80032d0:	080032e5 	.word	0x080032e5
 80032d4:	080032f3 	.word	0x080032f3
 80032d8:	08003305 	.word	0x08003305
 80032dc:	0800331d 	.word	0x0800331d
 80032e0:	0800331d 	.word	0x0800331d
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032e4:	4b89      	ldr	r3, [pc, #548]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80032e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e8:	4a88      	ldr	r2, [pc, #544]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80032ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032ee:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80032f0:	e015      	b.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	3304      	adds	r3, #4
 80032f6:	2100      	movs	r1, #0
 80032f8:	4618      	mov	r0, r3
 80032fa:	f001 f98b 	bl	8004614 <RCCEx_PLL2_Config>
 80032fe:	4603      	mov	r3, r0
 8003300:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003302:	e00c      	b.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	3324      	adds	r3, #36	; 0x24
 8003308:	2100      	movs	r1, #0
 800330a:	4618      	mov	r0, r3
 800330c:	f001 fa34 	bl	8004778 <RCCEx_PLL3_Config>
 8003310:	4603      	mov	r3, r0
 8003312:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003314:	e003      	b.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	75fb      	strb	r3, [r7, #23]
      break;
 800331a:	e000      	b.n	800331e <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800331c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800331e:	7dfb      	ldrb	r3, [r7, #23]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d109      	bne.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003324:	4b79      	ldr	r3, [pc, #484]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003326:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003328:	f023 0207 	bic.w	r2, r3, #7
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003330:	4976      	ldr	r1, [pc, #472]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003332:	4313      	orrs	r3, r2
 8003334:	650b      	str	r3, [r1, #80]	; 0x50
 8003336:	e001      	b.n	800333c <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003338:	7dfb      	ldrb	r3, [r7, #23]
 800333a:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003344:	2b00      	cmp	r3, #0
 8003346:	d042      	beq.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800334c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003350:	d02b      	beq.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x192>
 8003352:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003356:	d825      	bhi.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003358:	2bc0      	cmp	r3, #192	; 0xc0
 800335a:	d028      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x196>
 800335c:	2bc0      	cmp	r3, #192	; 0xc0
 800335e:	d821      	bhi.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003360:	2b80      	cmp	r3, #128	; 0x80
 8003362:	d016      	beq.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8003364:	2b80      	cmp	r3, #128	; 0x80
 8003366:	d81d      	bhi.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 8003368:	2b00      	cmp	r3, #0
 800336a:	d002      	beq.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800336c:	2b40      	cmp	r3, #64	; 0x40
 800336e:	d007      	beq.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003370:	e018      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003372:	4b66      	ldr	r3, [pc, #408]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003374:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003376:	4a65      	ldr	r2, [pc, #404]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003378:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800337c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800337e:	e017      	b.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	3304      	adds	r3, #4
 8003384:	2100      	movs	r1, #0
 8003386:	4618      	mov	r0, r3
 8003388:	f001 f944 	bl	8004614 <RCCEx_PLL2_Config>
 800338c:	4603      	mov	r3, r0
 800338e:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 8003390:	e00e      	b.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	3324      	adds	r3, #36	; 0x24
 8003396:	2100      	movs	r1, #0
 8003398:	4618      	mov	r0, r3
 800339a:	f001 f9ed 	bl	8004778 <RCCEx_PLL3_Config>
 800339e:	4603      	mov	r3, r0
 80033a0:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80033a2:	e005      	b.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80033a4:	2301      	movs	r3, #1
 80033a6:	75fb      	strb	r3, [r7, #23]
      break;
 80033a8:	e002      	b.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80033aa:	bf00      	nop
 80033ac:	e000      	b.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 80033ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 80033b0:	7dfb      	ldrb	r3, [r7, #23]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d109      	bne.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80033b6:	4b55      	ldr	r3, [pc, #340]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80033b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80033ba:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033c2:	4952      	ldr	r1, [pc, #328]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80033c4:	4313      	orrs	r3, r2
 80033c6:	650b      	str	r3, [r1, #80]	; 0x50
 80033c8:	e001      	b.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033ca:	7dfb      	ldrb	r3, [r7, #23]
 80033cc:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d049      	beq.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80033e0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80033e4:	d030      	beq.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x230>
 80033e6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80033ea:	d82a      	bhi.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80033ec:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80033f0:	d02c      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x234>
 80033f2:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 80033f6:	d824      	bhi.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 80033f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033fc:	d018      	beq.n	8003430 <HAL_RCCEx_PeriphCLKConfig+0x218>
 80033fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003402:	d81e      	bhi.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8003404:	2b00      	cmp	r3, #0
 8003406:	d003      	beq.n	8003410 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8003408:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800340c:	d007      	beq.n	800341e <HAL_RCCEx_PeriphCLKConfig+0x206>
 800340e:	e018      	b.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003410:	4b3e      	ldr	r3, [pc, #248]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003414:	4a3d      	ldr	r2, [pc, #244]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003416:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800341a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800341c:	e017      	b.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	3304      	adds	r3, #4
 8003422:	2100      	movs	r1, #0
 8003424:	4618      	mov	r0, r3
 8003426:	f001 f8f5 	bl	8004614 <RCCEx_PLL2_Config>
 800342a:	4603      	mov	r3, r0
 800342c:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800342e:	e00e      	b.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	3324      	adds	r3, #36	; 0x24
 8003434:	2100      	movs	r1, #0
 8003436:	4618      	mov	r0, r3
 8003438:	f001 f99e 	bl	8004778 <RCCEx_PLL3_Config>
 800343c:	4603      	mov	r3, r0
 800343e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8003440:	e005      	b.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	75fb      	strb	r3, [r7, #23]
      break;
 8003446:	e002      	b.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 8003448:	bf00      	nop
 800344a:	e000      	b.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800344c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800344e:	7dfb      	ldrb	r3, [r7, #23]
 8003450:	2b00      	cmp	r3, #0
 8003452:	d10a      	bne.n	800346a <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003454:	4b2d      	ldr	r3, [pc, #180]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003456:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003458:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003462:	492a      	ldr	r1, [pc, #168]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003464:	4313      	orrs	r3, r2
 8003466:	658b      	str	r3, [r1, #88]	; 0x58
 8003468:	e001      	b.n	800346e <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800346a:	7dfb      	ldrb	r3, [r7, #23]
 800346c:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003476:	2b00      	cmp	r3, #0
 8003478:	d04c      	beq.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003480:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003484:	d030      	beq.n	80034e8 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 8003486:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800348a:	d82a      	bhi.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800348c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003490:	d02c      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8003492:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003496:	d824      	bhi.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 8003498:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800349c:	d018      	beq.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800349e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80034a2:	d81e      	bhi.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d003      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x298>
 80034a8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034ac:	d007      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 80034ae:	e018      	b.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80034b0:	4b16      	ldr	r3, [pc, #88]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80034b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034b4:	4a15      	ldr	r2, [pc, #84]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80034b6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034ba:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80034bc:	e017      	b.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	3304      	adds	r3, #4
 80034c2:	2100      	movs	r1, #0
 80034c4:	4618      	mov	r0, r3
 80034c6:	f001 f8a5 	bl	8004614 <RCCEx_PLL2_Config>
 80034ca:	4603      	mov	r3, r0
 80034cc:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 80034ce:	e00e      	b.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	3324      	adds	r3, #36	; 0x24
 80034d4:	2100      	movs	r1, #0
 80034d6:	4618      	mov	r0, r3
 80034d8:	f001 f94e 	bl	8004778 <RCCEx_PLL3_Config>
 80034dc:	4603      	mov	r3, r0
 80034de:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 80034e0:	e005      	b.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	75fb      	strb	r3, [r7, #23]
      break;
 80034e6:	e002      	b.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 80034e8:	bf00      	nop
 80034ea:	e000      	b.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 80034ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80034ee:	7dfb      	ldrb	r3, [r7, #23]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d10d      	bne.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80034f4:	4b05      	ldr	r3, [pc, #20]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80034f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034f8:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003502:	4902      	ldr	r1, [pc, #8]	; (800350c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8003504:	4313      	orrs	r3, r2
 8003506:	658b      	str	r3, [r1, #88]	; 0x58
 8003508:	e004      	b.n	8003514 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 800350a:	bf00      	nop
 800350c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003510:	7dfb      	ldrb	r3, [r7, #23]
 8003512:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d032      	beq.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003524:	2b30      	cmp	r3, #48	; 0x30
 8003526:	d01c      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003528:	2b30      	cmp	r3, #48	; 0x30
 800352a:	d817      	bhi.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x344>
 800352c:	2b20      	cmp	r3, #32
 800352e:	d00c      	beq.n	800354a <HAL_RCCEx_PeriphCLKConfig+0x332>
 8003530:	2b20      	cmp	r3, #32
 8003532:	d813      	bhi.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x344>
 8003534:	2b00      	cmp	r3, #0
 8003536:	d016      	beq.n	8003566 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8003538:	2b10      	cmp	r3, #16
 800353a:	d10f      	bne.n	800355c <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800353c:	4baf      	ldr	r3, [pc, #700]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800353e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003540:	4aae      	ldr	r2, [pc, #696]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003542:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003546:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 8003548:	e00e      	b.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	3304      	adds	r3, #4
 800354e:	2102      	movs	r1, #2
 8003550:	4618      	mov	r0, r3
 8003552:	f001 f85f 	bl	8004614 <RCCEx_PLL2_Config>
 8003556:	4603      	mov	r3, r0
 8003558:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800355a:	e005      	b.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	75fb      	strb	r3, [r7, #23]
      break;
 8003560:	e002      	b.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8003562:	bf00      	nop
 8003564:	e000      	b.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 8003566:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003568:	7dfb      	ldrb	r3, [r7, #23]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d109      	bne.n	8003582 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800356e:	4ba3      	ldr	r3, [pc, #652]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003572:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800357a:	49a0      	ldr	r1, [pc, #640]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800357c:	4313      	orrs	r3, r2
 800357e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003580:	e001      	b.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003582:	7dfb      	ldrb	r3, [r7, #23]
 8003584:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800358e:	2b00      	cmp	r3, #0
 8003590:	d047      	beq.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003596:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800359a:	d030      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 800359c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80035a0:	d82a      	bhi.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80035a2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80035a6:	d02c      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 80035a8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80035ac:	d824      	bhi.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80035ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035b2:	d018      	beq.n	80035e6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 80035b4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035b8:	d81e      	bhi.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d003      	beq.n	80035c6 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 80035be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035c2:	d007      	beq.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 80035c4:	e018      	b.n	80035f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035c6:	4b8d      	ldr	r3, [pc, #564]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80035c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ca:	4a8c      	ldr	r2, [pc, #560]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80035cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035d0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80035d2:	e017      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	3304      	adds	r3, #4
 80035d8:	2100      	movs	r1, #0
 80035da:	4618      	mov	r0, r3
 80035dc:	f001 f81a 	bl	8004614 <RCCEx_PLL2_Config>
 80035e0:	4603      	mov	r3, r0
 80035e2:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80035e4:	e00e      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	3324      	adds	r3, #36	; 0x24
 80035ea:	2100      	movs	r1, #0
 80035ec:	4618      	mov	r0, r3
 80035ee:	f001 f8c3 	bl	8004778 <RCCEx_PLL3_Config>
 80035f2:	4603      	mov	r3, r0
 80035f4:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 80035f6:	e005      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	75fb      	strb	r3, [r7, #23]
      break;
 80035fc:	e002      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 80035fe:	bf00      	nop
 8003600:	e000      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8003602:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003604:	7dfb      	ldrb	r3, [r7, #23]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d109      	bne.n	800361e <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800360a:	4b7c      	ldr	r3, [pc, #496]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800360c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800360e:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003616:	4979      	ldr	r1, [pc, #484]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003618:	4313      	orrs	r3, r2
 800361a:	650b      	str	r3, [r1, #80]	; 0x50
 800361c:	e001      	b.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800361e:	7dfb      	ldrb	r3, [r7, #23]
 8003620:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800362a:	2b00      	cmp	r3, #0
 800362c:	d049      	beq.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003632:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003636:	d02e      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8003638:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800363c:	d828      	bhi.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800363e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003642:	d02a      	beq.n	800369a <HAL_RCCEx_PeriphCLKConfig+0x482>
 8003644:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003648:	d822      	bhi.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x478>
 800364a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800364e:	d026      	beq.n	800369e <HAL_RCCEx_PeriphCLKConfig+0x486>
 8003650:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003654:	d81c      	bhi.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003656:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800365a:	d010      	beq.n	800367e <HAL_RCCEx_PeriphCLKConfig+0x466>
 800365c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003660:	d816      	bhi.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8003662:	2b00      	cmp	r3, #0
 8003664:	d01d      	beq.n	80036a2 <HAL_RCCEx_PeriphCLKConfig+0x48a>
 8003666:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800366a:	d111      	bne.n	8003690 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	3304      	adds	r3, #4
 8003670:	2101      	movs	r1, #1
 8003672:	4618      	mov	r0, r3
 8003674:	f000 ffce 	bl	8004614 <RCCEx_PLL2_Config>
 8003678:	4603      	mov	r3, r0
 800367a:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800367c:	e012      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	3324      	adds	r3, #36	; 0x24
 8003682:	2101      	movs	r1, #1
 8003684:	4618      	mov	r0, r3
 8003686:	f001 f877 	bl	8004778 <RCCEx_PLL3_Config>
 800368a:	4603      	mov	r3, r0
 800368c:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800368e:	e009      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	75fb      	strb	r3, [r7, #23]
      break;
 8003694:	e006      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 8003696:	bf00      	nop
 8003698:	e004      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800369a:	bf00      	nop
 800369c:	e002      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800369e:	bf00      	nop
 80036a0:	e000      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80036a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80036a4:	7dfb      	ldrb	r3, [r7, #23]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d109      	bne.n	80036be <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80036aa:	4b54      	ldr	r3, [pc, #336]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80036ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036ae:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036b6:	4951      	ldr	r1, [pc, #324]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80036b8:	4313      	orrs	r3, r2
 80036ba:	650b      	str	r3, [r1, #80]	; 0x50
 80036bc:	e001      	b.n	80036c2 <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036be:	7dfb      	ldrb	r3, [r7, #23]
 80036c0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d04b      	beq.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80036d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036d8:	d02e      	beq.n	8003738 <HAL_RCCEx_PeriphCLKConfig+0x520>
 80036da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036de:	d828      	bhi.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80036e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036e4:	d02a      	beq.n	800373c <HAL_RCCEx_PeriphCLKConfig+0x524>
 80036e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036ea:	d822      	bhi.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80036ec:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80036f0:	d026      	beq.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x528>
 80036f2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80036f6:	d81c      	bhi.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 80036f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80036fc:	d010      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x508>
 80036fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003702:	d816      	bhi.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003704:	2b00      	cmp	r3, #0
 8003706:	d01d      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8003708:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800370c:	d111      	bne.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	3304      	adds	r3, #4
 8003712:	2101      	movs	r1, #1
 8003714:	4618      	mov	r0, r3
 8003716:	f000 ff7d 	bl	8004614 <RCCEx_PLL2_Config>
 800371a:	4603      	mov	r3, r0
 800371c:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800371e:	e012      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	3324      	adds	r3, #36	; 0x24
 8003724:	2101      	movs	r1, #1
 8003726:	4618      	mov	r0, r3
 8003728:	f001 f826 	bl	8004778 <RCCEx_PLL3_Config>
 800372c:	4603      	mov	r3, r0
 800372e:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8003730:	e009      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	75fb      	strb	r3, [r7, #23]
      break;
 8003736:	e006      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003738:	bf00      	nop
 800373a:	e004      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800373c:	bf00      	nop
 800373e:	e002      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003740:	bf00      	nop
 8003742:	e000      	b.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8003744:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003746:	7dfb      	ldrb	r3, [r7, #23]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d10a      	bne.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800374c:	4b2b      	ldr	r3, [pc, #172]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800374e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003750:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800375a:	4928      	ldr	r1, [pc, #160]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800375c:	4313      	orrs	r3, r2
 800375e:	658b      	str	r3, [r1, #88]	; 0x58
 8003760:	e001      	b.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003762:	7dfb      	ldrb	r3, [r7, #23]
 8003764:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d02f      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003776:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800377a:	d00e      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x582>
 800377c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003780:	d814      	bhi.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x594>
 8003782:	2b00      	cmp	r3, #0
 8003784:	d015      	beq.n	80037b2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003786:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800378a:	d10f      	bne.n	80037ac <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800378c:	4b1b      	ldr	r3, [pc, #108]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800378e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003790:	4a1a      	ldr	r2, [pc, #104]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8003792:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003796:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8003798:	e00c      	b.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	3304      	adds	r3, #4
 800379e:	2101      	movs	r1, #1
 80037a0:	4618      	mov	r0, r3
 80037a2:	f000 ff37 	bl	8004614 <RCCEx_PLL2_Config>
 80037a6:	4603      	mov	r3, r0
 80037a8:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80037aa:	e003      	b.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	75fb      	strb	r3, [r7, #23]
      break;
 80037b0:	e000      	b.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 80037b2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037b4:	7dfb      	ldrb	r3, [r7, #23]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d109      	bne.n	80037ce <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80037ba:	4b10      	ldr	r3, [pc, #64]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80037bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037be:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80037c6:	490d      	ldr	r1, [pc, #52]	; (80037fc <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80037c8:	4313      	orrs	r3, r2
 80037ca:	650b      	str	r3, [r1, #80]	; 0x50
 80037cc:	e001      	b.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037ce:	7dfb      	ldrb	r3, [r7, #23]
 80037d0:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d033      	beq.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037e2:	2b03      	cmp	r3, #3
 80037e4:	d81c      	bhi.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80037e6:	a201      	add	r2, pc, #4	; (adr r2, 80037ec <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 80037e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ec:	08003827 	.word	0x08003827
 80037f0:	08003801 	.word	0x08003801
 80037f4:	0800380f 	.word	0x0800380f
 80037f8:	08003827 	.word	0x08003827
 80037fc:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003800:	4bb8      	ldr	r3, [pc, #736]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003804:	4ab7      	ldr	r2, [pc, #732]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003806:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800380a:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800380c:	e00c      	b.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	3304      	adds	r3, #4
 8003812:	2102      	movs	r1, #2
 8003814:	4618      	mov	r0, r3
 8003816:	f000 fefd 	bl	8004614 <RCCEx_PLL2_Config>
 800381a:	4603      	mov	r3, r0
 800381c:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800381e:	e003      	b.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	75fb      	strb	r3, [r7, #23]
      break;
 8003824:	e000      	b.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 8003826:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003828:	7dfb      	ldrb	r3, [r7, #23]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d109      	bne.n	8003842 <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800382e:	4bad      	ldr	r3, [pc, #692]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003830:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003832:	f023 0203 	bic.w	r2, r3, #3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800383a:	49aa      	ldr	r1, [pc, #680]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800383c:	4313      	orrs	r3, r2
 800383e:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003840:	e001      	b.n	8003846 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003842:	7dfb      	ldrb	r3, [r7, #23]
 8003844:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800384e:	2b00      	cmp	r3, #0
 8003850:	f000 8086 	beq.w	8003960 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003854:	4ba4      	ldr	r3, [pc, #656]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4aa3      	ldr	r2, [pc, #652]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800385a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800385e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003860:	f7fd fc4a 	bl	80010f8 <HAL_GetTick>
 8003864:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003866:	e009      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003868:	f7fd fc46 	bl	80010f8 <HAL_GetTick>
 800386c:	4602      	mov	r2, r0
 800386e:	693b      	ldr	r3, [r7, #16]
 8003870:	1ad3      	subs	r3, r2, r3
 8003872:	2b64      	cmp	r3, #100	; 0x64
 8003874:	d902      	bls.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 8003876:	2303      	movs	r3, #3
 8003878:	75fb      	strb	r3, [r7, #23]
        break;
 800387a:	e005      	b.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800387c:	4b9a      	ldr	r3, [pc, #616]	; (8003ae8 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003884:	2b00      	cmp	r3, #0
 8003886:	d0ef      	beq.n	8003868 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 8003888:	7dfb      	ldrb	r3, [r7, #23]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d166      	bne.n	800395c <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800388e:	4b95      	ldr	r3, [pc, #596]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003890:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003898:	4053      	eors	r3, r2
 800389a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d013      	beq.n	80038ca <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038a2:	4b90      	ldr	r3, [pc, #576]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80038a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038aa:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80038ac:	4b8d      	ldr	r3, [pc, #564]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80038ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038b0:	4a8c      	ldr	r2, [pc, #560]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80038b2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80038b6:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80038b8:	4b8a      	ldr	r3, [pc, #552]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80038ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038bc:	4a89      	ldr	r2, [pc, #548]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80038be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80038c2:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80038c4:	4a87      	ldr	r2, [pc, #540]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80038d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038d4:	d115      	bne.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038d6:	f7fd fc0f 	bl	80010f8 <HAL_GetTick>
 80038da:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038dc:	e00b      	b.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038de:	f7fd fc0b 	bl	80010f8 <HAL_GetTick>
 80038e2:	4602      	mov	r2, r0
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	1ad3      	subs	r3, r2, r3
 80038e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d902      	bls.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	75fb      	strb	r3, [r7, #23]
            break;
 80038f4:	e005      	b.n	8003902 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038f6:	4b7b      	ldr	r3, [pc, #492]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80038f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80038fa:	f003 0302 	and.w	r3, r3, #2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d0ed      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 8003902:	7dfb      	ldrb	r3, [r7, #23]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d126      	bne.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800390e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003912:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003916:	d10d      	bne.n	8003934 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8003918:	4b72      	ldr	r3, [pc, #456]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800391a:	691b      	ldr	r3, [r3, #16]
 800391c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8003926:	0919      	lsrs	r1, r3, #4
 8003928:	4b70      	ldr	r3, [pc, #448]	; (8003aec <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 800392a:	400b      	ands	r3, r1
 800392c:	496d      	ldr	r1, [pc, #436]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800392e:	4313      	orrs	r3, r2
 8003930:	610b      	str	r3, [r1, #16]
 8003932:	e005      	b.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x728>
 8003934:	4b6b      	ldr	r3, [pc, #428]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003936:	691b      	ldr	r3, [r3, #16]
 8003938:	4a6a      	ldr	r2, [pc, #424]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800393a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800393e:	6113      	str	r3, [r2, #16]
 8003940:	4b68      	ldr	r3, [pc, #416]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003942:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800394a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800394e:	4965      	ldr	r1, [pc, #404]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003950:	4313      	orrs	r3, r2
 8003952:	670b      	str	r3, [r1, #112]	; 0x70
 8003954:	e004      	b.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003956:	7dfb      	ldrb	r3, [r7, #23]
 8003958:	75bb      	strb	r3, [r7, #22]
 800395a:	e001      	b.n	8003960 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800395c:	7dfb      	ldrb	r3, [r7, #23]
 800395e:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0301 	and.w	r3, r3, #1
 8003968:	2b00      	cmp	r3, #0
 800396a:	d07e      	beq.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003970:	2b28      	cmp	r3, #40	; 0x28
 8003972:	d867      	bhi.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 8003974:	a201      	add	r2, pc, #4	; (adr r2, 800397c <HAL_RCCEx_PeriphCLKConfig+0x764>)
 8003976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800397a:	bf00      	nop
 800397c:	08003a4b 	.word	0x08003a4b
 8003980:	08003a45 	.word	0x08003a45
 8003984:	08003a45 	.word	0x08003a45
 8003988:	08003a45 	.word	0x08003a45
 800398c:	08003a45 	.word	0x08003a45
 8003990:	08003a45 	.word	0x08003a45
 8003994:	08003a45 	.word	0x08003a45
 8003998:	08003a45 	.word	0x08003a45
 800399c:	08003a21 	.word	0x08003a21
 80039a0:	08003a45 	.word	0x08003a45
 80039a4:	08003a45 	.word	0x08003a45
 80039a8:	08003a45 	.word	0x08003a45
 80039ac:	08003a45 	.word	0x08003a45
 80039b0:	08003a45 	.word	0x08003a45
 80039b4:	08003a45 	.word	0x08003a45
 80039b8:	08003a45 	.word	0x08003a45
 80039bc:	08003a33 	.word	0x08003a33
 80039c0:	08003a45 	.word	0x08003a45
 80039c4:	08003a45 	.word	0x08003a45
 80039c8:	08003a45 	.word	0x08003a45
 80039cc:	08003a45 	.word	0x08003a45
 80039d0:	08003a45 	.word	0x08003a45
 80039d4:	08003a45 	.word	0x08003a45
 80039d8:	08003a45 	.word	0x08003a45
 80039dc:	08003a4b 	.word	0x08003a4b
 80039e0:	08003a45 	.word	0x08003a45
 80039e4:	08003a45 	.word	0x08003a45
 80039e8:	08003a45 	.word	0x08003a45
 80039ec:	08003a45 	.word	0x08003a45
 80039f0:	08003a45 	.word	0x08003a45
 80039f4:	08003a45 	.word	0x08003a45
 80039f8:	08003a45 	.word	0x08003a45
 80039fc:	08003a4b 	.word	0x08003a4b
 8003a00:	08003a45 	.word	0x08003a45
 8003a04:	08003a45 	.word	0x08003a45
 8003a08:	08003a45 	.word	0x08003a45
 8003a0c:	08003a45 	.word	0x08003a45
 8003a10:	08003a45 	.word	0x08003a45
 8003a14:	08003a45 	.word	0x08003a45
 8003a18:	08003a45 	.word	0x08003a45
 8003a1c:	08003a4b 	.word	0x08003a4b
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	3304      	adds	r3, #4
 8003a24:	2101      	movs	r1, #1
 8003a26:	4618      	mov	r0, r3
 8003a28:	f000 fdf4 	bl	8004614 <RCCEx_PLL2_Config>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003a30:	e00c      	b.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	3324      	adds	r3, #36	; 0x24
 8003a36:	2101      	movs	r1, #1
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f000 fe9d 	bl	8004778 <RCCEx_PLL3_Config>
 8003a3e:	4603      	mov	r3, r0
 8003a40:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8003a42:	e003      	b.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	75fb      	strb	r3, [r7, #23]
      break;
 8003a48:	e000      	b.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8003a4a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a4c:	7dfb      	ldrb	r3, [r7, #23]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d109      	bne.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003a52:	4b24      	ldr	r3, [pc, #144]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003a54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a56:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003a5e:	4921      	ldr	r1, [pc, #132]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	654b      	str	r3, [r1, #84]	; 0x54
 8003a64:	e001      	b.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a66:	7dfb      	ldrb	r3, [r7, #23]
 8003a68:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d03e      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a7a:	2b05      	cmp	r3, #5
 8003a7c:	d820      	bhi.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8003a7e:	a201      	add	r2, pc, #4	; (adr r2, 8003a84 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8003a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a84:	08003ac7 	.word	0x08003ac7
 8003a88:	08003a9d 	.word	0x08003a9d
 8003a8c:	08003aaf 	.word	0x08003aaf
 8003a90:	08003ac7 	.word	0x08003ac7
 8003a94:	08003ac7 	.word	0x08003ac7
 8003a98:	08003ac7 	.word	0x08003ac7
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	3304      	adds	r3, #4
 8003aa0:	2101      	movs	r1, #1
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f000 fdb6 	bl	8004614 <RCCEx_PLL2_Config>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003aac:	e00c      	b.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	3324      	adds	r3, #36	; 0x24
 8003ab2:	2101      	movs	r1, #1
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	f000 fe5f 	bl	8004778 <RCCEx_PLL3_Config>
 8003aba:	4603      	mov	r3, r0
 8003abc:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8003abe:	e003      	b.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	75fb      	strb	r3, [r7, #23]
      break;
 8003ac4:	e000      	b.n	8003ac8 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8003ac6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ac8:	7dfb      	ldrb	r3, [r7, #23]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d110      	bne.n	8003af0 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003ace:	4b05      	ldr	r3, [pc, #20]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003ad0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ad2:	f023 0207 	bic.w	r2, r3, #7
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ada:	4902      	ldr	r1, [pc, #8]	; (8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	654b      	str	r3, [r1, #84]	; 0x54
 8003ae0:	e008      	b.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8003ae2:	bf00      	nop
 8003ae4:	58024400 	.word	0x58024400
 8003ae8:	58024800 	.word	0x58024800
 8003aec:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003af0:	7dfb      	ldrb	r3, [r7, #23]
 8003af2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f003 0304 	and.w	r3, r3, #4
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d039      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b06:	2b05      	cmp	r3, #5
 8003b08:	d820      	bhi.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x934>
 8003b0a:	a201      	add	r2, pc, #4	; (adr r2, 8003b10 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8003b0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b10:	08003b53 	.word	0x08003b53
 8003b14:	08003b29 	.word	0x08003b29
 8003b18:	08003b3b 	.word	0x08003b3b
 8003b1c:	08003b53 	.word	0x08003b53
 8003b20:	08003b53 	.word	0x08003b53
 8003b24:	08003b53 	.word	0x08003b53
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	3304      	adds	r3, #4
 8003b2c:	2101      	movs	r1, #1
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f000 fd70 	bl	8004614 <RCCEx_PLL2_Config>
 8003b34:	4603      	mov	r3, r0
 8003b36:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003b38:	e00c      	b.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	3324      	adds	r3, #36	; 0x24
 8003b3e:	2101      	movs	r1, #1
 8003b40:	4618      	mov	r0, r3
 8003b42:	f000 fe19 	bl	8004778 <RCCEx_PLL3_Config>
 8003b46:	4603      	mov	r3, r0
 8003b48:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8003b4a:	e003      	b.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	75fb      	strb	r3, [r7, #23]
      break;
 8003b50:	e000      	b.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8003b52:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b54:	7dfb      	ldrb	r3, [r7, #23]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d10a      	bne.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b5a:	4bb7      	ldr	r3, [pc, #732]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003b5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b5e:	f023 0207 	bic.w	r2, r3, #7
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003b68:	49b3      	ldr	r1, [pc, #716]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	658b      	str	r3, [r1, #88]	; 0x58
 8003b6e:	e001      	b.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b70:	7dfb      	ldrb	r3, [r7, #23]
 8003b72:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f003 0320 	and.w	r3, r3, #32
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d04b      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b86:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b8a:	d02e      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8003b8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003b90:	d828      	bhi.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8003b92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b96:	d02a      	beq.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8003b98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b9c:	d822      	bhi.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8003b9e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003ba2:	d026      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8003ba4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8003ba8:	d81c      	bhi.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8003baa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003bae:	d010      	beq.n	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8003bb0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003bb4:	d816      	bhi.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d01d      	beq.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8003bba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003bbe:	d111      	bne.n	8003be4 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	3304      	adds	r3, #4
 8003bc4:	2100      	movs	r1, #0
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f000 fd24 	bl	8004614 <RCCEx_PLL2_Config>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003bd0:	e012      	b.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	3324      	adds	r3, #36	; 0x24
 8003bd6:	2102      	movs	r1, #2
 8003bd8:	4618      	mov	r0, r3
 8003bda:	f000 fdcd 	bl	8004778 <RCCEx_PLL3_Config>
 8003bde:	4603      	mov	r3, r0
 8003be0:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8003be2:	e009      	b.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	75fb      	strb	r3, [r7, #23]
      break;
 8003be8:	e006      	b.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8003bea:	bf00      	nop
 8003bec:	e004      	b.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8003bee:	bf00      	nop
 8003bf0:	e002      	b.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8003bf2:	bf00      	nop
 8003bf4:	e000      	b.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8003bf6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003bf8:	7dfb      	ldrb	r3, [r7, #23]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d10a      	bne.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003bfe:	4b8e      	ldr	r3, [pc, #568]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003c00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c02:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c0c:	498a      	ldr	r1, [pc, #552]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	654b      	str	r3, [r1, #84]	; 0x54
 8003c12:	e001      	b.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c14:	7dfb      	ldrb	r3, [r7, #23]
 8003c16:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d04b      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003c2a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003c2e:	d02e      	beq.n	8003c8e <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8003c30:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8003c34:	d828      	bhi.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8003c36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c3a:	d02a      	beq.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8003c3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c40:	d822      	bhi.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8003c42:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003c46:	d026      	beq.n	8003c96 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8003c48:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003c4c:	d81c      	bhi.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8003c4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c52:	d010      	beq.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8003c54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c58:	d816      	bhi.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d01d      	beq.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8003c5e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c62:	d111      	bne.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	3304      	adds	r3, #4
 8003c68:	2100      	movs	r1, #0
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f000 fcd2 	bl	8004614 <RCCEx_PLL2_Config>
 8003c70:	4603      	mov	r3, r0
 8003c72:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003c74:	e012      	b.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	3324      	adds	r3, #36	; 0x24
 8003c7a:	2102      	movs	r1, #2
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f000 fd7b 	bl	8004778 <RCCEx_PLL3_Config>
 8003c82:	4603      	mov	r3, r0
 8003c84:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8003c86:	e009      	b.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	75fb      	strb	r3, [r7, #23]
      break;
 8003c8c:	e006      	b.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8003c8e:	bf00      	nop
 8003c90:	e004      	b.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8003c92:	bf00      	nop
 8003c94:	e002      	b.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8003c96:	bf00      	nop
 8003c98:	e000      	b.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8003c9a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c9c:	7dfb      	ldrb	r3, [r7, #23]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10a      	bne.n	8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003ca2:	4b65      	ldr	r3, [pc, #404]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003ca4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ca6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003cb0:	4961      	ldr	r1, [pc, #388]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	658b      	str	r3, [r1, #88]	; 0x58
 8003cb6:	e001      	b.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cb8:	7dfb      	ldrb	r3, [r7, #23]
 8003cba:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d04b      	beq.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003cce:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003cd2:	d02e      	beq.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8003cd4:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8003cd8:	d828      	bhi.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8003cda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003cde:	d02a      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8003ce0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ce4:	d822      	bhi.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8003ce6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003cea:	d026      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8003cec:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8003cf0:	d81c      	bhi.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8003cf2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003cf6:	d010      	beq.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8003cf8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003cfc:	d816      	bhi.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d01d      	beq.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8003d02:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d06:	d111      	bne.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	3304      	adds	r3, #4
 8003d0c:	2100      	movs	r1, #0
 8003d0e:	4618      	mov	r0, r3
 8003d10:	f000 fc80 	bl	8004614 <RCCEx_PLL2_Config>
 8003d14:	4603      	mov	r3, r0
 8003d16:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003d18:	e012      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	3324      	adds	r3, #36	; 0x24
 8003d1e:	2102      	movs	r1, #2
 8003d20:	4618      	mov	r0, r3
 8003d22:	f000 fd29 	bl	8004778 <RCCEx_PLL3_Config>
 8003d26:	4603      	mov	r3, r0
 8003d28:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8003d2a:	e009      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	75fb      	strb	r3, [r7, #23]
      break;
 8003d30:	e006      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8003d32:	bf00      	nop
 8003d34:	e004      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8003d36:	bf00      	nop
 8003d38:	e002      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8003d3a:	bf00      	nop
 8003d3c:	e000      	b.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8003d3e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003d40:	7dfb      	ldrb	r3, [r7, #23]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d10a      	bne.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003d46:	4b3c      	ldr	r3, [pc, #240]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003d48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003d54:	4938      	ldr	r1, [pc, #224]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003d56:	4313      	orrs	r3, r2
 8003d58:	658b      	str	r3, [r1, #88]	; 0x58
 8003d5a:	e001      	b.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d5c:	7dfb      	ldrb	r3, [r7, #23]
 8003d5e:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 0308 	and.w	r3, r3, #8
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d01a      	beq.n	8003da2 <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d76:	d10a      	bne.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	3324      	adds	r3, #36	; 0x24
 8003d7c:	2102      	movs	r1, #2
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f000 fcfa 	bl	8004778 <RCCEx_PLL3_Config>
 8003d84:	4603      	mov	r3, r0
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d001      	beq.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003d8e:	4b2a      	ldr	r3, [pc, #168]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003d90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d92:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d9c:	4926      	ldr	r1, [pc, #152]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003d9e:	4313      	orrs	r3, r2
 8003da0:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0310 	and.w	r3, r3, #16
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d01a      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003db4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003db8:	d10a      	bne.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	3324      	adds	r3, #36	; 0x24
 8003dbe:	2102      	movs	r1, #2
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f000 fcd9 	bl	8004778 <RCCEx_PLL3_Config>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d001      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003dd0:	4b19      	ldr	r3, [pc, #100]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003dd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dd4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003dde:	4916      	ldr	r1, [pc, #88]	; (8003e38 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8003de0:	4313      	orrs	r3, r2
 8003de2:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d036      	beq.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003df6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003dfa:	d01f      	beq.n	8003e3c <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8003dfc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003e00:	d817      	bhi.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d003      	beq.n	8003e0e <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8003e06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e0a:	d009      	beq.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8003e0c:	e011      	b.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	3304      	adds	r3, #4
 8003e12:	2100      	movs	r1, #0
 8003e14:	4618      	mov	r0, r3
 8003e16:	f000 fbfd 	bl	8004614 <RCCEx_PLL2_Config>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003e1e:	e00e      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	3324      	adds	r3, #36	; 0x24
 8003e24:	2102      	movs	r1, #2
 8003e26:	4618      	mov	r0, r3
 8003e28:	f000 fca6 	bl	8004778 <RCCEx_PLL3_Config>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8003e30:	e005      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	75fb      	strb	r3, [r7, #23]
      break;
 8003e36:	e002      	b.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8003e38:	58024400 	.word	0x58024400
      break;
 8003e3c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003e3e:	7dfb      	ldrb	r3, [r7, #23]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d10a      	bne.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003e44:	4b93      	ldr	r3, [pc, #588]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e48:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003e52:	4990      	ldr	r1, [pc, #576]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003e54:	4313      	orrs	r3, r2
 8003e56:	658b      	str	r3, [r1, #88]	; 0x58
 8003e58:	e001      	b.n	8003e5e <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e5a:	7dfb      	ldrb	r3, [r7, #23]
 8003e5c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d033      	beq.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003e70:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003e74:	d01c      	beq.n	8003eb0 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8003e76:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003e7a:	d816      	bhi.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8003e7c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e80:	d003      	beq.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8003e82:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e86:	d007      	beq.n	8003e98 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8003e88:	e00f      	b.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e8a:	4b82      	ldr	r3, [pc, #520]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003e8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e8e:	4a81      	ldr	r2, [pc, #516]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003e90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e94:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8003e96:	e00c      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	3324      	adds	r3, #36	; 0x24
 8003e9c:	2101      	movs	r1, #1
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	f000 fc6a 	bl	8004778 <RCCEx_PLL3_Config>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8003ea8:	e003      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	75fb      	strb	r3, [r7, #23]
      break;
 8003eae:	e000      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8003eb0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003eb2:	7dfb      	ldrb	r3, [r7, #23]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d10a      	bne.n	8003ece <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003eb8:	4b76      	ldr	r3, [pc, #472]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ebc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ec6:	4973      	ldr	r1, [pc, #460]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	654b      	str	r3, [r1, #84]	; 0x54
 8003ecc:	e001      	b.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ece:	7dfb      	ldrb	r3, [r7, #23]
 8003ed0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d029      	beq.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d003      	beq.n	8003eee <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8003ee6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003eea:	d007      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8003eec:	e00f      	b.n	8003f0e <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003eee:	4b69      	ldr	r3, [pc, #420]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ef2:	4a68      	ldr	r2, [pc, #416]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003ef4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ef8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003efa:	e00b      	b.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	3304      	adds	r3, #4
 8003f00:	2102      	movs	r1, #2
 8003f02:	4618      	mov	r0, r3
 8003f04:	f000 fb86 	bl	8004614 <RCCEx_PLL2_Config>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8003f0c:	e002      	b.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	75fb      	strb	r3, [r7, #23]
      break;
 8003f12:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003f14:	7dfb      	ldrb	r3, [r7, #23]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d109      	bne.n	8003f2e <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8003f1a:	4b5e      	ldr	r3, [pc, #376]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f1e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f26:	495b      	ldr	r1, [pc, #364]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	64cb      	str	r3, [r1, #76]	; 0x4c
 8003f2c:	e001      	b.n	8003f32 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f2e:	7dfb      	ldrb	r3, [r7, #23]
 8003f30:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d00a      	beq.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	3324      	adds	r3, #36	; 0x24
 8003f42:	2102      	movs	r1, #2
 8003f44:	4618      	mov	r0, r3
 8003f46:	f000 fc17 	bl	8004778 <RCCEx_PLL3_Config>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d001      	beq.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8003f50:	2301      	movs	r3, #1
 8003f52:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d030      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f64:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f68:	d017      	beq.n	8003f9a <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8003f6a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f6e:	d811      	bhi.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8003f70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f74:	d013      	beq.n	8003f9e <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8003f76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003f7a:	d80b      	bhi.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d010      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8003f80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f84:	d106      	bne.n	8003f94 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f86:	4b43      	ldr	r3, [pc, #268]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8a:	4a42      	ldr	r2, [pc, #264]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003f8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f90:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8003f92:	e007      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003f94:	2301      	movs	r3, #1
 8003f96:	75fb      	strb	r3, [r7, #23]
      break;
 8003f98:	e004      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8003f9a:	bf00      	nop
 8003f9c:	e002      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8003f9e:	bf00      	nop
 8003fa0:	e000      	b.n	8003fa4 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8003fa2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003fa4:	7dfb      	ldrb	r3, [r7, #23]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d109      	bne.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003faa:	4b3a      	ldr	r3, [pc, #232]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003fac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fae:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003fb6:	4937      	ldr	r1, [pc, #220]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003fb8:	4313      	orrs	r3, r2
 8003fba:	654b      	str	r3, [r1, #84]	; 0x54
 8003fbc:	e001      	b.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fbe:	7dfb      	ldrb	r3, [r7, #23]
 8003fc0:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d008      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003fce:	4b31      	ldr	r3, [pc, #196]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003fd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fd2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fda:	492e      	ldr	r1, [pc, #184]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d009      	beq.n	8004000 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8003fec:	4b29      	ldr	r3, [pc, #164]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8003ffa:	4926      	ldr	r1, [pc, #152]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d008      	beq.n	800401e <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800400c:	4b21      	ldr	r3, [pc, #132]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800400e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004010:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004018:	491e      	ldr	r1, [pc, #120]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800401a:	4313      	orrs	r3, r2
 800401c:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00d      	beq.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800402a:	4b1a      	ldr	r3, [pc, #104]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	4a19      	ldr	r2, [pc, #100]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004030:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004034:	6113      	str	r3, [r2, #16]
 8004036:	4b17      	ldr	r3, [pc, #92]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004038:	691a      	ldr	r2, [r3, #16]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8004040:	4914      	ldr	r1, [pc, #80]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004042:	4313      	orrs	r3, r2
 8004044:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	2b00      	cmp	r3, #0
 800404c:	da08      	bge.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800404e:	4b11      	ldr	r3, [pc, #68]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8004050:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004052:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800405a:	490e      	ldr	r1, [pc, #56]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800405c:	4313      	orrs	r3, r2
 800405e:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004068:	2b00      	cmp	r3, #0
 800406a:	d009      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800406c:	4b09      	ldr	r3, [pc, #36]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800406e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004070:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800407a:	4906      	ldr	r1, [pc, #24]	; (8004094 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800407c:	4313      	orrs	r3, r2
 800407e:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 8004080:	7dbb      	ldrb	r3, [r7, #22]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d101      	bne.n	800408a <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 8004086:	2300      	movs	r3, #0
 8004088:	e000      	b.n	800408c <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 800408a:	2301      	movs	r3, #1
}
 800408c:	4618      	mov	r0, r3
 800408e:	3718      	adds	r7, #24
 8004090:	46bd      	mov	sp, r7
 8004092:	bd80      	pop	{r7, pc}
 8004094:	58024400 	.word	0x58024400

08004098 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004098:	b580      	push	{r7, lr}
 800409a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800409c:	f7ff f860 	bl	8003160 <HAL_RCC_GetHCLKFreq>
 80040a0:	4602      	mov	r2, r0
 80040a2:	4b06      	ldr	r3, [pc, #24]	; (80040bc <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80040a4:	6a1b      	ldr	r3, [r3, #32]
 80040a6:	091b      	lsrs	r3, r3, #4
 80040a8:	f003 0307 	and.w	r3, r3, #7
 80040ac:	4904      	ldr	r1, [pc, #16]	; (80040c0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80040ae:	5ccb      	ldrb	r3, [r1, r3]
 80040b0:	f003 031f 	and.w	r3, r3, #31
 80040b4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80040b8:	4618      	mov	r0, r3
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	58024400 	.word	0x58024400
 80040c0:	08005f08 	.word	0x08005f08

080040c4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b089      	sub	sp, #36	; 0x24
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80040cc:	4ba1      	ldr	r3, [pc, #644]	; (8004354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040d0:	f003 0303 	and.w	r3, r3, #3
 80040d4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 80040d6:	4b9f      	ldr	r3, [pc, #636]	; (8004354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040da:	0b1b      	lsrs	r3, r3, #12
 80040dc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040e0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80040e2:	4b9c      	ldr	r3, [pc, #624]	; (8004354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e6:	091b      	lsrs	r3, r3, #4
 80040e8:	f003 0301 	and.w	r3, r3, #1
 80040ec:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 80040ee:	4b99      	ldr	r3, [pc, #612]	; (8004354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80040f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040f2:	08db      	lsrs	r3, r3, #3
 80040f4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80040f8:	693a      	ldr	r2, [r7, #16]
 80040fa:	fb02 f303 	mul.w	r3, r2, r3
 80040fe:	ee07 3a90 	vmov	s15, r3
 8004102:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004106:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	2b00      	cmp	r3, #0
 800410e:	f000 8111 	beq.w	8004334 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	2b02      	cmp	r3, #2
 8004116:	f000 8083 	beq.w	8004220 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	2b02      	cmp	r3, #2
 800411e:	f200 80a1 	bhi.w	8004264 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d003      	beq.n	8004130 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004128:	69bb      	ldr	r3, [r7, #24]
 800412a:	2b01      	cmp	r3, #1
 800412c:	d056      	beq.n	80041dc <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800412e:	e099      	b.n	8004264 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004130:	4b88      	ldr	r3, [pc, #544]	; (8004354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0320 	and.w	r3, r3, #32
 8004138:	2b00      	cmp	r3, #0
 800413a:	d02d      	beq.n	8004198 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800413c:	4b85      	ldr	r3, [pc, #532]	; (8004354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	08db      	lsrs	r3, r3, #3
 8004142:	f003 0303 	and.w	r3, r3, #3
 8004146:	4a84      	ldr	r2, [pc, #528]	; (8004358 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004148:	fa22 f303 	lsr.w	r3, r2, r3
 800414c:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	ee07 3a90 	vmov	s15, r3
 8004154:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	ee07 3a90 	vmov	s15, r3
 800415e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004162:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004166:	4b7b      	ldr	r3, [pc, #492]	; (8004354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004168:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800416e:	ee07 3a90 	vmov	s15, r3
 8004172:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004176:	ed97 6a03 	vldr	s12, [r7, #12]
 800417a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800435c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800417e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004182:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004186:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800418a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800418e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004192:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 8004196:	e087      	b.n	80042a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	ee07 3a90 	vmov	s15, r3
 800419e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041a2:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004360 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80041a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041aa:	4b6a      	ldr	r3, [pc, #424]	; (8004354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041b2:	ee07 3a90 	vmov	s15, r3
 80041b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80041be:	eddf 5a67 	vldr	s11, [pc, #412]	; 800435c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80041c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80041ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041d6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80041da:	e065      	b.n	80042a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	ee07 3a90 	vmov	s15, r3
 80041e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041e6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8004364 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80041ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041ee:	4b59      	ldr	r3, [pc, #356]	; (8004354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80041f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041f6:	ee07 3a90 	vmov	s15, r3
 80041fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8004202:	eddf 5a56 	vldr	s11, [pc, #344]	; 800435c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004206:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800420a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800420e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004212:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800421a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800421e:	e043      	b.n	80042a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	ee07 3a90 	vmov	s15, r3
 8004226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800422a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004368 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800422e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004232:	4b48      	ldr	r3, [pc, #288]	; (8004354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800423a:	ee07 3a90 	vmov	s15, r3
 800423e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004242:	ed97 6a03 	vldr	s12, [r7, #12]
 8004246:	eddf 5a45 	vldr	s11, [pc, #276]	; 800435c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800424a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800424e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004252:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004256:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800425a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800425e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004262:	e021      	b.n	80042a8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	ee07 3a90 	vmov	s15, r3
 800426a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800426e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004364 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004276:	4b37      	ldr	r3, [pc, #220]	; (8004354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004278:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800427a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800427e:	ee07 3a90 	vmov	s15, r3
 8004282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004286:	ed97 6a03 	vldr	s12, [r7, #12]
 800428a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800435c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800428e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004296:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800429a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800429e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042a2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80042a6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 80042a8:	4b2a      	ldr	r3, [pc, #168]	; (8004354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042ac:	0a5b      	lsrs	r3, r3, #9
 80042ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80042b2:	ee07 3a90 	vmov	s15, r3
 80042b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042ba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80042be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80042c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80042c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042ce:	ee17 2a90 	vmov	r2, s15
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 80042d6:	4b1f      	ldr	r3, [pc, #124]	; (8004354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80042d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042da:	0c1b      	lsrs	r3, r3, #16
 80042dc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80042e0:	ee07 3a90 	vmov	s15, r3
 80042e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042e8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80042ec:	ee37 7a87 	vadd.f32	s14, s15, s14
 80042f0:	edd7 6a07 	vldr	s13, [r7, #28]
 80042f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042fc:	ee17 2a90 	vmov	r2, s15
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 8004304:	4b13      	ldr	r3, [pc, #76]	; (8004354 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004308:	0e1b      	lsrs	r3, r3, #24
 800430a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800430e:	ee07 3a90 	vmov	s15, r3
 8004312:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004316:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800431a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800431e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004322:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004326:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800432a:	ee17 2a90 	vmov	r2, s15
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004332:	e008      	b.n	8004346 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2200      	movs	r2, #0
 8004338:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2200      	movs	r2, #0
 800433e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	609a      	str	r2, [r3, #8]
}
 8004346:	bf00      	nop
 8004348:	3724      	adds	r7, #36	; 0x24
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	58024400 	.word	0x58024400
 8004358:	03d09000 	.word	0x03d09000
 800435c:	46000000 	.word	0x46000000
 8004360:	4c742400 	.word	0x4c742400
 8004364:	4a742400 	.word	0x4a742400
 8004368:	4af42400 	.word	0x4af42400

0800436c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800436c:	b480      	push	{r7}
 800436e:	b089      	sub	sp, #36	; 0x24
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004374:	4ba1      	ldr	r3, [pc, #644]	; (80045fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004378:	f003 0303 	and.w	r3, r3, #3
 800437c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800437e:	4b9f      	ldr	r3, [pc, #636]	; (80045fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004380:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004382:	0d1b      	lsrs	r3, r3, #20
 8004384:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004388:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800438a:	4b9c      	ldr	r3, [pc, #624]	; (80045fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800438c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800438e:	0a1b      	lsrs	r3, r3, #8
 8004390:	f003 0301 	and.w	r3, r3, #1
 8004394:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 8004396:	4b99      	ldr	r3, [pc, #612]	; (80045fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800439a:	08db      	lsrs	r3, r3, #3
 800439c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80043a0:	693a      	ldr	r2, [r7, #16]
 80043a2:	fb02 f303 	mul.w	r3, r2, r3
 80043a6:	ee07 3a90 	vmov	s15, r3
 80043aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043ae:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	f000 8111 	beq.w	80045dc <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	2b02      	cmp	r3, #2
 80043be:	f000 8083 	beq.w	80044c8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80043c2:	69bb      	ldr	r3, [r7, #24]
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	f200 80a1 	bhi.w	800450c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80043ca:	69bb      	ldr	r3, [r7, #24]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d003      	beq.n	80043d8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	2b01      	cmp	r3, #1
 80043d4:	d056      	beq.n	8004484 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80043d6:	e099      	b.n	800450c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80043d8:	4b88      	ldr	r3, [pc, #544]	; (80045fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f003 0320 	and.w	r3, r3, #32
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d02d      	beq.n	8004440 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 80043e4:	4b85      	ldr	r3, [pc, #532]	; (80045fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	08db      	lsrs	r3, r3, #3
 80043ea:	f003 0303 	and.w	r3, r3, #3
 80043ee:	4a84      	ldr	r2, [pc, #528]	; (8004600 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80043f0:	fa22 f303 	lsr.w	r3, r2, r3
 80043f4:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	ee07 3a90 	vmov	s15, r3
 80043fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	ee07 3a90 	vmov	s15, r3
 8004406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800440a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800440e:	4b7b      	ldr	r3, [pc, #492]	; (80045fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004410:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004412:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004416:	ee07 3a90 	vmov	s15, r3
 800441a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800441e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004422:	eddf 5a78 	vldr	s11, [pc, #480]	; 8004604 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004426:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800442a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800442e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004432:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004436:	ee67 7a27 	vmul.f32	s15, s14, s15
 800443a:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800443e:	e087      	b.n	8004550 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	ee07 3a90 	vmov	s15, r3
 8004446:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800444a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8004608 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800444e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004452:	4b6a      	ldr	r3, [pc, #424]	; (80045fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004456:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800445a:	ee07 3a90 	vmov	s15, r3
 800445e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004462:	ed97 6a03 	vldr	s12, [r7, #12]
 8004466:	eddf 5a67 	vldr	s11, [pc, #412]	; 8004604 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800446a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800446e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004472:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004476:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800447a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800447e:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004482:	e065      	b.n	8004550 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 8004484:	697b      	ldr	r3, [r7, #20]
 8004486:	ee07 3a90 	vmov	s15, r3
 800448a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800448e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800460c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004492:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004496:	4b59      	ldr	r3, [pc, #356]	; (80045fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800449e:	ee07 3a90 	vmov	s15, r3
 80044a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80044aa:	eddf 5a56 	vldr	s11, [pc, #344]	; 8004604 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80044ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044b6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80044ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80044be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80044c2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80044c6:	e043      	b.n	8004550 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	ee07 3a90 	vmov	s15, r3
 80044ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044d2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8004610 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80044d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80044da:	4b48      	ldr	r3, [pc, #288]	; (80045fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80044dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80044e2:	ee07 3a90 	vmov	s15, r3
 80044e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80044ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80044ee:	eddf 5a45 	vldr	s11, [pc, #276]	; 8004604 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80044f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80044f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80044fa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80044fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004502:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004506:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800450a:	e021      	b.n	8004550 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	ee07 3a90 	vmov	s15, r3
 8004512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004516:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800460c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800451a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800451e:	4b37      	ldr	r3, [pc, #220]	; (80045fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004526:	ee07 3a90 	vmov	s15, r3
 800452a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800452e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004532:	eddf 5a34 	vldr	s11, [pc, #208]	; 8004604 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004536:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800453a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800453e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004542:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800454a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800454e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 8004550:	4b2a      	ldr	r3, [pc, #168]	; (80045fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004554:	0a5b      	lsrs	r3, r3, #9
 8004556:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800455a:	ee07 3a90 	vmov	s15, r3
 800455e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004562:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004566:	ee37 7a87 	vadd.f32	s14, s15, s14
 800456a:	edd7 6a07 	vldr	s13, [r7, #28]
 800456e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004572:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004576:	ee17 2a90 	vmov	r2, s15
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800457e:	4b1f      	ldr	r3, [pc, #124]	; (80045fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004582:	0c1b      	lsrs	r3, r3, #16
 8004584:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004588:	ee07 3a90 	vmov	s15, r3
 800458c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004590:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004594:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004598:	edd7 6a07 	vldr	s13, [r7, #28]
 800459c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045a0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045a4:	ee17 2a90 	vmov	r2, s15
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 80045ac:	4b13      	ldr	r3, [pc, #76]	; (80045fc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80045ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b0:	0e1b      	lsrs	r3, r3, #24
 80045b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80045b6:	ee07 3a90 	vmov	s15, r3
 80045ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80045c2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80045c6:	edd7 6a07 	vldr	s13, [r7, #28]
 80045ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80045ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80045d2:	ee17 2a90 	vmov	r2, s15
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80045da:	e008      	b.n	80045ee <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2200      	movs	r2, #0
 80045e6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	609a      	str	r2, [r3, #8]
}
 80045ee:	bf00      	nop
 80045f0:	3724      	adds	r7, #36	; 0x24
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop
 80045fc:	58024400 	.word	0x58024400
 8004600:	03d09000 	.word	0x03d09000
 8004604:	46000000 	.word	0x46000000
 8004608:	4c742400 	.word	0x4c742400
 800460c:	4a742400 	.word	0x4a742400
 8004610:	4af42400 	.word	0x4af42400

08004614 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004614:	b580      	push	{r7, lr}
 8004616:	b084      	sub	sp, #16
 8004618:	af00      	add	r7, sp, #0
 800461a:	6078      	str	r0, [r7, #4]
 800461c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800461e:	2300      	movs	r3, #0
 8004620:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004622:	4b53      	ldr	r3, [pc, #332]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 8004624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004626:	f003 0303 	and.w	r3, r3, #3
 800462a:	2b03      	cmp	r3, #3
 800462c:	d101      	bne.n	8004632 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e099      	b.n	8004766 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004632:	4b4f      	ldr	r3, [pc, #316]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a4e      	ldr	r2, [pc, #312]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 8004638:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800463c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800463e:	f7fc fd5b 	bl	80010f8 <HAL_GetTick>
 8004642:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004644:	e008      	b.n	8004658 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004646:	f7fc fd57 	bl	80010f8 <HAL_GetTick>
 800464a:	4602      	mov	r2, r0
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	2b02      	cmp	r3, #2
 8004652:	d901      	bls.n	8004658 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004654:	2303      	movs	r3, #3
 8004656:	e086      	b.n	8004766 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004658:	4b45      	ldr	r3, [pc, #276]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d1f0      	bne.n	8004646 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004664:	4b42      	ldr	r3, [pc, #264]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 8004666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004668:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	031b      	lsls	r3, r3, #12
 8004672:	493f      	ldr	r1, [pc, #252]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 8004674:	4313      	orrs	r3, r2
 8004676:	628b      	str	r3, [r1, #40]	; 0x28
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	3b01      	subs	r3, #1
 800467e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	3b01      	subs	r3, #1
 8004688:	025b      	lsls	r3, r3, #9
 800468a:	b29b      	uxth	r3, r3
 800468c:	431a      	orrs	r2, r3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	68db      	ldr	r3, [r3, #12]
 8004692:	3b01      	subs	r3, #1
 8004694:	041b      	lsls	r3, r3, #16
 8004696:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800469a:	431a      	orrs	r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	691b      	ldr	r3, [r3, #16]
 80046a0:	3b01      	subs	r3, #1
 80046a2:	061b      	lsls	r3, r3, #24
 80046a4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80046a8:	4931      	ldr	r1, [pc, #196]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 80046aa:	4313      	orrs	r3, r2
 80046ac:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80046ae:	4b30      	ldr	r3, [pc, #192]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 80046b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	695b      	ldr	r3, [r3, #20]
 80046ba:	492d      	ldr	r1, [pc, #180]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 80046bc:	4313      	orrs	r3, r2
 80046be:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 80046c0:	4b2b      	ldr	r3, [pc, #172]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 80046c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c4:	f023 0220 	bic.w	r2, r3, #32
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	699b      	ldr	r3, [r3, #24]
 80046cc:	4928      	ldr	r1, [pc, #160]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 80046ce:	4313      	orrs	r3, r2
 80046d0:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80046d2:	4b27      	ldr	r3, [pc, #156]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 80046d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046d6:	4a26      	ldr	r2, [pc, #152]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 80046d8:	f023 0310 	bic.w	r3, r3, #16
 80046dc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80046de:	4b24      	ldr	r3, [pc, #144]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 80046e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046e2:	4b24      	ldr	r3, [pc, #144]	; (8004774 <RCCEx_PLL2_Config+0x160>)
 80046e4:	4013      	ands	r3, r2
 80046e6:	687a      	ldr	r2, [r7, #4]
 80046e8:	69d2      	ldr	r2, [r2, #28]
 80046ea:	00d2      	lsls	r2, r2, #3
 80046ec:	4920      	ldr	r1, [pc, #128]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 80046ee:	4313      	orrs	r3, r2
 80046f0:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80046f2:	4b1f      	ldr	r3, [pc, #124]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 80046f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046f6:	4a1e      	ldr	r2, [pc, #120]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 80046f8:	f043 0310 	orr.w	r3, r3, #16
 80046fc:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d106      	bne.n	8004712 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004704:	4b1a      	ldr	r3, [pc, #104]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 8004706:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004708:	4a19      	ldr	r2, [pc, #100]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 800470a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800470e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004710:	e00f      	b.n	8004732 <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	2b01      	cmp	r3, #1
 8004716:	d106      	bne.n	8004726 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004718:	4b15      	ldr	r3, [pc, #84]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 800471a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800471c:	4a14      	ldr	r2, [pc, #80]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 800471e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004722:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004724:	e005      	b.n	8004732 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004726:	4b12      	ldr	r3, [pc, #72]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 8004728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800472a:	4a11      	ldr	r2, [pc, #68]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 800472c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004730:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004732:	4b0f      	ldr	r3, [pc, #60]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	4a0e      	ldr	r2, [pc, #56]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 8004738:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800473c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800473e:	f7fc fcdb 	bl	80010f8 <HAL_GetTick>
 8004742:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004744:	e008      	b.n	8004758 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004746:	f7fc fcd7 	bl	80010f8 <HAL_GetTick>
 800474a:	4602      	mov	r2, r0
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	1ad3      	subs	r3, r2, r3
 8004750:	2b02      	cmp	r3, #2
 8004752:	d901      	bls.n	8004758 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004754:	2303      	movs	r3, #3
 8004756:	e006      	b.n	8004766 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004758:	4b05      	ldr	r3, [pc, #20]	; (8004770 <RCCEx_PLL2_Config+0x15c>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004760:	2b00      	cmp	r3, #0
 8004762:	d0f0      	beq.n	8004746 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004764:	7bfb      	ldrb	r3, [r7, #15]
}
 8004766:	4618      	mov	r0, r3
 8004768:	3710      	adds	r7, #16
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}
 800476e:	bf00      	nop
 8004770:	58024400 	.word	0x58024400
 8004774:	ffff0007 	.word	0xffff0007

08004778 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004782:	2300      	movs	r3, #0
 8004784:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004786:	4b53      	ldr	r3, [pc, #332]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 8004788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800478a:	f003 0303 	and.w	r3, r3, #3
 800478e:	2b03      	cmp	r3, #3
 8004790:	d101      	bne.n	8004796 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e099      	b.n	80048ca <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004796:	4b4f      	ldr	r3, [pc, #316]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a4e      	ldr	r2, [pc, #312]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 800479c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047a2:	f7fc fca9 	bl	80010f8 <HAL_GetTick>
 80047a6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80047a8:	e008      	b.n	80047bc <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80047aa:	f7fc fca5 	bl	80010f8 <HAL_GetTick>
 80047ae:	4602      	mov	r2, r0
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	2b02      	cmp	r3, #2
 80047b6:	d901      	bls.n	80047bc <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	e086      	b.n	80048ca <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80047bc:	4b45      	ldr	r3, [pc, #276]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1f0      	bne.n	80047aa <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80047c8:	4b42      	ldr	r3, [pc, #264]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 80047ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047cc:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	051b      	lsls	r3, r3, #20
 80047d6:	493f      	ldr	r1, [pc, #252]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	628b      	str	r3, [r1, #40]	; 0x28
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	3b01      	subs	r3, #1
 80047e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	3b01      	subs	r3, #1
 80047ec:	025b      	lsls	r3, r3, #9
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	431a      	orrs	r2, r3
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	3b01      	subs	r3, #1
 80047f8:	041b      	lsls	r3, r3, #16
 80047fa:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80047fe:	431a      	orrs	r2, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	691b      	ldr	r3, [r3, #16]
 8004804:	3b01      	subs	r3, #1
 8004806:	061b      	lsls	r3, r3, #24
 8004808:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800480c:	4931      	ldr	r1, [pc, #196]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 800480e:	4313      	orrs	r3, r2
 8004810:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004812:	4b30      	ldr	r3, [pc, #192]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 8004814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004816:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	695b      	ldr	r3, [r3, #20]
 800481e:	492d      	ldr	r1, [pc, #180]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 8004820:	4313      	orrs	r3, r2
 8004822:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004824:	4b2b      	ldr	r3, [pc, #172]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 8004826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004828:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	699b      	ldr	r3, [r3, #24]
 8004830:	4928      	ldr	r1, [pc, #160]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 8004832:	4313      	orrs	r3, r2
 8004834:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004836:	4b27      	ldr	r3, [pc, #156]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 8004838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800483a:	4a26      	ldr	r2, [pc, #152]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 800483c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004840:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004842:	4b24      	ldr	r3, [pc, #144]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 8004844:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004846:	4b24      	ldr	r3, [pc, #144]	; (80048d8 <RCCEx_PLL3_Config+0x160>)
 8004848:	4013      	ands	r3, r2
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	69d2      	ldr	r2, [r2, #28]
 800484e:	00d2      	lsls	r2, r2, #3
 8004850:	4920      	ldr	r1, [pc, #128]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 8004852:	4313      	orrs	r3, r2
 8004854:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004856:	4b1f      	ldr	r3, [pc, #124]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 8004858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800485a:	4a1e      	ldr	r2, [pc, #120]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 800485c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004860:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d106      	bne.n	8004876 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004868:	4b1a      	ldr	r3, [pc, #104]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 800486a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800486c:	4a19      	ldr	r2, [pc, #100]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 800486e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004872:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004874:	e00f      	b.n	8004896 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	2b01      	cmp	r3, #1
 800487a:	d106      	bne.n	800488a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800487c:	4b15      	ldr	r3, [pc, #84]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 800487e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004880:	4a14      	ldr	r2, [pc, #80]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 8004882:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004886:	62d3      	str	r3, [r2, #44]	; 0x2c
 8004888:	e005      	b.n	8004896 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800488a:	4b12      	ldr	r3, [pc, #72]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 800488c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800488e:	4a11      	ldr	r2, [pc, #68]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 8004890:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004894:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004896:	4b0f      	ldr	r3, [pc, #60]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a0e      	ldr	r2, [pc, #56]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 800489c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80048a2:	f7fc fc29 	bl	80010f8 <HAL_GetTick>
 80048a6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80048a8:	e008      	b.n	80048bc <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 80048aa:	f7fc fc25 	bl	80010f8 <HAL_GetTick>
 80048ae:	4602      	mov	r2, r0
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	1ad3      	subs	r3, r2, r3
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d901      	bls.n	80048bc <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e006      	b.n	80048ca <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80048bc:	4b05      	ldr	r3, [pc, #20]	; (80048d4 <RCCEx_PLL3_Config+0x15c>)
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d0f0      	beq.n	80048aa <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80048c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ca:	4618      	mov	r0, r3
 80048cc:	3710      	adds	r7, #16
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	58024400 	.word	0x58024400
 80048d8:	ffff0007 	.word	0xffff0007

080048dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b082      	sub	sp, #8
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d101      	bne.n	80048ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e042      	b.n	8004974 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d106      	bne.n	8004906 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f7fc fa31 	bl	8000d68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2224      	movs	r2, #36	; 0x24
 800490a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	681a      	ldr	r2, [r3, #0]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f022 0201 	bic.w	r2, r2, #1
 800491c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f000 f82c 	bl	800497c <UART_SetConfig>
 8004924:	4603      	mov	r3, r0
 8004926:	2b01      	cmp	r3, #1
 8004928:	d101      	bne.n	800492e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800492a:	2301      	movs	r3, #1
 800492c:	e022      	b.n	8004974 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004932:	2b00      	cmp	r3, #0
 8004934:	d002      	beq.n	800493c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004936:	6878      	ldr	r0, [r7, #4]
 8004938:	f000 fd80 	bl	800543c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	685a      	ldr	r2, [r3, #4]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800494a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	689a      	ldr	r2, [r3, #8]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800495a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f042 0201 	orr.w	r2, r2, #1
 800496a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 fe07 	bl	8005580 <UART_CheckIdleState>
 8004972:	4603      	mov	r3, r0
}
 8004974:	4618      	mov	r0, r3
 8004976:	3708      	adds	r7, #8
 8004978:	46bd      	mov	sp, r7
 800497a:	bd80      	pop	{r7, pc}

0800497c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800497c:	b5b0      	push	{r4, r5, r7, lr}
 800497e:	b08e      	sub	sp, #56	; 0x38
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004984:	2300      	movs	r3, #0
 8004986:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	689a      	ldr	r2, [r3, #8]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	691b      	ldr	r3, [r3, #16]
 8004992:	431a      	orrs	r2, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	695b      	ldr	r3, [r3, #20]
 8004998:	431a      	orrs	r2, r3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	69db      	ldr	r3, [r3, #28]
 800499e:	4313      	orrs	r3, r2
 80049a0:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	4bbf      	ldr	r3, [pc, #764]	; (8004ca8 <UART_SetConfig+0x32c>)
 80049aa:	4013      	ands	r3, r2
 80049ac:	687a      	ldr	r2, [r7, #4]
 80049ae:	6812      	ldr	r2, [r2, #0]
 80049b0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80049b2:	430b      	orrs	r3, r1
 80049b4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	68da      	ldr	r2, [r3, #12]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	430a      	orrs	r2, r1
 80049ca:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	699b      	ldr	r3, [r3, #24]
 80049d0:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4ab5      	ldr	r2, [pc, #724]	; (8004cac <UART_SetConfig+0x330>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d004      	beq.n	80049e6 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	6a1b      	ldr	r3, [r3, #32]
 80049e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80049e2:	4313      	orrs	r3, r2
 80049e4:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	689a      	ldr	r2, [r3, #8]
 80049ec:	4bb0      	ldr	r3, [pc, #704]	; (8004cb0 <UART_SetConfig+0x334>)
 80049ee:	4013      	ands	r3, r2
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	6812      	ldr	r2, [r2, #0]
 80049f4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80049f6:	430b      	orrs	r3, r1
 80049f8:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a00:	f023 010f 	bic.w	r1, r3, #15
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	430a      	orrs	r2, r1
 8004a0e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4aa7      	ldr	r2, [pc, #668]	; (8004cb4 <UART_SetConfig+0x338>)
 8004a16:	4293      	cmp	r3, r2
 8004a18:	d176      	bne.n	8004b08 <UART_SetConfig+0x18c>
 8004a1a:	4ba7      	ldr	r3, [pc, #668]	; (8004cb8 <UART_SetConfig+0x33c>)
 8004a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a1e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a22:	2b28      	cmp	r3, #40	; 0x28
 8004a24:	d86c      	bhi.n	8004b00 <UART_SetConfig+0x184>
 8004a26:	a201      	add	r2, pc, #4	; (adr r2, 8004a2c <UART_SetConfig+0xb0>)
 8004a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a2c:	08004ad1 	.word	0x08004ad1
 8004a30:	08004b01 	.word	0x08004b01
 8004a34:	08004b01 	.word	0x08004b01
 8004a38:	08004b01 	.word	0x08004b01
 8004a3c:	08004b01 	.word	0x08004b01
 8004a40:	08004b01 	.word	0x08004b01
 8004a44:	08004b01 	.word	0x08004b01
 8004a48:	08004b01 	.word	0x08004b01
 8004a4c:	08004ad9 	.word	0x08004ad9
 8004a50:	08004b01 	.word	0x08004b01
 8004a54:	08004b01 	.word	0x08004b01
 8004a58:	08004b01 	.word	0x08004b01
 8004a5c:	08004b01 	.word	0x08004b01
 8004a60:	08004b01 	.word	0x08004b01
 8004a64:	08004b01 	.word	0x08004b01
 8004a68:	08004b01 	.word	0x08004b01
 8004a6c:	08004ae1 	.word	0x08004ae1
 8004a70:	08004b01 	.word	0x08004b01
 8004a74:	08004b01 	.word	0x08004b01
 8004a78:	08004b01 	.word	0x08004b01
 8004a7c:	08004b01 	.word	0x08004b01
 8004a80:	08004b01 	.word	0x08004b01
 8004a84:	08004b01 	.word	0x08004b01
 8004a88:	08004b01 	.word	0x08004b01
 8004a8c:	08004ae9 	.word	0x08004ae9
 8004a90:	08004b01 	.word	0x08004b01
 8004a94:	08004b01 	.word	0x08004b01
 8004a98:	08004b01 	.word	0x08004b01
 8004a9c:	08004b01 	.word	0x08004b01
 8004aa0:	08004b01 	.word	0x08004b01
 8004aa4:	08004b01 	.word	0x08004b01
 8004aa8:	08004b01 	.word	0x08004b01
 8004aac:	08004af1 	.word	0x08004af1
 8004ab0:	08004b01 	.word	0x08004b01
 8004ab4:	08004b01 	.word	0x08004b01
 8004ab8:	08004b01 	.word	0x08004b01
 8004abc:	08004b01 	.word	0x08004b01
 8004ac0:	08004b01 	.word	0x08004b01
 8004ac4:	08004b01 	.word	0x08004b01
 8004ac8:	08004b01 	.word	0x08004b01
 8004acc:	08004af9 	.word	0x08004af9
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004ad6:	e222      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004ad8:	2304      	movs	r3, #4
 8004ada:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004ade:	e21e      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004ae0:	2308      	movs	r3, #8
 8004ae2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004ae6:	e21a      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004ae8:	2310      	movs	r3, #16
 8004aea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004aee:	e216      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004af0:	2320      	movs	r3, #32
 8004af2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004af6:	e212      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004af8:	2340      	movs	r3, #64	; 0x40
 8004afa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004afe:	e20e      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004b00:	2380      	movs	r3, #128	; 0x80
 8004b02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b06:	e20a      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a6b      	ldr	r2, [pc, #428]	; (8004cbc <UART_SetConfig+0x340>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d130      	bne.n	8004b74 <UART_SetConfig+0x1f8>
 8004b12:	4b69      	ldr	r3, [pc, #420]	; (8004cb8 <UART_SetConfig+0x33c>)
 8004b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b16:	f003 0307 	and.w	r3, r3, #7
 8004b1a:	2b05      	cmp	r3, #5
 8004b1c:	d826      	bhi.n	8004b6c <UART_SetConfig+0x1f0>
 8004b1e:	a201      	add	r2, pc, #4	; (adr r2, 8004b24 <UART_SetConfig+0x1a8>)
 8004b20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b24:	08004b3d 	.word	0x08004b3d
 8004b28:	08004b45 	.word	0x08004b45
 8004b2c:	08004b4d 	.word	0x08004b4d
 8004b30:	08004b55 	.word	0x08004b55
 8004b34:	08004b5d 	.word	0x08004b5d
 8004b38:	08004b65 	.word	0x08004b65
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b42:	e1ec      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004b44:	2304      	movs	r3, #4
 8004b46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b4a:	e1e8      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004b4c:	2308      	movs	r3, #8
 8004b4e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b52:	e1e4      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004b54:	2310      	movs	r3, #16
 8004b56:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b5a:	e1e0      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004b5c:	2320      	movs	r3, #32
 8004b5e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b62:	e1dc      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004b64:	2340      	movs	r3, #64	; 0x40
 8004b66:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b6a:	e1d8      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004b6c:	2380      	movs	r3, #128	; 0x80
 8004b6e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004b72:	e1d4      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a51      	ldr	r2, [pc, #324]	; (8004cc0 <UART_SetConfig+0x344>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d130      	bne.n	8004be0 <UART_SetConfig+0x264>
 8004b7e:	4b4e      	ldr	r3, [pc, #312]	; (8004cb8 <UART_SetConfig+0x33c>)
 8004b80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b82:	f003 0307 	and.w	r3, r3, #7
 8004b86:	2b05      	cmp	r3, #5
 8004b88:	d826      	bhi.n	8004bd8 <UART_SetConfig+0x25c>
 8004b8a:	a201      	add	r2, pc, #4	; (adr r2, 8004b90 <UART_SetConfig+0x214>)
 8004b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b90:	08004ba9 	.word	0x08004ba9
 8004b94:	08004bb1 	.word	0x08004bb1
 8004b98:	08004bb9 	.word	0x08004bb9
 8004b9c:	08004bc1 	.word	0x08004bc1
 8004ba0:	08004bc9 	.word	0x08004bc9
 8004ba4:	08004bd1 	.word	0x08004bd1
 8004ba8:	2300      	movs	r3, #0
 8004baa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bae:	e1b6      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004bb0:	2304      	movs	r3, #4
 8004bb2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bb6:	e1b2      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004bb8:	2308      	movs	r3, #8
 8004bba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bbe:	e1ae      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004bc0:	2310      	movs	r3, #16
 8004bc2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bc6:	e1aa      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004bc8:	2320      	movs	r3, #32
 8004bca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bce:	e1a6      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004bd0:	2340      	movs	r3, #64	; 0x40
 8004bd2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bd6:	e1a2      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004bd8:	2380      	movs	r3, #128	; 0x80
 8004bda:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004bde:	e19e      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a37      	ldr	r2, [pc, #220]	; (8004cc4 <UART_SetConfig+0x348>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d130      	bne.n	8004c4c <UART_SetConfig+0x2d0>
 8004bea:	4b33      	ldr	r3, [pc, #204]	; (8004cb8 <UART_SetConfig+0x33c>)
 8004bec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bee:	f003 0307 	and.w	r3, r3, #7
 8004bf2:	2b05      	cmp	r3, #5
 8004bf4:	d826      	bhi.n	8004c44 <UART_SetConfig+0x2c8>
 8004bf6:	a201      	add	r2, pc, #4	; (adr r2, 8004bfc <UART_SetConfig+0x280>)
 8004bf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bfc:	08004c15 	.word	0x08004c15
 8004c00:	08004c1d 	.word	0x08004c1d
 8004c04:	08004c25 	.word	0x08004c25
 8004c08:	08004c2d 	.word	0x08004c2d
 8004c0c:	08004c35 	.word	0x08004c35
 8004c10:	08004c3d 	.word	0x08004c3d
 8004c14:	2300      	movs	r3, #0
 8004c16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c1a:	e180      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004c1c:	2304      	movs	r3, #4
 8004c1e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c22:	e17c      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004c24:	2308      	movs	r3, #8
 8004c26:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c2a:	e178      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004c2c:	2310      	movs	r3, #16
 8004c2e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c32:	e174      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004c34:	2320      	movs	r3, #32
 8004c36:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c3a:	e170      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004c3c:	2340      	movs	r3, #64	; 0x40
 8004c3e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c42:	e16c      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004c44:	2380      	movs	r3, #128	; 0x80
 8004c46:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c4a:	e168      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a1d      	ldr	r2, [pc, #116]	; (8004cc8 <UART_SetConfig+0x34c>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d142      	bne.n	8004cdc <UART_SetConfig+0x360>
 8004c56:	4b18      	ldr	r3, [pc, #96]	; (8004cb8 <UART_SetConfig+0x33c>)
 8004c58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c5a:	f003 0307 	and.w	r3, r3, #7
 8004c5e:	2b05      	cmp	r3, #5
 8004c60:	d838      	bhi.n	8004cd4 <UART_SetConfig+0x358>
 8004c62:	a201      	add	r2, pc, #4	; (adr r2, 8004c68 <UART_SetConfig+0x2ec>)
 8004c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c68:	08004c81 	.word	0x08004c81
 8004c6c:	08004c89 	.word	0x08004c89
 8004c70:	08004c91 	.word	0x08004c91
 8004c74:	08004c99 	.word	0x08004c99
 8004c78:	08004ca1 	.word	0x08004ca1
 8004c7c:	08004ccd 	.word	0x08004ccd
 8004c80:	2300      	movs	r3, #0
 8004c82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c86:	e14a      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004c88:	2304      	movs	r3, #4
 8004c8a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c8e:	e146      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004c90:	2308      	movs	r3, #8
 8004c92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c96:	e142      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004c98:	2310      	movs	r3, #16
 8004c9a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004c9e:	e13e      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004ca0:	2320      	movs	r3, #32
 8004ca2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004ca6:	e13a      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004ca8:	cfff69f3 	.word	0xcfff69f3
 8004cac:	58000c00 	.word	0x58000c00
 8004cb0:	11fff4ff 	.word	0x11fff4ff
 8004cb4:	40011000 	.word	0x40011000
 8004cb8:	58024400 	.word	0x58024400
 8004cbc:	40004400 	.word	0x40004400
 8004cc0:	40004800 	.word	0x40004800
 8004cc4:	40004c00 	.word	0x40004c00
 8004cc8:	40005000 	.word	0x40005000
 8004ccc:	2340      	movs	r3, #64	; 0x40
 8004cce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004cd2:	e124      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004cd4:	2380      	movs	r3, #128	; 0x80
 8004cd6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004cda:	e120      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4acc      	ldr	r2, [pc, #816]	; (8005014 <UART_SetConfig+0x698>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d176      	bne.n	8004dd4 <UART_SetConfig+0x458>
 8004ce6:	4bcc      	ldr	r3, [pc, #816]	; (8005018 <UART_SetConfig+0x69c>)
 8004ce8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cea:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004cee:	2b28      	cmp	r3, #40	; 0x28
 8004cf0:	d86c      	bhi.n	8004dcc <UART_SetConfig+0x450>
 8004cf2:	a201      	add	r2, pc, #4	; (adr r2, 8004cf8 <UART_SetConfig+0x37c>)
 8004cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cf8:	08004d9d 	.word	0x08004d9d
 8004cfc:	08004dcd 	.word	0x08004dcd
 8004d00:	08004dcd 	.word	0x08004dcd
 8004d04:	08004dcd 	.word	0x08004dcd
 8004d08:	08004dcd 	.word	0x08004dcd
 8004d0c:	08004dcd 	.word	0x08004dcd
 8004d10:	08004dcd 	.word	0x08004dcd
 8004d14:	08004dcd 	.word	0x08004dcd
 8004d18:	08004da5 	.word	0x08004da5
 8004d1c:	08004dcd 	.word	0x08004dcd
 8004d20:	08004dcd 	.word	0x08004dcd
 8004d24:	08004dcd 	.word	0x08004dcd
 8004d28:	08004dcd 	.word	0x08004dcd
 8004d2c:	08004dcd 	.word	0x08004dcd
 8004d30:	08004dcd 	.word	0x08004dcd
 8004d34:	08004dcd 	.word	0x08004dcd
 8004d38:	08004dad 	.word	0x08004dad
 8004d3c:	08004dcd 	.word	0x08004dcd
 8004d40:	08004dcd 	.word	0x08004dcd
 8004d44:	08004dcd 	.word	0x08004dcd
 8004d48:	08004dcd 	.word	0x08004dcd
 8004d4c:	08004dcd 	.word	0x08004dcd
 8004d50:	08004dcd 	.word	0x08004dcd
 8004d54:	08004dcd 	.word	0x08004dcd
 8004d58:	08004db5 	.word	0x08004db5
 8004d5c:	08004dcd 	.word	0x08004dcd
 8004d60:	08004dcd 	.word	0x08004dcd
 8004d64:	08004dcd 	.word	0x08004dcd
 8004d68:	08004dcd 	.word	0x08004dcd
 8004d6c:	08004dcd 	.word	0x08004dcd
 8004d70:	08004dcd 	.word	0x08004dcd
 8004d74:	08004dcd 	.word	0x08004dcd
 8004d78:	08004dbd 	.word	0x08004dbd
 8004d7c:	08004dcd 	.word	0x08004dcd
 8004d80:	08004dcd 	.word	0x08004dcd
 8004d84:	08004dcd 	.word	0x08004dcd
 8004d88:	08004dcd 	.word	0x08004dcd
 8004d8c:	08004dcd 	.word	0x08004dcd
 8004d90:	08004dcd 	.word	0x08004dcd
 8004d94:	08004dcd 	.word	0x08004dcd
 8004d98:	08004dc5 	.word	0x08004dc5
 8004d9c:	2301      	movs	r3, #1
 8004d9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004da2:	e0bc      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004da4:	2304      	movs	r3, #4
 8004da6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004daa:	e0b8      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004dac:	2308      	movs	r3, #8
 8004dae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004db2:	e0b4      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004db4:	2310      	movs	r3, #16
 8004db6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004dba:	e0b0      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004dbc:	2320      	movs	r3, #32
 8004dbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004dc2:	e0ac      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004dc4:	2340      	movs	r3, #64	; 0x40
 8004dc6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004dca:	e0a8      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004dcc:	2380      	movs	r3, #128	; 0x80
 8004dce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004dd2:	e0a4      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a90      	ldr	r2, [pc, #576]	; (800501c <UART_SetConfig+0x6a0>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d130      	bne.n	8004e40 <UART_SetConfig+0x4c4>
 8004dde:	4b8e      	ldr	r3, [pc, #568]	; (8005018 <UART_SetConfig+0x69c>)
 8004de0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004de2:	f003 0307 	and.w	r3, r3, #7
 8004de6:	2b05      	cmp	r3, #5
 8004de8:	d826      	bhi.n	8004e38 <UART_SetConfig+0x4bc>
 8004dea:	a201      	add	r2, pc, #4	; (adr r2, 8004df0 <UART_SetConfig+0x474>)
 8004dec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004df0:	08004e09 	.word	0x08004e09
 8004df4:	08004e11 	.word	0x08004e11
 8004df8:	08004e19 	.word	0x08004e19
 8004dfc:	08004e21 	.word	0x08004e21
 8004e00:	08004e29 	.word	0x08004e29
 8004e04:	08004e31 	.word	0x08004e31
 8004e08:	2300      	movs	r3, #0
 8004e0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e0e:	e086      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004e10:	2304      	movs	r3, #4
 8004e12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e16:	e082      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004e18:	2308      	movs	r3, #8
 8004e1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e1e:	e07e      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004e20:	2310      	movs	r3, #16
 8004e22:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e26:	e07a      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004e28:	2320      	movs	r3, #32
 8004e2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e2e:	e076      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004e30:	2340      	movs	r3, #64	; 0x40
 8004e32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e36:	e072      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004e38:	2380      	movs	r3, #128	; 0x80
 8004e3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e3e:	e06e      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	4a76      	ldr	r2, [pc, #472]	; (8005020 <UART_SetConfig+0x6a4>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d130      	bne.n	8004eac <UART_SetConfig+0x530>
 8004e4a:	4b73      	ldr	r3, [pc, #460]	; (8005018 <UART_SetConfig+0x69c>)
 8004e4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e4e:	f003 0307 	and.w	r3, r3, #7
 8004e52:	2b05      	cmp	r3, #5
 8004e54:	d826      	bhi.n	8004ea4 <UART_SetConfig+0x528>
 8004e56:	a201      	add	r2, pc, #4	; (adr r2, 8004e5c <UART_SetConfig+0x4e0>)
 8004e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e5c:	08004e75 	.word	0x08004e75
 8004e60:	08004e7d 	.word	0x08004e7d
 8004e64:	08004e85 	.word	0x08004e85
 8004e68:	08004e8d 	.word	0x08004e8d
 8004e6c:	08004e95 	.word	0x08004e95
 8004e70:	08004e9d 	.word	0x08004e9d
 8004e74:	2300      	movs	r3, #0
 8004e76:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e7a:	e050      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004e7c:	2304      	movs	r3, #4
 8004e7e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e82:	e04c      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004e84:	2308      	movs	r3, #8
 8004e86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e8a:	e048      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004e8c:	2310      	movs	r3, #16
 8004e8e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e92:	e044      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004e94:	2320      	movs	r3, #32
 8004e96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004e9a:	e040      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004e9c:	2340      	movs	r3, #64	; 0x40
 8004e9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004ea2:	e03c      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004ea4:	2380      	movs	r3, #128	; 0x80
 8004ea6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004eaa:	e038      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a5c      	ldr	r2, [pc, #368]	; (8005024 <UART_SetConfig+0x6a8>)
 8004eb2:	4293      	cmp	r3, r2
 8004eb4:	d130      	bne.n	8004f18 <UART_SetConfig+0x59c>
 8004eb6:	4b58      	ldr	r3, [pc, #352]	; (8005018 <UART_SetConfig+0x69c>)
 8004eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004eba:	f003 0307 	and.w	r3, r3, #7
 8004ebe:	2b05      	cmp	r3, #5
 8004ec0:	d826      	bhi.n	8004f10 <UART_SetConfig+0x594>
 8004ec2:	a201      	add	r2, pc, #4	; (adr r2, 8004ec8 <UART_SetConfig+0x54c>)
 8004ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ec8:	08004ee1 	.word	0x08004ee1
 8004ecc:	08004ee9 	.word	0x08004ee9
 8004ed0:	08004ef1 	.word	0x08004ef1
 8004ed4:	08004ef9 	.word	0x08004ef9
 8004ed8:	08004f01 	.word	0x08004f01
 8004edc:	08004f09 	.word	0x08004f09
 8004ee0:	2302      	movs	r3, #2
 8004ee2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004ee6:	e01a      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004ee8:	2304      	movs	r3, #4
 8004eea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004eee:	e016      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004ef0:	2308      	movs	r3, #8
 8004ef2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004ef6:	e012      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004ef8:	2310      	movs	r3, #16
 8004efa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004efe:	e00e      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004f00:	2320      	movs	r3, #32
 8004f02:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004f06:	e00a      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004f08:	2340      	movs	r3, #64	; 0x40
 8004f0a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004f0e:	e006      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004f10:	2380      	movs	r3, #128	; 0x80
 8004f12:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8004f16:	e002      	b.n	8004f1e <UART_SetConfig+0x5a2>
 8004f18:	2380      	movs	r3, #128	; 0x80
 8004f1a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	4a40      	ldr	r2, [pc, #256]	; (8005024 <UART_SetConfig+0x6a8>)
 8004f24:	4293      	cmp	r3, r2
 8004f26:	f040 80ef 	bne.w	8005108 <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004f2a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004f2e:	2b20      	cmp	r3, #32
 8004f30:	dc46      	bgt.n	8004fc0 <UART_SetConfig+0x644>
 8004f32:	2b02      	cmp	r3, #2
 8004f34:	f2c0 8081 	blt.w	800503a <UART_SetConfig+0x6be>
 8004f38:	3b02      	subs	r3, #2
 8004f3a:	2b1e      	cmp	r3, #30
 8004f3c:	d87d      	bhi.n	800503a <UART_SetConfig+0x6be>
 8004f3e:	a201      	add	r2, pc, #4	; (adr r2, 8004f44 <UART_SetConfig+0x5c8>)
 8004f40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f44:	08004fc7 	.word	0x08004fc7
 8004f48:	0800503b 	.word	0x0800503b
 8004f4c:	08004fcf 	.word	0x08004fcf
 8004f50:	0800503b 	.word	0x0800503b
 8004f54:	0800503b 	.word	0x0800503b
 8004f58:	0800503b 	.word	0x0800503b
 8004f5c:	08004fdf 	.word	0x08004fdf
 8004f60:	0800503b 	.word	0x0800503b
 8004f64:	0800503b 	.word	0x0800503b
 8004f68:	0800503b 	.word	0x0800503b
 8004f6c:	0800503b 	.word	0x0800503b
 8004f70:	0800503b 	.word	0x0800503b
 8004f74:	0800503b 	.word	0x0800503b
 8004f78:	0800503b 	.word	0x0800503b
 8004f7c:	08004fef 	.word	0x08004fef
 8004f80:	0800503b 	.word	0x0800503b
 8004f84:	0800503b 	.word	0x0800503b
 8004f88:	0800503b 	.word	0x0800503b
 8004f8c:	0800503b 	.word	0x0800503b
 8004f90:	0800503b 	.word	0x0800503b
 8004f94:	0800503b 	.word	0x0800503b
 8004f98:	0800503b 	.word	0x0800503b
 8004f9c:	0800503b 	.word	0x0800503b
 8004fa0:	0800503b 	.word	0x0800503b
 8004fa4:	0800503b 	.word	0x0800503b
 8004fa8:	0800503b 	.word	0x0800503b
 8004fac:	0800503b 	.word	0x0800503b
 8004fb0:	0800503b 	.word	0x0800503b
 8004fb4:	0800503b 	.word	0x0800503b
 8004fb8:	0800503b 	.word	0x0800503b
 8004fbc:	0800502d 	.word	0x0800502d
 8004fc0:	2b40      	cmp	r3, #64	; 0x40
 8004fc2:	d036      	beq.n	8005032 <UART_SetConfig+0x6b6>
 8004fc4:	e039      	b.n	800503a <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8004fc6:	f7ff f867 	bl	8004098 <HAL_RCCEx_GetD3PCLK1Freq>
 8004fca:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8004fcc:	e03b      	b.n	8005046 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004fce:	f107 0314 	add.w	r3, r7, #20
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	f7ff f876 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8004fd8:	69bb      	ldr	r3, [r7, #24]
 8004fda:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004fdc:	e033      	b.n	8005046 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004fde:	f107 0308 	add.w	r3, r7, #8
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f7ff f9c2 	bl	800436c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004fec:	e02b      	b.n	8005046 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004fee:	4b0a      	ldr	r3, [pc, #40]	; (8005018 <UART_SetConfig+0x69c>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f003 0320 	and.w	r3, r3, #32
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d009      	beq.n	800500e <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8004ffa:	4b07      	ldr	r3, [pc, #28]	; (8005018 <UART_SetConfig+0x69c>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	08db      	lsrs	r3, r3, #3
 8005000:	f003 0303 	and.w	r3, r3, #3
 8005004:	4a08      	ldr	r2, [pc, #32]	; (8005028 <UART_SetConfig+0x6ac>)
 8005006:	fa22 f303 	lsr.w	r3, r2, r3
 800500a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800500c:	e01b      	b.n	8005046 <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 800500e:	4b06      	ldr	r3, [pc, #24]	; (8005028 <UART_SetConfig+0x6ac>)
 8005010:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005012:	e018      	b.n	8005046 <UART_SetConfig+0x6ca>
 8005014:	40011400 	.word	0x40011400
 8005018:	58024400 	.word	0x58024400
 800501c:	40007800 	.word	0x40007800
 8005020:	40007c00 	.word	0x40007c00
 8005024:	58000c00 	.word	0x58000c00
 8005028:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800502c:	4bc4      	ldr	r3, [pc, #784]	; (8005340 <UART_SetConfig+0x9c4>)
 800502e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005030:	e009      	b.n	8005046 <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005032:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005036:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005038:	e005      	b.n	8005046 <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 800503a:	2300      	movs	r3, #0
 800503c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8005044:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005046:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005048:	2b00      	cmp	r3, #0
 800504a:	f000 81da 	beq.w	8005402 <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005052:	4abc      	ldr	r2, [pc, #752]	; (8005344 <UART_SetConfig+0x9c8>)
 8005054:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005058:	461a      	mov	r2, r3
 800505a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800505c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005060:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	685a      	ldr	r2, [r3, #4]
 8005066:	4613      	mov	r3, r2
 8005068:	005b      	lsls	r3, r3, #1
 800506a:	4413      	add	r3, r2
 800506c:	6a3a      	ldr	r2, [r7, #32]
 800506e:	429a      	cmp	r2, r3
 8005070:	d305      	bcc.n	800507e <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005078:	6a3a      	ldr	r2, [r7, #32]
 800507a:	429a      	cmp	r2, r3
 800507c:	d903      	bls.n	8005086 <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 800507e:	2301      	movs	r3, #1
 8005080:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005084:	e1bd      	b.n	8005402 <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005088:	4618      	mov	r0, r3
 800508a:	f04f 0100 	mov.w	r1, #0
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005092:	4aac      	ldr	r2, [pc, #688]	; (8005344 <UART_SetConfig+0x9c8>)
 8005094:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005098:	b29a      	uxth	r2, r3
 800509a:	f04f 0300 	mov.w	r3, #0
 800509e:	f7fb f91b 	bl	80002d8 <__aeabi_uldivmod>
 80050a2:	4602      	mov	r2, r0
 80050a4:	460b      	mov	r3, r1
 80050a6:	4610      	mov	r0, r2
 80050a8:	4619      	mov	r1, r3
 80050aa:	f04f 0200 	mov.w	r2, #0
 80050ae:	f04f 0300 	mov.w	r3, #0
 80050b2:	020b      	lsls	r3, r1, #8
 80050b4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80050b8:	0202      	lsls	r2, r0, #8
 80050ba:	6879      	ldr	r1, [r7, #4]
 80050bc:	6849      	ldr	r1, [r1, #4]
 80050be:	0849      	lsrs	r1, r1, #1
 80050c0:	4608      	mov	r0, r1
 80050c2:	f04f 0100 	mov.w	r1, #0
 80050c6:	1814      	adds	r4, r2, r0
 80050c8:	eb43 0501 	adc.w	r5, r3, r1
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	461a      	mov	r2, r3
 80050d2:	f04f 0300 	mov.w	r3, #0
 80050d6:	4620      	mov	r0, r4
 80050d8:	4629      	mov	r1, r5
 80050da:	f7fb f8fd 	bl	80002d8 <__aeabi_uldivmod>
 80050de:	4602      	mov	r2, r0
 80050e0:	460b      	mov	r3, r1
 80050e2:	4613      	mov	r3, r2
 80050e4:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80050e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050e8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80050ec:	d308      	bcc.n	8005100 <UART_SetConfig+0x784>
 80050ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80050f4:	d204      	bcs.n	8005100 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80050fc:	60da      	str	r2, [r3, #12]
 80050fe:	e180      	b.n	8005402 <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005106:	e17c      	b.n	8005402 <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	69db      	ldr	r3, [r3, #28]
 800510c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005110:	f040 80bf 	bne.w	8005292 <UART_SetConfig+0x916>
  {
    switch (clocksource)
 8005114:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005118:	2b20      	cmp	r3, #32
 800511a:	dc49      	bgt.n	80051b0 <UART_SetConfig+0x834>
 800511c:	2b00      	cmp	r3, #0
 800511e:	db7c      	blt.n	800521a <UART_SetConfig+0x89e>
 8005120:	2b20      	cmp	r3, #32
 8005122:	d87a      	bhi.n	800521a <UART_SetConfig+0x89e>
 8005124:	a201      	add	r2, pc, #4	; (adr r2, 800512c <UART_SetConfig+0x7b0>)
 8005126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800512a:	bf00      	nop
 800512c:	080051b7 	.word	0x080051b7
 8005130:	080051bf 	.word	0x080051bf
 8005134:	0800521b 	.word	0x0800521b
 8005138:	0800521b 	.word	0x0800521b
 800513c:	080051c7 	.word	0x080051c7
 8005140:	0800521b 	.word	0x0800521b
 8005144:	0800521b 	.word	0x0800521b
 8005148:	0800521b 	.word	0x0800521b
 800514c:	080051d7 	.word	0x080051d7
 8005150:	0800521b 	.word	0x0800521b
 8005154:	0800521b 	.word	0x0800521b
 8005158:	0800521b 	.word	0x0800521b
 800515c:	0800521b 	.word	0x0800521b
 8005160:	0800521b 	.word	0x0800521b
 8005164:	0800521b 	.word	0x0800521b
 8005168:	0800521b 	.word	0x0800521b
 800516c:	080051e7 	.word	0x080051e7
 8005170:	0800521b 	.word	0x0800521b
 8005174:	0800521b 	.word	0x0800521b
 8005178:	0800521b 	.word	0x0800521b
 800517c:	0800521b 	.word	0x0800521b
 8005180:	0800521b 	.word	0x0800521b
 8005184:	0800521b 	.word	0x0800521b
 8005188:	0800521b 	.word	0x0800521b
 800518c:	0800521b 	.word	0x0800521b
 8005190:	0800521b 	.word	0x0800521b
 8005194:	0800521b 	.word	0x0800521b
 8005198:	0800521b 	.word	0x0800521b
 800519c:	0800521b 	.word	0x0800521b
 80051a0:	0800521b 	.word	0x0800521b
 80051a4:	0800521b 	.word	0x0800521b
 80051a8:	0800521b 	.word	0x0800521b
 80051ac:	0800520d 	.word	0x0800520d
 80051b0:	2b40      	cmp	r3, #64	; 0x40
 80051b2:	d02e      	beq.n	8005212 <UART_SetConfig+0x896>
 80051b4:	e031      	b.n	800521a <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051b6:	f7fe f803 	bl	80031c0 <HAL_RCC_GetPCLK1Freq>
 80051ba:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80051bc:	e033      	b.n	8005226 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051be:	f7fe f815 	bl	80031ec <HAL_RCC_GetPCLK2Freq>
 80051c2:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80051c4:	e02f      	b.n	8005226 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80051c6:	f107 0314 	add.w	r3, r7, #20
 80051ca:	4618      	mov	r0, r3
 80051cc:	f7fe ff7a 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80051d0:	69bb      	ldr	r3, [r7, #24]
 80051d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80051d4:	e027      	b.n	8005226 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80051d6:	f107 0308 	add.w	r3, r7, #8
 80051da:	4618      	mov	r0, r3
 80051dc:	f7ff f8c6 	bl	800436c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80051e4:	e01f      	b.n	8005226 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80051e6:	4b58      	ldr	r3, [pc, #352]	; (8005348 <UART_SetConfig+0x9cc>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 0320 	and.w	r3, r3, #32
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d009      	beq.n	8005206 <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80051f2:	4b55      	ldr	r3, [pc, #340]	; (8005348 <UART_SetConfig+0x9cc>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	08db      	lsrs	r3, r3, #3
 80051f8:	f003 0303 	and.w	r3, r3, #3
 80051fc:	4a53      	ldr	r2, [pc, #332]	; (800534c <UART_SetConfig+0x9d0>)
 80051fe:	fa22 f303 	lsr.w	r3, r2, r3
 8005202:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005204:	e00f      	b.n	8005226 <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 8005206:	4b51      	ldr	r3, [pc, #324]	; (800534c <UART_SetConfig+0x9d0>)
 8005208:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800520a:	e00c      	b.n	8005226 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800520c:	4b4c      	ldr	r3, [pc, #304]	; (8005340 <UART_SetConfig+0x9c4>)
 800520e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005210:	e009      	b.n	8005226 <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005212:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005216:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005218:	e005      	b.n	8005226 <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 800521a:	2300      	movs	r3, #0
 800521c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8005224:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005228:	2b00      	cmp	r3, #0
 800522a:	f000 80ea 	beq.w	8005402 <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005232:	4a44      	ldr	r2, [pc, #272]	; (8005344 <UART_SetConfig+0x9c8>)
 8005234:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005238:	461a      	mov	r2, r3
 800523a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800523c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005240:	005a      	lsls	r2, r3, #1
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	085b      	lsrs	r3, r3, #1
 8005248:	441a      	add	r2, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005252:	b29b      	uxth	r3, r3
 8005254:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005258:	2b0f      	cmp	r3, #15
 800525a:	d916      	bls.n	800528a <UART_SetConfig+0x90e>
 800525c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800525e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005262:	d212      	bcs.n	800528a <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005264:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005266:	b29b      	uxth	r3, r3
 8005268:	f023 030f 	bic.w	r3, r3, #15
 800526c:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800526e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005270:	085b      	lsrs	r3, r3, #1
 8005272:	b29b      	uxth	r3, r3
 8005274:	f003 0307 	and.w	r3, r3, #7
 8005278:	b29a      	uxth	r2, r3
 800527a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800527c:	4313      	orrs	r3, r2
 800527e:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005286:	60da      	str	r2, [r3, #12]
 8005288:	e0bb      	b.n	8005402 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 800528a:	2301      	movs	r3, #1
 800528c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8005290:	e0b7      	b.n	8005402 <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005292:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005296:	2b20      	cmp	r3, #32
 8005298:	dc4a      	bgt.n	8005330 <UART_SetConfig+0x9b4>
 800529a:	2b00      	cmp	r3, #0
 800529c:	f2c0 8086 	blt.w	80053ac <UART_SetConfig+0xa30>
 80052a0:	2b20      	cmp	r3, #32
 80052a2:	f200 8083 	bhi.w	80053ac <UART_SetConfig+0xa30>
 80052a6:	a201      	add	r2, pc, #4	; (adr r2, 80052ac <UART_SetConfig+0x930>)
 80052a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052ac:	08005337 	.word	0x08005337
 80052b0:	08005351 	.word	0x08005351
 80052b4:	080053ad 	.word	0x080053ad
 80052b8:	080053ad 	.word	0x080053ad
 80052bc:	08005359 	.word	0x08005359
 80052c0:	080053ad 	.word	0x080053ad
 80052c4:	080053ad 	.word	0x080053ad
 80052c8:	080053ad 	.word	0x080053ad
 80052cc:	08005369 	.word	0x08005369
 80052d0:	080053ad 	.word	0x080053ad
 80052d4:	080053ad 	.word	0x080053ad
 80052d8:	080053ad 	.word	0x080053ad
 80052dc:	080053ad 	.word	0x080053ad
 80052e0:	080053ad 	.word	0x080053ad
 80052e4:	080053ad 	.word	0x080053ad
 80052e8:	080053ad 	.word	0x080053ad
 80052ec:	08005379 	.word	0x08005379
 80052f0:	080053ad 	.word	0x080053ad
 80052f4:	080053ad 	.word	0x080053ad
 80052f8:	080053ad 	.word	0x080053ad
 80052fc:	080053ad 	.word	0x080053ad
 8005300:	080053ad 	.word	0x080053ad
 8005304:	080053ad 	.word	0x080053ad
 8005308:	080053ad 	.word	0x080053ad
 800530c:	080053ad 	.word	0x080053ad
 8005310:	080053ad 	.word	0x080053ad
 8005314:	080053ad 	.word	0x080053ad
 8005318:	080053ad 	.word	0x080053ad
 800531c:	080053ad 	.word	0x080053ad
 8005320:	080053ad 	.word	0x080053ad
 8005324:	080053ad 	.word	0x080053ad
 8005328:	080053ad 	.word	0x080053ad
 800532c:	0800539f 	.word	0x0800539f
 8005330:	2b40      	cmp	r3, #64	; 0x40
 8005332:	d037      	beq.n	80053a4 <UART_SetConfig+0xa28>
 8005334:	e03a      	b.n	80053ac <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005336:	f7fd ff43 	bl	80031c0 <HAL_RCC_GetPCLK1Freq>
 800533a:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 800533c:	e03c      	b.n	80053b8 <UART_SetConfig+0xa3c>
 800533e:	bf00      	nop
 8005340:	003d0900 	.word	0x003d0900
 8005344:	08005f18 	.word	0x08005f18
 8005348:	58024400 	.word	0x58024400
 800534c:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005350:	f7fd ff4c 	bl	80031ec <HAL_RCC_GetPCLK2Freq>
 8005354:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8005356:	e02f      	b.n	80053b8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005358:	f107 0314 	add.w	r3, r7, #20
 800535c:	4618      	mov	r0, r3
 800535e:	f7fe feb1 	bl	80040c4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005362:	69bb      	ldr	r3, [r7, #24]
 8005364:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005366:	e027      	b.n	80053b8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005368:	f107 0308 	add.w	r3, r7, #8
 800536c:	4618      	mov	r0, r3
 800536e:	f7fe fffd 	bl	800436c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8005376:	e01f      	b.n	80053b8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005378:	4b2c      	ldr	r3, [pc, #176]	; (800542c <UART_SetConfig+0xab0>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 0320 	and.w	r3, r3, #32
 8005380:	2b00      	cmp	r3, #0
 8005382:	d009      	beq.n	8005398 <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005384:	4b29      	ldr	r3, [pc, #164]	; (800542c <UART_SetConfig+0xab0>)
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	08db      	lsrs	r3, r3, #3
 800538a:	f003 0303 	and.w	r3, r3, #3
 800538e:	4a28      	ldr	r2, [pc, #160]	; (8005430 <UART_SetConfig+0xab4>)
 8005390:	fa22 f303 	lsr.w	r3, r2, r3
 8005394:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005396:	e00f      	b.n	80053b8 <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 8005398:	4b25      	ldr	r3, [pc, #148]	; (8005430 <UART_SetConfig+0xab4>)
 800539a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800539c:	e00c      	b.n	80053b8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800539e:	4b25      	ldr	r3, [pc, #148]	; (8005434 <UART_SetConfig+0xab8>)
 80053a0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80053a2:	e009      	b.n	80053b8 <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80053a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80053a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80053aa:	e005      	b.n	80053b8 <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 80053ac:	2300      	movs	r3, #0
 80053ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80053b0:	2301      	movs	r3, #1
 80053b2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80053b6:	bf00      	nop
    }

    if (pclk != 0U)
 80053b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d021      	beq.n	8005402 <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053c2:	4a1d      	ldr	r2, [pc, #116]	; (8005438 <UART_SetConfig+0xabc>)
 80053c4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80053c8:	461a      	mov	r2, r3
 80053ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053cc:	fbb3 f2f2 	udiv	r2, r3, r2
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	085b      	lsrs	r3, r3, #1
 80053d6:	441a      	add	r2, r3
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	685b      	ldr	r3, [r3, #4]
 80053dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80053e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053e6:	2b0f      	cmp	r3, #15
 80053e8:	d908      	bls.n	80053fc <UART_SetConfig+0xa80>
 80053ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80053f0:	d204      	bcs.n	80053fc <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053f8:	60da      	str	r2, [r3, #12]
 80053fa:	e002      	b.n	8005402 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2201      	movs	r2, #1
 8005406:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2201      	movs	r2, #1
 800540e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2200      	movs	r2, #0
 800541c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800541e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8005422:	4618      	mov	r0, r3
 8005424:	3738      	adds	r7, #56	; 0x38
 8005426:	46bd      	mov	sp, r7
 8005428:	bdb0      	pop	{r4, r5, r7, pc}
 800542a:	bf00      	nop
 800542c:	58024400 	.word	0x58024400
 8005430:	03d09000 	.word	0x03d09000
 8005434:	003d0900 	.word	0x003d0900
 8005438:	08005f18 	.word	0x08005f18

0800543c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800543c:	b480      	push	{r7}
 800543e:	b083      	sub	sp, #12
 8005440:	af00      	add	r7, sp, #0
 8005442:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005448:	f003 0301 	and.w	r3, r3, #1
 800544c:	2b00      	cmp	r3, #0
 800544e:	d00a      	beq.n	8005466 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	430a      	orrs	r2, r1
 8005464:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800546a:	f003 0302 	and.w	r3, r3, #2
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00a      	beq.n	8005488 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	430a      	orrs	r2, r1
 8005486:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800548c:	f003 0304 	and.w	r3, r3, #4
 8005490:	2b00      	cmp	r3, #0
 8005492:	d00a      	beq.n	80054aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	430a      	orrs	r2, r1
 80054a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ae:	f003 0308 	and.w	r3, r3, #8
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d00a      	beq.n	80054cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	685b      	ldr	r3, [r3, #4]
 80054bc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	430a      	orrs	r2, r1
 80054ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054d0:	f003 0310 	and.w	r3, r3, #16
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d00a      	beq.n	80054ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	689b      	ldr	r3, [r3, #8]
 80054de:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	430a      	orrs	r2, r1
 80054ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054f2:	f003 0320 	and.w	r3, r3, #32
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00a      	beq.n	8005510 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	430a      	orrs	r2, r1
 800550e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005518:	2b00      	cmp	r3, #0
 800551a:	d01a      	beq.n	8005552 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	430a      	orrs	r2, r1
 8005530:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005536:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800553a:	d10a      	bne.n	8005552 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	685b      	ldr	r3, [r3, #4]
 8005542:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	430a      	orrs	r2, r1
 8005550:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800555a:	2b00      	cmp	r3, #0
 800555c:	d00a      	beq.n	8005574 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	430a      	orrs	r2, r1
 8005572:	605a      	str	r2, [r3, #4]
  }
}
 8005574:	bf00      	nop
 8005576:	370c      	adds	r7, #12
 8005578:	46bd      	mov	sp, r7
 800557a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557e:	4770      	bx	lr

08005580 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b086      	sub	sp, #24
 8005584:	af02      	add	r7, sp, #8
 8005586:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2200      	movs	r2, #0
 800558c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005590:	f7fb fdb2 	bl	80010f8 <HAL_GetTick>
 8005594:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f003 0308 	and.w	r3, r3, #8
 80055a0:	2b08      	cmp	r3, #8
 80055a2:	d10e      	bne.n	80055c2 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055a4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80055a8:	9300      	str	r3, [sp, #0]
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2200      	movs	r2, #0
 80055ae:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 f82f 	bl	8005616 <UART_WaitOnFlagUntilTimeout>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d001      	beq.n	80055c2 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055be:	2303      	movs	r3, #3
 80055c0:	e025      	b.n	800560e <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	f003 0304 	and.w	r3, r3, #4
 80055cc:	2b04      	cmp	r3, #4
 80055ce:	d10e      	bne.n	80055ee <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80055d0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80055d4:	9300      	str	r3, [sp, #0]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2200      	movs	r2, #0
 80055da:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f000 f819 	bl	8005616 <UART_WaitOnFlagUntilTimeout>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d001      	beq.n	80055ee <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80055ea:	2303      	movs	r3, #3
 80055ec:	e00f      	b.n	800560e <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2220      	movs	r2, #32
 80055f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2220      	movs	r2, #32
 80055fa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	2200      	movs	r2, #0
 8005602:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800560c:	2300      	movs	r3, #0
}
 800560e:	4618      	mov	r0, r3
 8005610:	3710      	adds	r7, #16
 8005612:	46bd      	mov	sp, r7
 8005614:	bd80      	pop	{r7, pc}

08005616 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005616:	b580      	push	{r7, lr}
 8005618:	b084      	sub	sp, #16
 800561a:	af00      	add	r7, sp, #0
 800561c:	60f8      	str	r0, [r7, #12]
 800561e:	60b9      	str	r1, [r7, #8]
 8005620:	603b      	str	r3, [r7, #0]
 8005622:	4613      	mov	r3, r2
 8005624:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005626:	e062      	b.n	80056ee <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800562e:	d05e      	beq.n	80056ee <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005630:	f7fb fd62 	bl	80010f8 <HAL_GetTick>
 8005634:	4602      	mov	r2, r0
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	1ad3      	subs	r3, r2, r3
 800563a:	69ba      	ldr	r2, [r7, #24]
 800563c:	429a      	cmp	r2, r3
 800563e:	d302      	bcc.n	8005646 <UART_WaitOnFlagUntilTimeout+0x30>
 8005640:	69bb      	ldr	r3, [r7, #24]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d11d      	bne.n	8005682 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	681a      	ldr	r2, [r3, #0]
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005654:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	689a      	ldr	r2, [r3, #8]
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f022 0201 	bic.w	r2, r2, #1
 8005664:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2220      	movs	r2, #32
 800566a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2220      	movs	r2, #32
 8005672:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	2200      	movs	r2, #0
 800567a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800567e:	2303      	movs	r3, #3
 8005680:	e045      	b.n	800570e <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f003 0304 	and.w	r3, r3, #4
 800568c:	2b00      	cmp	r3, #0
 800568e:	d02e      	beq.n	80056ee <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	69db      	ldr	r3, [r3, #28]
 8005696:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800569a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800569e:	d126      	bne.n	80056ee <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80056a8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	681a      	ldr	r2, [r3, #0]
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80056b8:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	689a      	ldr	r2, [r3, #8]
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f022 0201 	bic.w	r2, r2, #1
 80056c8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	2220      	movs	r2, #32
 80056ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	2220      	movs	r2, #32
 80056d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2220      	movs	r2, #32
 80056de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80056ea:	2303      	movs	r3, #3
 80056ec:	e00f      	b.n	800570e <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	69da      	ldr	r2, [r3, #28]
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	4013      	ands	r3, r2
 80056f8:	68ba      	ldr	r2, [r7, #8]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	bf0c      	ite	eq
 80056fe:	2301      	moveq	r3, #1
 8005700:	2300      	movne	r3, #0
 8005702:	b2db      	uxtb	r3, r3
 8005704:	461a      	mov	r2, r3
 8005706:	79fb      	ldrb	r3, [r7, #7]
 8005708:	429a      	cmp	r2, r3
 800570a:	d08d      	beq.n	8005628 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800570c:	2300      	movs	r3, #0
}
 800570e:	4618      	mov	r0, r3
 8005710:	3710      	adds	r7, #16
 8005712:	46bd      	mov	sp, r7
 8005714:	bd80      	pop	{r7, pc}

08005716 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005716:	b480      	push	{r7}
 8005718:	b085      	sub	sp, #20
 800571a:	af00      	add	r7, sp, #0
 800571c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005724:	2b01      	cmp	r3, #1
 8005726:	d101      	bne.n	800572c <HAL_UARTEx_DisableFifoMode+0x16>
 8005728:	2302      	movs	r3, #2
 800572a:	e027      	b.n	800577c <HAL_UARTEx_DisableFifoMode+0x66>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2224      	movs	r2, #36	; 0x24
 8005738:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f022 0201 	bic.w	r2, r2, #1
 8005752:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800575a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2200      	movs	r2, #0
 8005760:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	68fa      	ldr	r2, [r7, #12]
 8005768:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2220      	movs	r2, #32
 800576e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	2200      	movs	r2, #0
 8005776:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800577a:	2300      	movs	r3, #0
}
 800577c:	4618      	mov	r0, r3
 800577e:	3714      	adds	r7, #20
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005788:	b580      	push	{r7, lr}
 800578a:	b084      	sub	sp, #16
 800578c:	af00      	add	r7, sp, #0
 800578e:	6078      	str	r0, [r7, #4]
 8005790:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005798:	2b01      	cmp	r3, #1
 800579a:	d101      	bne.n	80057a0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800579c:	2302      	movs	r3, #2
 800579e:	e02d      	b.n	80057fc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2201      	movs	r2, #1
 80057a4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2224      	movs	r2, #36	; 0x24
 80057ac:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f022 0201 	bic.w	r2, r2, #1
 80057c6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	683a      	ldr	r2, [r7, #0]
 80057d8:	430a      	orrs	r2, r1
 80057da:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80057dc:	6878      	ldr	r0, [r7, #4]
 80057de:	f000 f84f 	bl	8005880 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	68fa      	ldr	r2, [r7, #12]
 80057e8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2220      	movs	r2, #32
 80057ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80057fa:	2300      	movs	r3, #0
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3710      	adds	r7, #16
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}

08005804 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b084      	sub	sp, #16
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
 800580c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005814:	2b01      	cmp	r3, #1
 8005816:	d101      	bne.n	800581c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005818:	2302      	movs	r3, #2
 800581a:	e02d      	b.n	8005878 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2224      	movs	r2, #36	; 0x24
 8005828:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f022 0201 	bic.w	r2, r2, #1
 8005842:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	683a      	ldr	r2, [r7, #0]
 8005854:	430a      	orrs	r2, r1
 8005856:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005858:	6878      	ldr	r0, [r7, #4]
 800585a:	f000 f811 	bl	8005880 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	68fa      	ldr	r2, [r7, #12]
 8005864:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2220      	movs	r2, #32
 800586a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	2200      	movs	r2, #0
 8005872:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005876:	2300      	movs	r3, #0
}
 8005878:	4618      	mov	r0, r3
 800587a:	3710      	adds	r7, #16
 800587c:	46bd      	mov	sp, r7
 800587e:	bd80      	pop	{r7, pc}

08005880 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005880:	b480      	push	{r7}
 8005882:	b085      	sub	sp, #20
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800588c:	2b00      	cmp	r3, #0
 800588e:	d108      	bne.n	80058a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80058a0:	e031      	b.n	8005906 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80058a2:	2310      	movs	r3, #16
 80058a4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80058a6:	2310      	movs	r3, #16
 80058a8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	0e5b      	lsrs	r3, r3, #25
 80058b2:	b2db      	uxtb	r3, r3
 80058b4:	f003 0307 	and.w	r3, r3, #7
 80058b8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	689b      	ldr	r3, [r3, #8]
 80058c0:	0f5b      	lsrs	r3, r3, #29
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	f003 0307 	and.w	r3, r3, #7
 80058c8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80058ca:	7bbb      	ldrb	r3, [r7, #14]
 80058cc:	7b3a      	ldrb	r2, [r7, #12]
 80058ce:	4911      	ldr	r1, [pc, #68]	; (8005914 <UARTEx_SetNbDataToProcess+0x94>)
 80058d0:	5c8a      	ldrb	r2, [r1, r2]
 80058d2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80058d6:	7b3a      	ldrb	r2, [r7, #12]
 80058d8:	490f      	ldr	r1, [pc, #60]	; (8005918 <UARTEx_SetNbDataToProcess+0x98>)
 80058da:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80058dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80058e0:	b29a      	uxth	r2, r3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80058e8:	7bfb      	ldrb	r3, [r7, #15]
 80058ea:	7b7a      	ldrb	r2, [r7, #13]
 80058ec:	4909      	ldr	r1, [pc, #36]	; (8005914 <UARTEx_SetNbDataToProcess+0x94>)
 80058ee:	5c8a      	ldrb	r2, [r1, r2]
 80058f0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80058f4:	7b7a      	ldrb	r2, [r7, #13]
 80058f6:	4908      	ldr	r1, [pc, #32]	; (8005918 <UARTEx_SetNbDataToProcess+0x98>)
 80058f8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80058fa:	fb93 f3f2 	sdiv	r3, r3, r2
 80058fe:	b29a      	uxth	r2, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8005906:	bf00      	nop
 8005908:	3714      	adds	r7, #20
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr
 8005912:	bf00      	nop
 8005914:	08005f30 	.word	0x08005f30
 8005918:	08005f38 	.word	0x08005f38

0800591c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800591c:	b084      	sub	sp, #16
 800591e:	b580      	push	{r7, lr}
 8005920:	b084      	sub	sp, #16
 8005922:	af00      	add	r7, sp, #0
 8005924:	6078      	str	r0, [r7, #4]
 8005926:	f107 001c 	add.w	r0, r7, #28
 800592a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800592e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005930:	2b01      	cmp	r3, #1
 8005932:	d120      	bne.n	8005976 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005938:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	68da      	ldr	r2, [r3, #12]
 8005944:	4b2a      	ldr	r3, [pc, #168]	; (80059f0 <USB_CoreInit+0xd4>)
 8005946:	4013      	ands	r3, r2
 8005948:	687a      	ldr	r2, [r7, #4]
 800594a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005958:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800595a:	2b01      	cmp	r3, #1
 800595c:	d105      	bne.n	800596a <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	68db      	ldr	r3, [r3, #12]
 8005962:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f000 fa60 	bl	8005e30 <USB_CoreReset>
 8005970:	4603      	mov	r3, r0
 8005972:	73fb      	strb	r3, [r7, #15]
 8005974:	e01a      	b.n	80059ac <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005982:	6878      	ldr	r0, [r7, #4]
 8005984:	f000 fa54 	bl	8005e30 <USB_CoreReset>
 8005988:	4603      	mov	r3, r0
 800598a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800598c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800598e:	2b00      	cmp	r3, #0
 8005990:	d106      	bne.n	80059a0 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005996:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	639a      	str	r2, [r3, #56]	; 0x38
 800599e:	e005      	b.n	80059ac <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059a4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80059ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d116      	bne.n	80059e0 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059b6:	b29a      	uxth	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80059c0:	4b0c      	ldr	r3, [pc, #48]	; (80059f4 <USB_CoreInit+0xd8>)
 80059c2:	4313      	orrs	r3, r2
 80059c4:	687a      	ldr	r2, [r7, #4]
 80059c6:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	f043 0206 	orr.w	r2, r3, #6
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	f043 0220 	orr.w	r2, r3, #32
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80059e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3710      	adds	r7, #16
 80059e6:	46bd      	mov	sp, r7
 80059e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80059ec:	b004      	add	sp, #16
 80059ee:	4770      	bx	lr
 80059f0:	ffbdffbf 	.word	0xffbdffbf
 80059f4:	03ee0000 	.word	0x03ee0000

080059f8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b083      	sub	sp, #12
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	f023 0201 	bic.w	r2, r3, #1
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005a0c:	2300      	movs	r3, #0
}
 8005a0e:	4618      	mov	r0, r3
 8005a10:	370c      	adds	r7, #12
 8005a12:	46bd      	mov	sp, r7
 8005a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a18:	4770      	bx	lr

08005a1a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005a1a:	b580      	push	{r7, lr}
 8005a1c:	b082      	sub	sp, #8
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	6078      	str	r0, [r7, #4]
 8005a22:	460b      	mov	r3, r1
 8005a24:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005a32:	78fb      	ldrb	r3, [r7, #3]
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d106      	bne.n	8005a46 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	60da      	str	r2, [r3, #12]
 8005a44:	e00b      	b.n	8005a5e <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8005a46:	78fb      	ldrb	r3, [r7, #3]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d106      	bne.n	8005a5a <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	68db      	ldr	r3, [r3, #12]
 8005a50:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	60da      	str	r2, [r3, #12]
 8005a58:	e001      	b.n	8005a5e <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e003      	b.n	8005a66 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8005a5e:	2032      	movs	r0, #50	; 0x32
 8005a60:	f7fb fb56 	bl	8001110 <HAL_Delay>

  return HAL_OK;
 8005a64:	2300      	movs	r3, #0
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3708      	adds	r7, #8
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
	...

08005a70 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005a70:	b084      	sub	sp, #16
 8005a72:	b580      	push	{r7, lr}
 8005a74:	b086      	sub	sp, #24
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	6078      	str	r0, [r7, #4]
 8005a7a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005a7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005a82:	2300      	movs	r3, #0
 8005a84:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	613b      	str	r3, [r7, #16]
 8005a8e:	e009      	b.n	8005aa4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005a90:	687a      	ldr	r2, [r7, #4]
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	3340      	adds	r3, #64	; 0x40
 8005a96:	009b      	lsls	r3, r3, #2
 8005a98:	4413      	add	r3, r2
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	3301      	adds	r3, #1
 8005aa2:	613b      	str	r3, [r7, #16]
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	2b0e      	cmp	r3, #14
 8005aa8:	d9f2      	bls.n	8005a90 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005aaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d11c      	bne.n	8005aea <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	68fa      	ldr	r2, [r7, #12]
 8005aba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005abe:	f043 0302 	orr.w	r3, r3, #2
 8005ac2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	601a      	str	r2, [r3, #0]
 8005ae8:	e005      	b.n	8005af6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aee:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005afc:	461a      	mov	r2, r3
 8005afe:	2300      	movs	r3, #0
 8005b00:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b08:	4619      	mov	r1, r3
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b10:	461a      	mov	r2, r3
 8005b12:	680b      	ldr	r3, [r1, #0]
 8005b14:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d10c      	bne.n	8005b36 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005b1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d104      	bne.n	8005b2c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005b22:	2100      	movs	r1, #0
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f000 f949 	bl	8005dbc <USB_SetDevSpeed>
 8005b2a:	e008      	b.n	8005b3e <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005b2c:	2101      	movs	r1, #1
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f000 f944 	bl	8005dbc <USB_SetDevSpeed>
 8005b34:	e003      	b.n	8005b3e <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005b36:	2103      	movs	r1, #3
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f000 f93f 	bl	8005dbc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005b3e:	2110      	movs	r1, #16
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f000 f8f3 	bl	8005d2c <USB_FlushTxFifo>
 8005b46:	4603      	mov	r3, r0
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d001      	beq.n	8005b50 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f000 f911 	bl	8005d78 <USB_FlushRxFifo>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d001      	beq.n	8005b60 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b66:	461a      	mov	r2, r3
 8005b68:	2300      	movs	r3, #0
 8005b6a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b72:	461a      	mov	r2, r3
 8005b74:	2300      	movs	r3, #0
 8005b76:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b7e:	461a      	mov	r2, r3
 8005b80:	2300      	movs	r3, #0
 8005b82:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b84:	2300      	movs	r3, #0
 8005b86:	613b      	str	r3, [r7, #16]
 8005b88:	e043      	b.n	8005c12 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	015a      	lsls	r2, r3, #5
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	4413      	add	r3, r2
 8005b92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b9c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ba0:	d118      	bne.n	8005bd4 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d10a      	bne.n	8005bbe <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005ba8:	693b      	ldr	r3, [r7, #16]
 8005baa:	015a      	lsls	r2, r3, #5
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	4413      	add	r3, r2
 8005bb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bb4:	461a      	mov	r2, r3
 8005bb6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005bba:	6013      	str	r3, [r2, #0]
 8005bbc:	e013      	b.n	8005be6 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005bbe:	693b      	ldr	r3, [r7, #16]
 8005bc0:	015a      	lsls	r2, r3, #5
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	4413      	add	r3, r2
 8005bc6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bca:	461a      	mov	r2, r3
 8005bcc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005bd0:	6013      	str	r3, [r2, #0]
 8005bd2:	e008      	b.n	8005be6 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	015a      	lsls	r2, r3, #5
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	4413      	add	r3, r2
 8005bdc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005be0:	461a      	mov	r2, r3
 8005be2:	2300      	movs	r3, #0
 8005be4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	015a      	lsls	r2, r3, #5
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	4413      	add	r3, r2
 8005bee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bf2:	461a      	mov	r2, r3
 8005bf4:	2300      	movs	r3, #0
 8005bf6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	015a      	lsls	r2, r3, #5
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	4413      	add	r3, r2
 8005c00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005c04:	461a      	mov	r2, r3
 8005c06:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005c0a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	613b      	str	r3, [r7, #16]
 8005c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c14:	693a      	ldr	r2, [r7, #16]
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d3b7      	bcc.n	8005b8a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	613b      	str	r3, [r7, #16]
 8005c1e:	e043      	b.n	8005ca8 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	015a      	lsls	r2, r3, #5
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	4413      	add	r3, r2
 8005c28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005c32:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005c36:	d118      	bne.n	8005c6a <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d10a      	bne.n	8005c54 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	015a      	lsls	r2, r3, #5
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	4413      	add	r3, r2
 8005c46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005c50:	6013      	str	r3, [r2, #0]
 8005c52:	e013      	b.n	8005c7c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	015a      	lsls	r2, r3, #5
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c60:	461a      	mov	r2, r3
 8005c62:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005c66:	6013      	str	r3, [r2, #0]
 8005c68:	e008      	b.n	8005c7c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	015a      	lsls	r2, r3, #5
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	4413      	add	r3, r2
 8005c72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c76:	461a      	mov	r2, r3
 8005c78:	2300      	movs	r3, #0
 8005c7a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	015a      	lsls	r2, r3, #5
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	4413      	add	r3, r2
 8005c84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c88:	461a      	mov	r2, r3
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	015a      	lsls	r2, r3, #5
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	4413      	add	r3, r2
 8005c96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005ca0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ca2:	693b      	ldr	r3, [r7, #16]
 8005ca4:	3301      	adds	r3, #1
 8005ca6:	613b      	str	r3, [r7, #16]
 8005ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005caa:	693a      	ldr	r2, [r7, #16]
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d3b7      	bcc.n	8005c20 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005cb0:	68fb      	ldr	r3, [r7, #12]
 8005cb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005cb6:	691b      	ldr	r3, [r3, #16]
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005cbe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005cc2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005cd0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005cd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d105      	bne.n	8005ce4 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	699b      	ldr	r3, [r3, #24]
 8005cdc:	f043 0210 	orr.w	r2, r3, #16
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	699a      	ldr	r2, [r3, #24]
 8005ce8:	4b0e      	ldr	r3, [pc, #56]	; (8005d24 <USB_DevInit+0x2b4>)
 8005cea:	4313      	orrs	r3, r2
 8005cec:	687a      	ldr	r2, [r7, #4]
 8005cee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005cf0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d005      	beq.n	8005d02 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	699b      	ldr	r3, [r3, #24]
 8005cfa:	f043 0208 	orr.w	r2, r3, #8
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005d02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d105      	bne.n	8005d14 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	699a      	ldr	r2, [r3, #24]
 8005d0c:	4b06      	ldr	r3, [pc, #24]	; (8005d28 <USB_DevInit+0x2b8>)
 8005d0e:	4313      	orrs	r3, r2
 8005d10:	687a      	ldr	r2, [r7, #4]
 8005d12:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005d14:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d16:	4618      	mov	r0, r3
 8005d18:	3718      	adds	r7, #24
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d20:	b004      	add	sp, #16
 8005d22:	4770      	bx	lr
 8005d24:	803c3800 	.word	0x803c3800
 8005d28:	40000004 	.word	0x40000004

08005d2c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b085      	sub	sp, #20
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8005d36:	2300      	movs	r3, #0
 8005d38:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	019b      	lsls	r3, r3, #6
 8005d3e:	f043 0220 	orr.w	r2, r3, #32
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	3301      	adds	r3, #1
 8005d4a:	60fb      	str	r3, [r7, #12]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	4a09      	ldr	r2, [pc, #36]	; (8005d74 <USB_FlushTxFifo+0x48>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d901      	bls.n	8005d58 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8005d54:	2303      	movs	r3, #3
 8005d56:	e006      	b.n	8005d66 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	691b      	ldr	r3, [r3, #16]
 8005d5c:	f003 0320 	and.w	r3, r3, #32
 8005d60:	2b20      	cmp	r3, #32
 8005d62:	d0f0      	beq.n	8005d46 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005d64:	2300      	movs	r3, #0
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	3714      	adds	r7, #20
 8005d6a:	46bd      	mov	sp, r7
 8005d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d70:	4770      	bx	lr
 8005d72:	bf00      	nop
 8005d74:	00030d40 	.word	0x00030d40

08005d78 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	af00      	add	r7, sp, #0
 8005d7e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005d80:	2300      	movs	r3, #0
 8005d82:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2210      	movs	r2, #16
 8005d88:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	60fb      	str	r3, [r7, #12]
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	4a09      	ldr	r2, [pc, #36]	; (8005db8 <USB_FlushRxFifo+0x40>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d901      	bls.n	8005d9c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8005d98:	2303      	movs	r3, #3
 8005d9a:	e006      	b.n	8005daa <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	f003 0310 	and.w	r3, r3, #16
 8005da4:	2b10      	cmp	r3, #16
 8005da6:	d0f0      	beq.n	8005d8a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8005da8:	2300      	movs	r3, #0
}
 8005daa:	4618      	mov	r0, r3
 8005dac:	3714      	adds	r7, #20
 8005dae:	46bd      	mov	sp, r7
 8005db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db4:	4770      	bx	lr
 8005db6:	bf00      	nop
 8005db8:	00030d40 	.word	0x00030d40

08005dbc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	b085      	sub	sp, #20
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	460b      	mov	r3, r1
 8005dc6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005dd2:	681a      	ldr	r2, [r3, #0]
 8005dd4:	78fb      	ldrb	r3, [r7, #3]
 8005dd6:	68f9      	ldr	r1, [r7, #12]
 8005dd8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005de0:	2300      	movs	r3, #0
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	3714      	adds	r7, #20
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr

08005dee <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8005dee:	b480      	push	{r7}
 8005df0:	b085      	sub	sp, #20
 8005df2:	af00      	add	r7, sp, #0
 8005df4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	68fa      	ldr	r2, [r7, #12]
 8005e04:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8005e08:	f023 0303 	bic.w	r3, r3, #3
 8005e0c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	68fa      	ldr	r2, [r7, #12]
 8005e18:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005e1c:	f043 0302 	orr.w	r3, r3, #2
 8005e20:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005e22:	2300      	movs	r3, #0
}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3714      	adds	r7, #20
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2e:	4770      	bx	lr

08005e30 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b085      	sub	sp, #20
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005e38:	2300      	movs	r3, #0
 8005e3a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	3301      	adds	r3, #1
 8005e40:	60fb      	str	r3, [r7, #12]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	4a13      	ldr	r2, [pc, #76]	; (8005e94 <USB_CoreReset+0x64>)
 8005e46:	4293      	cmp	r3, r2
 8005e48:	d901      	bls.n	8005e4e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005e4a:	2303      	movs	r3, #3
 8005e4c:	e01b      	b.n	8005e86 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	691b      	ldr	r3, [r3, #16]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	daf2      	bge.n	8005e3c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005e56:	2300      	movs	r3, #0
 8005e58:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	691b      	ldr	r3, [r3, #16]
 8005e5e:	f043 0201 	orr.w	r2, r3, #1
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	3301      	adds	r3, #1
 8005e6a:	60fb      	str	r3, [r7, #12]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	4a09      	ldr	r2, [pc, #36]	; (8005e94 <USB_CoreReset+0x64>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d901      	bls.n	8005e78 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005e74:	2303      	movs	r3, #3
 8005e76:	e006      	b.n	8005e86 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	691b      	ldr	r3, [r3, #16]
 8005e7c:	f003 0301 	and.w	r3, r3, #1
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d0f0      	beq.n	8005e66 <USB_CoreReset+0x36>

  return HAL_OK;
 8005e84:	2300      	movs	r3, #0
}
 8005e86:	4618      	mov	r0, r3
 8005e88:	3714      	adds	r7, #20
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr
 8005e92:	bf00      	nop
 8005e94:	00030d40 	.word	0x00030d40

08005e98 <__libc_init_array>:
 8005e98:	b570      	push	{r4, r5, r6, lr}
 8005e9a:	4d0d      	ldr	r5, [pc, #52]	; (8005ed0 <__libc_init_array+0x38>)
 8005e9c:	4c0d      	ldr	r4, [pc, #52]	; (8005ed4 <__libc_init_array+0x3c>)
 8005e9e:	1b64      	subs	r4, r4, r5
 8005ea0:	10a4      	asrs	r4, r4, #2
 8005ea2:	2600      	movs	r6, #0
 8005ea4:	42a6      	cmp	r6, r4
 8005ea6:	d109      	bne.n	8005ebc <__libc_init_array+0x24>
 8005ea8:	4d0b      	ldr	r5, [pc, #44]	; (8005ed8 <__libc_init_array+0x40>)
 8005eaa:	4c0c      	ldr	r4, [pc, #48]	; (8005edc <__libc_init_array+0x44>)
 8005eac:	f000 f820 	bl	8005ef0 <_init>
 8005eb0:	1b64      	subs	r4, r4, r5
 8005eb2:	10a4      	asrs	r4, r4, #2
 8005eb4:	2600      	movs	r6, #0
 8005eb6:	42a6      	cmp	r6, r4
 8005eb8:	d105      	bne.n	8005ec6 <__libc_init_array+0x2e>
 8005eba:	bd70      	pop	{r4, r5, r6, pc}
 8005ebc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ec0:	4798      	blx	r3
 8005ec2:	3601      	adds	r6, #1
 8005ec4:	e7ee      	b.n	8005ea4 <__libc_init_array+0xc>
 8005ec6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005eca:	4798      	blx	r3
 8005ecc:	3601      	adds	r6, #1
 8005ece:	e7f2      	b.n	8005eb6 <__libc_init_array+0x1e>
 8005ed0:	08005f48 	.word	0x08005f48
 8005ed4:	08005f48 	.word	0x08005f48
 8005ed8:	08005f48 	.word	0x08005f48
 8005edc:	08005f4c 	.word	0x08005f4c

08005ee0 <memset>:
 8005ee0:	4402      	add	r2, r0
 8005ee2:	4603      	mov	r3, r0
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d100      	bne.n	8005eea <memset+0xa>
 8005ee8:	4770      	bx	lr
 8005eea:	f803 1b01 	strb.w	r1, [r3], #1
 8005eee:	e7f9      	b.n	8005ee4 <memset+0x4>

08005ef0 <_init>:
 8005ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ef2:	bf00      	nop
 8005ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ef6:	bc08      	pop	{r3}
 8005ef8:	469e      	mov	lr, r3
 8005efa:	4770      	bx	lr

08005efc <_fini>:
 8005efc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005efe:	bf00      	nop
 8005f00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f02:	bc08      	pop	{r3}
 8005f04:	469e      	mov	lr, r3
 8005f06:	4770      	bx	lr
