
CurrentController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000078c4  080001c8  080001c8  000101c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08007a8c  08007a8c  00017a8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ba4  08007ba4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08007ba4  08007ba4  00017ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007bac  08007bac  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007bac  08007bac  00017bac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007bb0  08007bb0  00017bb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08007bb4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000890  2000000c  08007bc0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000089c  08007bc0  0002089c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001835c  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034bd  00000000  00000000  00038398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001548  00000000  00000000  0003b858  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013d0  00000000  00000000  0003cda0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024eb3  00000000  00000000  0003e170  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018302  00000000  00000000  00063023  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfe96  00000000  00000000  0007b325  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0015b1bb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005b20  00000000  00000000  0015b20c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	; (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	; (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	2000000c 	.word	0x2000000c
 80001e4:	00000000 	.word	0x00000000
 80001e8:	08007a74 	.word	0x08007a74

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	; (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	; (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	; (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000010 	.word	0x20000010
 8000204:	08007a74 	.word	0x08007a74

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	; 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__aeabi_d2f>:
 80009a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80009ac:	bf24      	itt	cs
 80009ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80009b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80009b6:	d90d      	bls.n	80009d4 <__aeabi_d2f+0x30>
 80009b8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80009bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009c4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80009c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009cc:	bf08      	it	eq
 80009ce:	f020 0001 	biceq.w	r0, r0, #1
 80009d2:	4770      	bx	lr
 80009d4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009d8:	d121      	bne.n	8000a1e <__aeabi_d2f+0x7a>
 80009da:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009de:	bfbc      	itt	lt
 80009e0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009e4:	4770      	bxlt	lr
 80009e6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009ee:	f1c2 0218 	rsb	r2, r2, #24
 80009f2:	f1c2 0c20 	rsb	ip, r2, #32
 80009f6:	fa10 f30c 	lsls.w	r3, r0, ip
 80009fa:	fa20 f002 	lsr.w	r0, r0, r2
 80009fe:	bf18      	it	ne
 8000a00:	f040 0001 	orrne.w	r0, r0, #1
 8000a04:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a08:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a0c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a10:	ea40 000c 	orr.w	r0, r0, ip
 8000a14:	fa23 f302 	lsr.w	r3, r3, r2
 8000a18:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a1c:	e7cc      	b.n	80009b8 <__aeabi_d2f+0x14>
 8000a1e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a22:	d107      	bne.n	8000a34 <__aeabi_d2f+0x90>
 8000a24:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a28:	bf1e      	ittt	ne
 8000a2a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000a2e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000a32:	4770      	bxne	lr
 8000a34:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop

08000a44 <__aeabi_uldivmod>:
 8000a44:	b953      	cbnz	r3, 8000a5c <__aeabi_uldivmod+0x18>
 8000a46:	b94a      	cbnz	r2, 8000a5c <__aeabi_uldivmod+0x18>
 8000a48:	2900      	cmp	r1, #0
 8000a4a:	bf08      	it	eq
 8000a4c:	2800      	cmpeq	r0, #0
 8000a4e:	bf1c      	itt	ne
 8000a50:	f04f 31ff 	movne.w	r1, #4294967295
 8000a54:	f04f 30ff 	movne.w	r0, #4294967295
 8000a58:	f000 b974 	b.w	8000d44 <__aeabi_idiv0>
 8000a5c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a60:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a64:	f000 f806 	bl	8000a74 <__udivmoddi4>
 8000a68:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a70:	b004      	add	sp, #16
 8000a72:	4770      	bx	lr

08000a74 <__udivmoddi4>:
 8000a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a78:	9d08      	ldr	r5, [sp, #32]
 8000a7a:	4604      	mov	r4, r0
 8000a7c:	468e      	mov	lr, r1
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d14d      	bne.n	8000b1e <__udivmoddi4+0xaa>
 8000a82:	428a      	cmp	r2, r1
 8000a84:	4694      	mov	ip, r2
 8000a86:	d969      	bls.n	8000b5c <__udivmoddi4+0xe8>
 8000a88:	fab2 f282 	clz	r2, r2
 8000a8c:	b152      	cbz	r2, 8000aa4 <__udivmoddi4+0x30>
 8000a8e:	fa01 f302 	lsl.w	r3, r1, r2
 8000a92:	f1c2 0120 	rsb	r1, r2, #32
 8000a96:	fa20 f101 	lsr.w	r1, r0, r1
 8000a9a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a9e:	ea41 0e03 	orr.w	lr, r1, r3
 8000aa2:	4094      	lsls	r4, r2
 8000aa4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000aa8:	0c21      	lsrs	r1, r4, #16
 8000aaa:	fbbe f6f8 	udiv	r6, lr, r8
 8000aae:	fa1f f78c 	uxth.w	r7, ip
 8000ab2:	fb08 e316 	mls	r3, r8, r6, lr
 8000ab6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000aba:	fb06 f107 	mul.w	r1, r6, r7
 8000abe:	4299      	cmp	r1, r3
 8000ac0:	d90a      	bls.n	8000ad8 <__udivmoddi4+0x64>
 8000ac2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ac6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000aca:	f080 811f 	bcs.w	8000d0c <__udivmoddi4+0x298>
 8000ace:	4299      	cmp	r1, r3
 8000ad0:	f240 811c 	bls.w	8000d0c <__udivmoddi4+0x298>
 8000ad4:	3e02      	subs	r6, #2
 8000ad6:	4463      	add	r3, ip
 8000ad8:	1a5b      	subs	r3, r3, r1
 8000ada:	b2a4      	uxth	r4, r4
 8000adc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ae0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ae4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ae8:	fb00 f707 	mul.w	r7, r0, r7
 8000aec:	42a7      	cmp	r7, r4
 8000aee:	d90a      	bls.n	8000b06 <__udivmoddi4+0x92>
 8000af0:	eb1c 0404 	adds.w	r4, ip, r4
 8000af4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000af8:	f080 810a 	bcs.w	8000d10 <__udivmoddi4+0x29c>
 8000afc:	42a7      	cmp	r7, r4
 8000afe:	f240 8107 	bls.w	8000d10 <__udivmoddi4+0x29c>
 8000b02:	4464      	add	r4, ip
 8000b04:	3802      	subs	r0, #2
 8000b06:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b0a:	1be4      	subs	r4, r4, r7
 8000b0c:	2600      	movs	r6, #0
 8000b0e:	b11d      	cbz	r5, 8000b18 <__udivmoddi4+0xa4>
 8000b10:	40d4      	lsrs	r4, r2
 8000b12:	2300      	movs	r3, #0
 8000b14:	e9c5 4300 	strd	r4, r3, [r5]
 8000b18:	4631      	mov	r1, r6
 8000b1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b1e:	428b      	cmp	r3, r1
 8000b20:	d909      	bls.n	8000b36 <__udivmoddi4+0xc2>
 8000b22:	2d00      	cmp	r5, #0
 8000b24:	f000 80ef 	beq.w	8000d06 <__udivmoddi4+0x292>
 8000b28:	2600      	movs	r6, #0
 8000b2a:	e9c5 0100 	strd	r0, r1, [r5]
 8000b2e:	4630      	mov	r0, r6
 8000b30:	4631      	mov	r1, r6
 8000b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b36:	fab3 f683 	clz	r6, r3
 8000b3a:	2e00      	cmp	r6, #0
 8000b3c:	d14a      	bne.n	8000bd4 <__udivmoddi4+0x160>
 8000b3e:	428b      	cmp	r3, r1
 8000b40:	d302      	bcc.n	8000b48 <__udivmoddi4+0xd4>
 8000b42:	4282      	cmp	r2, r0
 8000b44:	f200 80f9 	bhi.w	8000d3a <__udivmoddi4+0x2c6>
 8000b48:	1a84      	subs	r4, r0, r2
 8000b4a:	eb61 0303 	sbc.w	r3, r1, r3
 8000b4e:	2001      	movs	r0, #1
 8000b50:	469e      	mov	lr, r3
 8000b52:	2d00      	cmp	r5, #0
 8000b54:	d0e0      	beq.n	8000b18 <__udivmoddi4+0xa4>
 8000b56:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b5a:	e7dd      	b.n	8000b18 <__udivmoddi4+0xa4>
 8000b5c:	b902      	cbnz	r2, 8000b60 <__udivmoddi4+0xec>
 8000b5e:	deff      	udf	#255	; 0xff
 8000b60:	fab2 f282 	clz	r2, r2
 8000b64:	2a00      	cmp	r2, #0
 8000b66:	f040 8092 	bne.w	8000c8e <__udivmoddi4+0x21a>
 8000b6a:	eba1 010c 	sub.w	r1, r1, ip
 8000b6e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b72:	fa1f fe8c 	uxth.w	lr, ip
 8000b76:	2601      	movs	r6, #1
 8000b78:	0c20      	lsrs	r0, r4, #16
 8000b7a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000b7e:	fb07 1113 	mls	r1, r7, r3, r1
 8000b82:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000b86:	fb0e f003 	mul.w	r0, lr, r3
 8000b8a:	4288      	cmp	r0, r1
 8000b8c:	d908      	bls.n	8000ba0 <__udivmoddi4+0x12c>
 8000b8e:	eb1c 0101 	adds.w	r1, ip, r1
 8000b92:	f103 38ff 	add.w	r8, r3, #4294967295
 8000b96:	d202      	bcs.n	8000b9e <__udivmoddi4+0x12a>
 8000b98:	4288      	cmp	r0, r1
 8000b9a:	f200 80cb 	bhi.w	8000d34 <__udivmoddi4+0x2c0>
 8000b9e:	4643      	mov	r3, r8
 8000ba0:	1a09      	subs	r1, r1, r0
 8000ba2:	b2a4      	uxth	r4, r4
 8000ba4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ba8:	fb07 1110 	mls	r1, r7, r0, r1
 8000bac:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000bb0:	fb0e fe00 	mul.w	lr, lr, r0
 8000bb4:	45a6      	cmp	lr, r4
 8000bb6:	d908      	bls.n	8000bca <__udivmoddi4+0x156>
 8000bb8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bbc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bc0:	d202      	bcs.n	8000bc8 <__udivmoddi4+0x154>
 8000bc2:	45a6      	cmp	lr, r4
 8000bc4:	f200 80bb 	bhi.w	8000d3e <__udivmoddi4+0x2ca>
 8000bc8:	4608      	mov	r0, r1
 8000bca:	eba4 040e 	sub.w	r4, r4, lr
 8000bce:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000bd2:	e79c      	b.n	8000b0e <__udivmoddi4+0x9a>
 8000bd4:	f1c6 0720 	rsb	r7, r6, #32
 8000bd8:	40b3      	lsls	r3, r6
 8000bda:	fa22 fc07 	lsr.w	ip, r2, r7
 8000bde:	ea4c 0c03 	orr.w	ip, ip, r3
 8000be2:	fa20 f407 	lsr.w	r4, r0, r7
 8000be6:	fa01 f306 	lsl.w	r3, r1, r6
 8000bea:	431c      	orrs	r4, r3
 8000bec:	40f9      	lsrs	r1, r7
 8000bee:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000bf2:	fa00 f306 	lsl.w	r3, r0, r6
 8000bf6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000bfa:	0c20      	lsrs	r0, r4, #16
 8000bfc:	fa1f fe8c 	uxth.w	lr, ip
 8000c00:	fb09 1118 	mls	r1, r9, r8, r1
 8000c04:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c08:	fb08 f00e 	mul.w	r0, r8, lr
 8000c0c:	4288      	cmp	r0, r1
 8000c0e:	fa02 f206 	lsl.w	r2, r2, r6
 8000c12:	d90b      	bls.n	8000c2c <__udivmoddi4+0x1b8>
 8000c14:	eb1c 0101 	adds.w	r1, ip, r1
 8000c18:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c1c:	f080 8088 	bcs.w	8000d30 <__udivmoddi4+0x2bc>
 8000c20:	4288      	cmp	r0, r1
 8000c22:	f240 8085 	bls.w	8000d30 <__udivmoddi4+0x2bc>
 8000c26:	f1a8 0802 	sub.w	r8, r8, #2
 8000c2a:	4461      	add	r1, ip
 8000c2c:	1a09      	subs	r1, r1, r0
 8000c2e:	b2a4      	uxth	r4, r4
 8000c30:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c34:	fb09 1110 	mls	r1, r9, r0, r1
 8000c38:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c3c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c40:	458e      	cmp	lr, r1
 8000c42:	d908      	bls.n	8000c56 <__udivmoddi4+0x1e2>
 8000c44:	eb1c 0101 	adds.w	r1, ip, r1
 8000c48:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c4c:	d26c      	bcs.n	8000d28 <__udivmoddi4+0x2b4>
 8000c4e:	458e      	cmp	lr, r1
 8000c50:	d96a      	bls.n	8000d28 <__udivmoddi4+0x2b4>
 8000c52:	3802      	subs	r0, #2
 8000c54:	4461      	add	r1, ip
 8000c56:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c5a:	fba0 9402 	umull	r9, r4, r0, r2
 8000c5e:	eba1 010e 	sub.w	r1, r1, lr
 8000c62:	42a1      	cmp	r1, r4
 8000c64:	46c8      	mov	r8, r9
 8000c66:	46a6      	mov	lr, r4
 8000c68:	d356      	bcc.n	8000d18 <__udivmoddi4+0x2a4>
 8000c6a:	d053      	beq.n	8000d14 <__udivmoddi4+0x2a0>
 8000c6c:	b15d      	cbz	r5, 8000c86 <__udivmoddi4+0x212>
 8000c6e:	ebb3 0208 	subs.w	r2, r3, r8
 8000c72:	eb61 010e 	sbc.w	r1, r1, lr
 8000c76:	fa01 f707 	lsl.w	r7, r1, r7
 8000c7a:	fa22 f306 	lsr.w	r3, r2, r6
 8000c7e:	40f1      	lsrs	r1, r6
 8000c80:	431f      	orrs	r7, r3
 8000c82:	e9c5 7100 	strd	r7, r1, [r5]
 8000c86:	2600      	movs	r6, #0
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	f1c2 0320 	rsb	r3, r2, #32
 8000c92:	40d8      	lsrs	r0, r3
 8000c94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c98:	fa21 f303 	lsr.w	r3, r1, r3
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4301      	orrs	r1, r0
 8000ca0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ca4:	fa1f fe8c 	uxth.w	lr, ip
 8000ca8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000cac:	fb07 3610 	mls	r6, r7, r0, r3
 8000cb0:	0c0b      	lsrs	r3, r1, #16
 8000cb2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cb6:	fb00 f60e 	mul.w	r6, r0, lr
 8000cba:	429e      	cmp	r6, r3
 8000cbc:	fa04 f402 	lsl.w	r4, r4, r2
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0x260>
 8000cc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cc6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000cca:	d22f      	bcs.n	8000d2c <__udivmoddi4+0x2b8>
 8000ccc:	429e      	cmp	r6, r3
 8000cce:	d92d      	bls.n	8000d2c <__udivmoddi4+0x2b8>
 8000cd0:	3802      	subs	r0, #2
 8000cd2:	4463      	add	r3, ip
 8000cd4:	1b9b      	subs	r3, r3, r6
 8000cd6:	b289      	uxth	r1, r1
 8000cd8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000cdc:	fb07 3316 	mls	r3, r7, r6, r3
 8000ce0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ce4:	fb06 f30e 	mul.w	r3, r6, lr
 8000ce8:	428b      	cmp	r3, r1
 8000cea:	d908      	bls.n	8000cfe <__udivmoddi4+0x28a>
 8000cec:	eb1c 0101 	adds.w	r1, ip, r1
 8000cf0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000cf4:	d216      	bcs.n	8000d24 <__udivmoddi4+0x2b0>
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	d914      	bls.n	8000d24 <__udivmoddi4+0x2b0>
 8000cfa:	3e02      	subs	r6, #2
 8000cfc:	4461      	add	r1, ip
 8000cfe:	1ac9      	subs	r1, r1, r3
 8000d00:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d04:	e738      	b.n	8000b78 <__udivmoddi4+0x104>
 8000d06:	462e      	mov	r6, r5
 8000d08:	4628      	mov	r0, r5
 8000d0a:	e705      	b.n	8000b18 <__udivmoddi4+0xa4>
 8000d0c:	4606      	mov	r6, r0
 8000d0e:	e6e3      	b.n	8000ad8 <__udivmoddi4+0x64>
 8000d10:	4618      	mov	r0, r3
 8000d12:	e6f8      	b.n	8000b06 <__udivmoddi4+0x92>
 8000d14:	454b      	cmp	r3, r9
 8000d16:	d2a9      	bcs.n	8000c6c <__udivmoddi4+0x1f8>
 8000d18:	ebb9 0802 	subs.w	r8, r9, r2
 8000d1c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d20:	3801      	subs	r0, #1
 8000d22:	e7a3      	b.n	8000c6c <__udivmoddi4+0x1f8>
 8000d24:	4646      	mov	r6, r8
 8000d26:	e7ea      	b.n	8000cfe <__udivmoddi4+0x28a>
 8000d28:	4620      	mov	r0, r4
 8000d2a:	e794      	b.n	8000c56 <__udivmoddi4+0x1e2>
 8000d2c:	4640      	mov	r0, r8
 8000d2e:	e7d1      	b.n	8000cd4 <__udivmoddi4+0x260>
 8000d30:	46d0      	mov	r8, sl
 8000d32:	e77b      	b.n	8000c2c <__udivmoddi4+0x1b8>
 8000d34:	3b02      	subs	r3, #2
 8000d36:	4461      	add	r1, ip
 8000d38:	e732      	b.n	8000ba0 <__udivmoddi4+0x12c>
 8000d3a:	4630      	mov	r0, r6
 8000d3c:	e709      	b.n	8000b52 <__udivmoddi4+0xde>
 8000d3e:	4464      	add	r4, ip
 8000d40:	3802      	subs	r0, #2
 8000d42:	e742      	b.n	8000bca <__udivmoddi4+0x156>

08000d44 <__aeabi_idiv0>:
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop

08000d48 <appInit>:

// ======== Init =========== //
void appInit(App *app, GPIO_TypeDef* ledPort, uint16_t ledPin,
			UART_HandleTypeDef huart, DAC_HandleTypeDef hdac,
			UART_HandleTypeDef huartDebug, ADC_HandleTypeDef hadc)
{
 8000d48:	b082      	sub	sp, #8
 8000d4a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d4c:	b0a5      	sub	sp, #148	; 0x94
 8000d4e:	af20      	add	r7, sp, #128	; 0x80
 8000d50:	60f8      	str	r0, [r7, #12]
 8000d52:	60b9      	str	r1, [r7, #8]
 8000d54:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000d56:	4613      	mov	r3, r2
 8000d58:	80fb      	strh	r3, [r7, #6]
	// ======== LED =========== //
	blinkLedInit(&app->blinkLed, ledPort, ledPin, PATTERN_TOGGLE_EACH_100_MS);
 8000d5a:	68f8      	ldr	r0, [r7, #12]
 8000d5c:	88fa      	ldrh	r2, [r7, #6]
 8000d5e:	2301      	movs	r3, #1
 8000d60:	68b9      	ldr	r1, [r7, #8]
 8000d62:	f000 fbd4 	bl	800150e <blinkLedInit>

	// ======== Comm ======== //
	commInit(&app->comm, huart, huartDebug);
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	f103 0610 	add.w	r6, r3, #16
 8000d6c:	a80e      	add	r0, sp, #56	; 0x38
 8000d6e:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8000d72:	2244      	movs	r2, #68	; 0x44
 8000d74:	4619      	mov	r1, r3
 8000d76:	f006 fe67 	bl	8007a48 <memcpy>
 8000d7a:	466d      	mov	r5, sp
 8000d7c:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000d80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d82:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d84:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d86:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d8c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000d90:	e885 0003 	stmia.w	r5, {r0, r1}
 8000d94:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000d9a:	4630      	mov	r0, r6
 8000d9c:	f000 fd68 	bl	8001870 <commInit>

	// ======== Filter =========== //
	movingAverageInit(&app->movingAverageFilter, 128);
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000da6:	2180      	movs	r1, #128	; 0x80
 8000da8:	4618      	mov	r0, r3
 8000daa:	f006 fa6d 	bl	8007288 <movingAverageInit>

	// ======== Sampling =========== //
	samplingInit(&app->sampling, hadc);
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	f503 66cf 	add.w	r6, r3, #1656	; 0x678
 8000db4:	466d      	mov	r5, sp
 8000db6:	f107 04d4 	add.w	r4, r7, #212	; 0xd4
 8000dba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000dbc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000dbe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000dc0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000dc2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000dc4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000dc6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000dca:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8000dce:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8000dd2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000dd4:	4630      	mov	r0, r6
 8000dd6:	f001 fe74 	bl	8002ac2 <samplingInit>

	// ======== Controller =========== //
	controllerInit(&app->controller, hdac);
 8000dda:	68fb      	ldr	r3, [r7, #12]
 8000ddc:	f503 64da 	add.w	r4, r3, #1744	; 0x6d0
 8000de0:	466a      	mov	r2, sp
 8000de2:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000de6:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000dea:	e882 0003 	stmia.w	r2, {r0, r1}
 8000dee:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000df2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000df4:	4620      	mov	r0, r4
 8000df6:	f001 fc7b 	bl	80026f0 <controllerInit>
}
 8000dfa:	bf00      	nop
 8000dfc:	3714      	adds	r7, #20
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8000e04:	b002      	add	sp, #8
 8000e06:	4770      	bx	lr

08000e08 <appExecuteBlinkLed>:

// ======== LED =========== //
void appExecuteBlinkLed(App *app)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
	blinkLedExecuteBlink(&app->blinkLed);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	4618      	mov	r0, r3
 8000e14:	f000 fba4 	bl	8001560 <blinkLedExecuteBlink>
}
 8000e18:	bf00      	nop
 8000e1a:	3708      	adds	r7, #8
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <appRunController>:

// ======== Controller =========== //
void appRunController(App *app)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
	controllerRunPidController(&app->controller);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f001 fc9a 	bl	8002768 <controllerRunPidController>
}
 8000e34:	bf00      	nop
 8000e36:	3708      	adds	r7, #8
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	0000      	movs	r0, r0
	...

08000e40 <appGetCurrentInMiliAmps>:

// ======== App Calculations =========== //
uint32_t appGetCurrentInMiliAmps(App *app, uint16_t adcValue)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b08a      	sub	sp, #40	; 0x28
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
 8000e48:	460b      	mov	r3, r1
 8000e4a:	807b      	strh	r3, [r7, #2]
	uint32_t electronicCircuitGain = 0;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	627b      	str	r3, [r7, #36]	; 0x24
	float voltageDividerRate = 0;
 8000e50:	f04f 0300 	mov.w	r3, #0
 8000e54:	623b      	str	r3, [r7, #32]

	if (samplingGetCurrentMagnitudeOrder(&app->sampling) == LOW_CURRENT)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	f503 63cf 	add.w	r3, r3, #1656	; 0x678
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f001 fed6 	bl	8002c0e <samplingGetCurrentMagnitudeOrder>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d104      	bne.n	8000e72 <appGetCurrentInMiliAmps+0x32>
	{
		electronicCircuitGain = 100;
 8000e68:	2364      	movs	r3, #100	; 0x64
 8000e6a:	627b      	str	r3, [r7, #36]	; 0x24
		voltageDividerRate = 0.877;
 8000e6c:	4b2c      	ldr	r3, [pc, #176]	; (8000f20 <appGetCurrentInMiliAmps+0xe0>)
 8000e6e:	623b      	str	r3, [r7, #32]
 8000e70:	e003      	b.n	8000e7a <appGetCurrentInMiliAmps+0x3a>
	}
	else
	{
		electronicCircuitGain = 10;
 8000e72:	230a      	movs	r3, #10
 8000e74:	627b      	str	r3, [r7, #36]	; 0x24
		voltageDividerRate = 0.955;
 8000e76:	4b2b      	ldr	r3, [pc, #172]	; (8000f24 <appGetCurrentInMiliAmps+0xe4>)
 8000e78:	623b      	str	r3, [r7, #32]
	}

	uint32_t shuntResistorInOhms = 1;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	61fb      	str	r3, [r7, #28]
  	float measuredSignalInVolts = ((3.3 * adcValue) / 4095);
 8000e7e:	887b      	ldrh	r3, [r7, #2]
 8000e80:	4618      	mov	r0, r3
 8000e82:	f7ff fb13 	bl	80004ac <__aeabi_i2d>
 8000e86:	a322      	add	r3, pc, #136	; (adr r3, 8000f10 <appGetCurrentInMiliAmps+0xd0>)
 8000e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e8c:	f7ff fb78 	bl	8000580 <__aeabi_dmul>
 8000e90:	4602      	mov	r2, r0
 8000e92:	460b      	mov	r3, r1
 8000e94:	4610      	mov	r0, r2
 8000e96:	4619      	mov	r1, r3
 8000e98:	a31f      	add	r3, pc, #124	; (adr r3, 8000f18 <appGetCurrentInMiliAmps+0xd8>)
 8000e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e9e:	f7ff fc99 	bl	80007d4 <__aeabi_ddiv>
 8000ea2:	4602      	mov	r2, r0
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	4610      	mov	r0, r2
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	f7ff fd7b 	bl	80009a4 <__aeabi_d2f>
 8000eae:	4603      	mov	r3, r0
 8000eb0:	61bb      	str	r3, [r7, #24]
  	float conditionedSignalInVolts = measuredSignalInVolts / (electronicCircuitGain * voltageDividerRate);
 8000eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eb4:	ee07 3a90 	vmov	s15, r3
 8000eb8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000ebc:	edd7 7a08 	vldr	s15, [r7, #32]
 8000ec0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ec4:	edd7 6a06 	vldr	s13, [r7, #24]
 8000ec8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ecc:	edc7 7a05 	vstr	s15, [r7, #20]
  	float calculatedCurrentInAmps = conditionedSignalInVolts / shuntResistorInOhms;
 8000ed0:	69fb      	ldr	r3, [r7, #28]
 8000ed2:	ee07 3a90 	vmov	s15, r3
 8000ed6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000eda:	edd7 6a05 	vldr	s13, [r7, #20]
 8000ede:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ee2:	edc7 7a04 	vstr	s15, [r7, #16]
  	float calculatedCurrentInMiliAmpsAux = 1000 * calculatedCurrentInAmps;
 8000ee6:	edd7 7a04 	vldr	s15, [r7, #16]
 8000eea:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000f28 <appGetCurrentInMiliAmps+0xe8>
 8000eee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ef2:	edc7 7a03 	vstr	s15, [r7, #12]
  	uint32_t calculatedCurrentInMiliAmps = (uint32_t) calculatedCurrentInMiliAmpsAux;
 8000ef6:	edd7 7a03 	vldr	s15, [r7, #12]
 8000efa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000efe:	ee17 3a90 	vmov	r3, s15
 8000f02:	60bb      	str	r3, [r7, #8]
  	return calculatedCurrentInMiliAmps;
 8000f04:	68bb      	ldr	r3, [r7, #8]
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3728      	adds	r7, #40	; 0x28
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	66666666 	.word	0x66666666
 8000f14:	400a6666 	.word	0x400a6666
 8000f18:	00000000 	.word	0x00000000
 8000f1c:	40affe00 	.word	0x40affe00
 8000f20:	3f608312 	.word	0x3f608312
 8000f24:	3f747ae1 	.word	0x3f747ae1
 8000f28:	447a0000 	.word	0x447a0000

08000f2c <appExecuteSampling>:

// ======== Sampling =========== //
void appExecuteSampling(App *app)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b086      	sub	sp, #24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
	samplingExecuteAdcRead(&app->sampling);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	f503 63cf 	add.w	r3, r3, #1656	; 0x678
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f001 fde8 	bl	8002b10 <samplingExecuteAdcRead>

	uint16_t readAdcValue = samplingGetAdcValue(&app->sampling);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	f503 63cf 	add.w	r3, r3, #1656	; 0x678
 8000f46:	4618      	mov	r0, r3
 8000f48:	f001 fe55 	bl	8002bf6 <samplingGetAdcValue>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	82fb      	strh	r3, [r7, #22]
	uint32_t calculatedCurrentInMiliAmps = appGetCurrentInMiliAmps(app, readAdcValue);
 8000f50:	8afb      	ldrh	r3, [r7, #22]
 8000f52:	4619      	mov	r1, r3
 8000f54:	6878      	ldr	r0, [r7, #4]
 8000f56:	f7ff ff73 	bl	8000e40 <appGetCurrentInMiliAmps>
 8000f5a:	6138      	str	r0, [r7, #16]
	appAddNewValueToFilter(app, calculatedCurrentInMiliAmps);
 8000f5c:	6939      	ldr	r1, [r7, #16]
 8000f5e:	6878      	ldr	r0, [r7, #4]
 8000f60:	f000 f80c 	bl	8000f7c <appAddNewValueToFilter>
	uint32_t filteredCurrentInMiliAmps = appGetFilterResult(app);
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f000 f81a 	bl	8000f9e <appGetFilterResult>
 8000f6a:	60f8      	str	r0, [r7, #12]
	appSetPidProcessVariable(app, filteredCurrentInMiliAmps);
 8000f6c:	68f9      	ldr	r1, [r7, #12]
 8000f6e:	6878      	ldr	r0, [r7, #4]
 8000f70:	f000 fa23 	bl	80013ba <appSetPidProcessVariable>
}
 8000f74:	bf00      	nop
 8000f76:	3718      	adds	r7, #24
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}

08000f7c <appAddNewValueToFilter>:

// ======== Filter =========== //
void appAddNewValueToFilter(App *app, uint32_t newValue)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
 8000f84:	6039      	str	r1, [r7, #0]
	movingAverageAddValue(&app->movingAverageFilter, newValue);
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000f8c:	683a      	ldr	r2, [r7, #0]
 8000f8e:	4611      	mov	r1, r2
 8000f90:	4618      	mov	r0, r3
 8000f92:	f006 f999 	bl	80072c8 <movingAverageAddValue>
}
 8000f96:	bf00      	nop
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <appGetFilterResult>:

uint32_t appGetFilterResult(App *app)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b082      	sub	sp, #8
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	6078      	str	r0, [r7, #4]
	return movingAverageGetMean(&app->movingAverageFilter);
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000fac:	4618      	mov	r0, r3
 8000fae:	f006 f9c6 	bl	800733e <movingAverageGetMean>
 8000fb2:	4603      	mov	r3, r0
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <appAppendReceivedByte>:

// ======== Data Packet Rx =========== //
void appAppendReceivedByte(App *app, uint8_t receivedByte)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	70fb      	strb	r3, [r7, #3]
	commAppendReceivedByte(&app->comm, receivedByte);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	3310      	adds	r3, #16
 8000fcc:	78fa      	ldrb	r2, [r7, #3]
 8000fce:	4611      	mov	r1, r2
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f001 f84d 	bl	8002070 <commAppendReceivedByte>
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <appDecodeReceivedData>:

void appDecodeReceivedData(App *app)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
	commTryDecodeReceivedDataPacket(&app->comm);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	3310      	adds	r3, #16
 8000fea:	4618      	mov	r0, r3
 8000fec:	f001 f851 	bl	8002092 <commTryDecodeReceivedDataPacket>
}
 8000ff0:	bf00      	nop
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <appExtractCommandAndPayloadFromDecodedData>:

void appExtractCommandAndPayloadFromDecodedData(App *app)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
	commTryExtractCommandAndPayloadFromDecodedDataPacket(&app->comm);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	3310      	adds	r3, #16
 8001004:	4618      	mov	r0, r3
 8001006:	f001 f851 	bl	80020ac <commTryExtractCommandAndPayloadFromDecodedDataPacket>
}
 800100a:	bf00      	nop
 800100c:	3708      	adds	r7, #8
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}

08001012 <appDecodeExtractedCommand>:

void appDecodeExtractedCommand(App *app)
{
 8001012:	b580      	push	{r7, lr}
 8001014:	b082      	sub	sp, #8
 8001016:	af00      	add	r7, sp, #0
 8001018:	6078      	str	r0, [r7, #4]
	commTryDecodeExtractedCommand(&app->comm, app);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	3310      	adds	r3, #16
 800101e:	6879      	ldr	r1, [r7, #4]
 8001020:	4618      	mov	r0, r3
 8001022:	f001 f87e 	bl	8002122 <commTryDecodeExtractedCommand>
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <appSendData>:

// ======== Data Packet Tx =========== //
void appSendData(App *app)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	b082      	sub	sp, #8
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
	commTrySendData(&app->comm, app);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	3310      	adds	r3, #16
 800103a:	6879      	ldr	r1, [r7, #4]
 800103c:	4618      	mov	r0, r3
 800103e:	f000 fc64 	bl	800190a <commTrySendData>
}
 8001042:	bf00      	nop
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}

0800104a <appGetPidKp>:

// ======= Getters and Setters ======== //
float appGetPidKp(App *app)
{
 800104a:	b580      	push	{r7, lr}
 800104c:	b082      	sub	sp, #8
 800104e:	af00      	add	r7, sp, #0
 8001050:	6078      	str	r0, [r7, #4]
	return controllerGetPidKp(&app->controller);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 8001058:	4618      	mov	r0, r3
 800105a:	f001 fba4 	bl	80027a6 <controllerGetPidKp>
 800105e:	eef0 7a40 	vmov.f32	s15, s0
}
 8001062:	eeb0 0a67 	vmov.f32	s0, s15
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <appSetPidKp>:

void appSetPidKp(App *app, float kp)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
 8001074:	ed87 0a00 	vstr	s0, [r7]
	controllerSetPidKp(&app->controller, kp);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 800107e:	ed97 0a00 	vldr	s0, [r7]
 8001082:	4618      	mov	r0, r3
 8001084:	f001 fb9e 	bl	80027c4 <controllerSetPidKp>
}
 8001088:	bf00      	nop
 800108a:	3708      	adds	r7, #8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}

08001090 <appGetPidKi>:

float appGetPidKi(App *app)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
	return controllerGetPidKi(&app->controller);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 800109e:	4618      	mov	r0, r3
 80010a0:	f001 fba0 	bl	80027e4 <controllerGetPidKi>
 80010a4:	eef0 7a40 	vmov.f32	s15, s0
}
 80010a8:	eeb0 0a67 	vmov.f32	s0, s15
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <appSetPidKi>:

void appSetPidKi(App *app, float ki)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b082      	sub	sp, #8
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
 80010ba:	ed87 0a00 	vstr	s0, [r7]
	controllerSetPidKi(&app->controller, ki);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 80010c4:	ed97 0a00 	vldr	s0, [r7]
 80010c8:	4618      	mov	r0, r3
 80010ca:	f001 fb9a 	bl	8002802 <controllerSetPidKi>
}
 80010ce:	bf00      	nop
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}

080010d6 <appGetPidKd>:

float appGetPidKd(App *app)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b082      	sub	sp, #8
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
	return controllerGetPidKd(&app->controller);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 80010e4:	4618      	mov	r0, r3
 80010e6:	f001 fb9c 	bl	8002822 <controllerGetPidKd>
 80010ea:	eef0 7a40 	vmov.f32	s15, s0
}
 80010ee:	eeb0 0a67 	vmov.f32	s0, s15
 80010f2:	3708      	adds	r7, #8
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <appSetPidKd>:

void appSetPidKd(App *app, float kd)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
 8001100:	ed87 0a00 	vstr	s0, [r7]
	controllerSetPidKd(&app->controller, kd);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 800110a:	ed97 0a00 	vldr	s0, [r7]
 800110e:	4618      	mov	r0, r3
 8001110:	f001 fb96 	bl	8002840 <controllerSetPidKd>
}
 8001114:	bf00      	nop
 8001116:	3708      	adds	r7, #8
 8001118:	46bd      	mov	sp, r7
 800111a:	bd80      	pop	{r7, pc}

0800111c <appGetPidInterval>:

uint16_t appGetPidInterval(App *app)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
	return (uint16_t) (10000 * controllerGetPidInterval(&app->controller));
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 800112a:	4618      	mov	r0, r3
 800112c:	f001 fb98 	bl	8002860 <controllerGetPidInterval>
 8001130:	eef0 7a40 	vmov.f32	s15, s0
 8001134:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8001150 <appGetPidInterval+0x34>
 8001138:	ee67 7a87 	vmul.f32	s15, s15, s14
 800113c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001140:	ee17 3a90 	vmov	r3, s15
 8001144:	b29b      	uxth	r3, r3
}
 8001146:	4618      	mov	r0, r3
 8001148:	3708      	adds	r7, #8
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	461c4000 	.word	0x461c4000

08001154 <appSetPidInterval>:

void appSetPidInterval(App *app, uint16_t pidInterval)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	460b      	mov	r3, r1
 800115e:	807b      	strh	r3, [r7, #2]
	if ((pidInterval >= 0) && (pidInterval <= DELAY_5000_MILISECONDS))
 8001160:	887b      	ldrh	r3, [r7, #2]
 8001162:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001166:	4293      	cmp	r3, r2
 8001168:	d810      	bhi.n	800118c <appSetPidInterval+0x38>
	{
		controllerSetPidInterval(&app->controller, ((float) pidInterval) / 10000);
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 8001170:	887a      	ldrh	r2, [r7, #2]
 8001172:	ee07 2a90 	vmov	s15, r2
 8001176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800117a:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001194 <appSetPidInterval+0x40>
 800117e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001182:	eeb0 0a47 	vmov.f32	s0, s14
 8001186:	4618      	mov	r0, r3
 8001188:	f001 fb79 	bl	800287e <controllerSetPidInterval>
	}
}
 800118c:	bf00      	nop
 800118e:	3708      	adds	r7, #8
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	461c4000 	.word	0x461c4000

08001198 <appGetPidMinSumOfErrors>:

int32_t appGetPidMinSumOfErrors(App *app)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
	return controllerGetPidMinSumOfErrors(&app->controller);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 80011a6:	4618      	mov	r0, r3
 80011a8:	f001 fb79 	bl	800289e <controllerGetPidMinSumOfErrors>
 80011ac:	4603      	mov	r3, r0
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	3708      	adds	r7, #8
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}

080011b6 <appSetPidMinSumOfErrors>:

void appSetPidMinSumOfErrors(App *app, int32_t minSumOfErrors)
{
 80011b6:	b580      	push	{r7, lr}
 80011b8:	b082      	sub	sp, #8
 80011ba:	af00      	add	r7, sp, #0
 80011bc:	6078      	str	r0, [r7, #4]
 80011be:	6039      	str	r1, [r7, #0]
	controllerSetPidMinSumOfErrors(&app->controller, minSumOfErrors);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 80011c6:	6839      	ldr	r1, [r7, #0]
 80011c8:	4618      	mov	r0, r3
 80011ca:	f001 fb75 	bl	80028b8 <controllerSetPidMinSumOfErrors>
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <appGetPidMaxSumOfErrors>:

int32_t appGetPidMaxSumOfErrors(App *app)
{
 80011d6:	b580      	push	{r7, lr}
 80011d8:	b082      	sub	sp, #8
 80011da:	af00      	add	r7, sp, #0
 80011dc:	6078      	str	r0, [r7, #4]
	return controllerGetPidMaxSumOfErrors(&app->controller);
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 80011e4:	4618      	mov	r0, r3
 80011e6:	f001 fb75 	bl	80028d4 <controllerGetPidMaxSumOfErrors>
 80011ea:	4603      	mov	r3, r0
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <appSetPidMaxSumOfErrors>:

void appSetPidMaxSumOfErrors(App *app, int32_t maxSumOfErrors)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b082      	sub	sp, #8
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
 80011fc:	6039      	str	r1, [r7, #0]
	controllerSetPidMaxSumOfErrors(&app->controller, maxSumOfErrors);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 8001204:	6839      	ldr	r1, [r7, #0]
 8001206:	4618      	mov	r0, r3
 8001208:	f001 fb71 	bl	80028ee <controllerSetPidMaxSumOfErrors>
}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}

08001214 <appGetPidMinControlledVariable>:

int32_t appGetPidMinControlledVariable(App *app)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
	return controllerGetPidMinControlledVariable(&app->controller);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 8001222:	4618      	mov	r0, r3
 8001224:	f001 fb71 	bl	800290a <controllerGetPidMinControlledVariable>
 8001228:	4603      	mov	r3, r0
}
 800122a:	4618      	mov	r0, r3
 800122c:	3708      	adds	r7, #8
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}

08001232 <appSetPidMinControlledVariable>:

void appSetPidMinControlledVariable(App *app, int32_t minControlledVariable)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	b082      	sub	sp, #8
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
 800123a:	6039      	str	r1, [r7, #0]
	controllerSetPidMinControlledVariable(&app->controller, minControlledVariable);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 8001242:	6839      	ldr	r1, [r7, #0]
 8001244:	4618      	mov	r0, r3
 8001246:	f001 fb6d 	bl	8002924 <controllerSetPidMinControlledVariable>
}
 800124a:	bf00      	nop
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}

08001252 <appGetPidMaxControlledVariable>:

int32_t appGetPidMaxControlledVariable(App *app)
{
 8001252:	b580      	push	{r7, lr}
 8001254:	b082      	sub	sp, #8
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
	return controllerGetPidMaxControlledVariable(&app->controller);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 8001260:	4618      	mov	r0, r3
 8001262:	f001 fb6d 	bl	8002940 <controllerGetPidMaxControlledVariable>
 8001266:	4603      	mov	r3, r0
}
 8001268:	4618      	mov	r0, r3
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <appSetPidMaxControlledVariable>:

void appSetPidMaxControlledVariable(App *app, int32_t maxControlledVariable)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	6039      	str	r1, [r7, #0]
	controllerSetPidMaxControlledVariable(&app->controller, maxControlledVariable);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 8001280:	6839      	ldr	r1, [r7, #0]
 8001282:	4618      	mov	r0, r3
 8001284:	f001 fb69 	bl	800295a <controllerSetPidMaxControlledVariable>
}
 8001288:	bf00      	nop
 800128a:	3708      	adds	r7, #8
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <appGetPidOffset>:

float appGetPidOffset(App *app)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
	return controllerGetPidOffset(&app->controller);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 800129e:	4618      	mov	r0, r3
 80012a0:	f001 fb69 	bl	8002976 <controllerGetPidOffset>
 80012a4:	eef0 7a40 	vmov.f32	s15, s0
}
 80012a8:	eeb0 0a67 	vmov.f32	s0, s15
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <appSetPidOffset>:

void appSetPidOffset(App *app, float offset)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b082      	sub	sp, #8
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	6078      	str	r0, [r7, #4]
 80012ba:	ed87 0a00 	vstr	s0, [r7]
	controllerSetPidOffset(&app->controller, offset);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 80012c4:	ed97 0a00 	vldr	s0, [r7]
 80012c8:	4618      	mov	r0, r3
 80012ca:	f001 fb63 	bl	8002994 <controllerSetPidOffset>
}
 80012ce:	bf00      	nop
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <appGetPidBias>:

float appGetPidBias(App *app)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	b082      	sub	sp, #8
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
	return controllerGetPidBias(&app->controller);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 80012e4:	4618      	mov	r0, r3
 80012e6:	f001 fb65 	bl	80029b4 <controllerGetPidBias>
 80012ea:	eef0 7a40 	vmov.f32	s15, s0
}
 80012ee:	eeb0 0a67 	vmov.f32	s0, s15
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <appSetPidBias>:

void appSetPidBias(App *app, float bias)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b082      	sub	sp, #8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	ed87 0a00 	vstr	s0, [r7]
	controllerSetPidBias(&app->controller, bias);
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 800130a:	ed97 0a00 	vldr	s0, [r7]
 800130e:	4618      	mov	r0, r3
 8001310:	f001 fb5f 	bl	80029d2 <controllerSetPidBias>
}
 8001314:	bf00      	nop
 8001316:	3708      	adds	r7, #8
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}

0800131c <appGetPidSetpoint>:

float appGetPidSetpoint(App *app)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
	return controllerGetPidSetpoint(&app->controller);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 800132a:	4618      	mov	r0, r3
 800132c:	f001 fb61 	bl	80029f2 <controllerGetPidSetpoint>
 8001330:	eef0 7a40 	vmov.f32	s15, s0
}
 8001334:	eeb0 0a67 	vmov.f32	s0, s15
 8001338:	3708      	adds	r7, #8
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
	...

08001340 <appSetPidSetpoint>:

void appSetPidSetpoint(App *app, float setpoint)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	ed87 0a00 	vstr	s0, [r7]
	if ((setpoint >= MIN_CURRENT_IN_MICRO_AMPS) && (setpoint <= MAX_CURRENT_IN_MICRO_AMPS))
 800134c:	edd7 7a00 	vldr	s15, [r7]
 8001350:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001358:	da00      	bge.n	800135c <appSetPidSetpoint+0x1c>
	{
		controllerSetPidSetpoint(&app->controller, setpoint);
		commSetEnableSendCurrentPidSetpointValue(&app->comm, TRUE);
	}
}
 800135a:	e017      	b.n	800138c <appSetPidSetpoint+0x4c>
	if ((setpoint >= MIN_CURRENT_IN_MICRO_AMPS) && (setpoint <= MAX_CURRENT_IN_MICRO_AMPS))
 800135c:	edd7 7a00 	vldr	s15, [r7]
 8001360:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8001394 <appSetPidSetpoint+0x54>
 8001364:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136c:	d900      	bls.n	8001370 <appSetPidSetpoint+0x30>
}
 800136e:	e00d      	b.n	800138c <appSetPidSetpoint+0x4c>
		controllerSetPidSetpoint(&app->controller, setpoint);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 8001376:	ed97 0a00 	vldr	s0, [r7]
 800137a:	4618      	mov	r0, r3
 800137c:	f001 fb48 	bl	8002a10 <controllerSetPidSetpoint>
		commSetEnableSendCurrentPidSetpointValue(&app->comm, TRUE);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	3310      	adds	r3, #16
 8001384:	2101      	movs	r1, #1
 8001386:	4618      	mov	r0, r3
 8001388:	f001 f93b 	bl	8002602 <commSetEnableSendCurrentPidSetpointValue>
}
 800138c:	bf00      	nop
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	48927c00 	.word	0x48927c00

08001398 <appGetPidProcessVariable>:

float appGetPidProcessVariable(App *app)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
	return controllerGetPidProcessVariable(&app->controller);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 80013a6:	4618      	mov	r0, r3
 80013a8:	f001 fb42 	bl	8002a30 <controllerGetPidProcessVariable>
 80013ac:	eef0 7a40 	vmov.f32	s15, s0
}
 80013b0:	eeb0 0a67 	vmov.f32	s0, s15
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}

080013ba <appSetPidProcessVariable>:

void appSetPidProcessVariable(App *app, uint32_t value)
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	b082      	sub	sp, #8
 80013be:	af00      	add	r7, sp, #0
 80013c0:	6078      	str	r0, [r7, #4]
 80013c2:	6039      	str	r1, [r7, #0]
	controllerSetPidProcessVariable(&app->controller, (float) value);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 80013ca:	683a      	ldr	r2, [r7, #0]
 80013cc:	ee07 2a90 	vmov	s15, r2
 80013d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80013d4:	eeb0 0a67 	vmov.f32	s0, s15
 80013d8:	4618      	mov	r0, r3
 80013da:	f001 fb38 	bl	8002a4e <controllerSetPidProcessVariable>
}
 80013de:	bf00      	nop
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}

080013e6 <appGetRunPidControllerStatus>:

Bool appGetRunPidControllerStatus(App *app)
{
 80013e6:	b580      	push	{r7, lr}
 80013e8:	b082      	sub	sp, #8
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	6078      	str	r0, [r7, #4]
	return controllerGetRunPidControllerStatus(&app->controller);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 80013f4:	4618      	mov	r0, r3
 80013f6:	f001 fb3a 	bl	8002a6e <controllerGetRunPidControllerStatus>
 80013fa:	4603      	mov	r3, r0
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3708      	adds	r7, #8
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <appSetRunPidControllerStatus>:

void appSetRunPidControllerStatus(App *app, Bool status)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	460b      	mov	r3, r1
 800140e:	70fb      	strb	r3, [r7, #3]
	if (status == TRUE)
 8001410:	78fb      	ldrb	r3, [r7, #3]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d105      	bne.n	8001422 <appSetRunPidControllerStatus+0x1e>
	{
		blinkLedSetBlinkPattern(&app->blinkLed, PATTERN_TOGGLE_EACH_250_MS);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2104      	movs	r1, #4
 800141a:	4618      	mov	r0, r3
 800141c:	f000 fa17 	bl	800184e <blinkLedSetBlinkPattern>
 8001420:	e004      	b.n	800142c <appSetRunPidControllerStatus+0x28>
	}
	else
	{
		blinkLedSetBlinkPattern(&app->blinkLed, PATTERN_TOGGLE_EACH_100_MS);
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2101      	movs	r1, #1
 8001426:	4618      	mov	r0, r3
 8001428:	f000 fa11 	bl	800184e <blinkLedSetBlinkPattern>
	}

	controllerSetRunPidControllerStatus(&app->controller, status);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	f503 63da 	add.w	r3, r3, #1744	; 0x6d0
 8001432:	78fa      	ldrb	r2, [r7, #3]
 8001434:	4611      	mov	r1, r2
 8001436:	4618      	mov	r0, r3
 8001438:	f001 fb26 	bl	8002a88 <controllerSetRunPidControllerStatus>
}
 800143c:	bf00      	nop
 800143e:	3708      	adds	r7, #8
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}

08001444 <appGetSamplingInterval>:

uint16_t appGetSamplingInterval(App *app)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
	return samplingGetSamplingInterval(&app->sampling);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	f503 63cf 	add.w	r3, r3, #1656	; 0x678
 8001452:	4618      	mov	r0, r3
 8001454:	f001 fbb4 	bl	8002bc0 <samplingGetSamplingInterval>
 8001458:	4603      	mov	r3, r0
}
 800145a:	4618      	mov	r0, r3
 800145c:	3708      	adds	r7, #8
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}

08001462 <appSetSamplingInterval>:

void appSetSamplingInterval(App *app, uint16_t samplingInterval)
{
 8001462:	b580      	push	{r7, lr}
 8001464:	b082      	sub	sp, #8
 8001466:	af00      	add	r7, sp, #0
 8001468:	6078      	str	r0, [r7, #4]
 800146a:	460b      	mov	r3, r1
 800146c:	807b      	strh	r3, [r7, #2]
	if ((samplingInterval >= 0) && (samplingInterval <= DELAY_5000_MILISECONDS))
 800146e:	887b      	ldrh	r3, [r7, #2]
 8001470:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001474:	4293      	cmp	r3, r2
 8001476:	d807      	bhi.n	8001488 <appSetSamplingInterval+0x26>
	{
		samplingSetSamplingInterval(&app->sampling, samplingInterval);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f503 63cf 	add.w	r3, r3, #1656	; 0x678
 800147e:	887a      	ldrh	r2, [r7, #2]
 8001480:	4611      	mov	r1, r2
 8001482:	4618      	mov	r0, r3
 8001484:	f001 fba8 	bl	8002bd8 <samplingSetSamplingInterval>
	}
}
 8001488:	bf00      	nop
 800148a:	3708      	adds	r7, #8
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}

08001490 <appGetMovingAverageFilterWindow>:

uint16_t appGetMovingAverageFilterWindow(App *app)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b082      	sub	sp, #8
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
	return movingAverageGetWindow(&app->movingAverageFilter);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800149e:	4618      	mov	r0, r3
 80014a0:	f005 ff5a 	bl	8007358 <movingAverageGetWindow>
 80014a4:	4603      	mov	r3, r0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <appSetMovingAverageFilterWindow>:

void appSetMovingAverageFilterWindow(App *app, uint16_t movingAverageFilterWindow)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	b082      	sub	sp, #8
 80014b2:	af00      	add	r7, sp, #0
 80014b4:	6078      	str	r0, [r7, #4]
 80014b6:	460b      	mov	r3, r1
 80014b8:	807b      	strh	r3, [r7, #2]
	movingAverageSetWindow(&app->movingAverageFilter, movingAverageFilterWindow);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80014c0:	887a      	ldrh	r2, [r7, #2]
 80014c2:	4611      	mov	r1, r2
 80014c4:	4618      	mov	r0, r3
 80014c6:	f005 ff53 	bl	8007370 <movingAverageSetWindow>
}
 80014ca:	bf00      	nop
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}

080014d2 <appSetEnableSendKeepAliveMessage>:
{
	return commGetEnableSendKeepAliveMessage(&app->comm);
}

void appSetEnableSendKeepAliveMessage(App *app, Bool status)
{
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b082      	sub	sp, #8
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	6078      	str	r0, [r7, #4]
 80014da:	460b      	mov	r3, r1
 80014dc:	70fb      	strb	r3, [r7, #3]
	commSetEnableSendKeepAliveMessage(&app->comm, status);
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	3310      	adds	r3, #16
 80014e2:	78fa      	ldrb	r2, [r7, #3]
 80014e4:	4611      	mov	r1, r2
 80014e6:	4618      	mov	r0, r3
 80014e8:	f001 f8a8 	bl	800263c <commSetEnableSendKeepAliveMessage>
}
 80014ec:	bf00      	nop
 80014ee:	3708      	adds	r7, #8
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <appGetBlinkDelay>:

uint32_t appGetBlinkDelay(App *app)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
	return blinkLedGetBlinkDelay(&app->blinkLed);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	4618      	mov	r0, r3
 8001500:	f000 f964 	bl	80017cc <blinkLedGetBlinkDelay>
 8001504:	4603      	mov	r3, r0
}
 8001506:	4618      	mov	r0, r3
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <blinkLedInit>:

#include "blinkLed.h"

// ======== Init =========== //
void blinkLedInit(BlinkLed *blinkLed, GPIO_TypeDef* ledPort, uint16_t ledPin, uint8_t blinkPattern)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b084      	sub	sp, #16
 8001512:	af00      	add	r7, sp, #0
 8001514:	60f8      	str	r0, [r7, #12]
 8001516:	60b9      	str	r1, [r7, #8]
 8001518:	4611      	mov	r1, r2
 800151a:	461a      	mov	r2, r3
 800151c:	460b      	mov	r3, r1
 800151e:	80fb      	strh	r3, [r7, #6]
 8001520:	4613      	mov	r3, r2
 8001522:	717b      	strb	r3, [r7, #5]
	blinkLed->ledPort = ledPort;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	68ba      	ldr	r2, [r7, #8]
 8001528:	609a      	str	r2, [r3, #8]
	blinkLed->ledPin = ledPin;
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	88fa      	ldrh	r2, [r7, #6]
 800152e:	819a      	strh	r2, [r3, #12]
	blinkLed->blinkPattern = blinkPattern;
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	797a      	ldrb	r2, [r7, #5]
 8001534:	715a      	strb	r2, [r3, #5]
	blinkLed->counter = 0;
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	2200      	movs	r2, #0
 800153a:	711a      	strb	r2, [r3, #4]
	HAL_GPIO_WritePin(blinkLed->ledPort, blinkLed->ledPin, GPIO_PIN_RESET);
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	6898      	ldr	r0, [r3, #8]
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	899b      	ldrh	r3, [r3, #12]
 8001544:	2200      	movs	r2, #0
 8001546:	4619      	mov	r1, r3
 8001548:	f003 fc3a 	bl	8004dc0 <HAL_GPIO_WritePin>
	blinkLedSetBlinkDelay(blinkLed, DELAY_100_MILISECONDS);
 800154c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001550:	68f8      	ldr	r0, [r7, #12]
 8001552:	f000 f947 	bl	80017e4 <blinkLedSetBlinkDelay>
}
 8001556:	bf00      	nop
 8001558:	3710      	adds	r7, #16
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
	...

08001560 <blinkLedExecuteBlink>:

// ======== LED =========== //
void blinkLedExecuteBlink(BlinkLed *blinkLed)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
	switch (blinkLedGetBlinkPattern(blinkLed))
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f000 f964 	bl	8001836 <blinkLedGetBlinkPattern>
 800156e:	4603      	mov	r3, r0
 8001570:	2b05      	cmp	r3, #5
 8001572:	f200 8127 	bhi.w	80017c4 <blinkLedExecuteBlink+0x264>
 8001576:	a201      	add	r2, pc, #4	; (adr r2, 800157c <blinkLedExecuteBlink+0x1c>)
 8001578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800157c:	08001595 	.word	0x08001595
 8001580:	080015cd 	.word	0x080015cd
 8001584:	08001605 	.word	0x08001605
 8001588:	0800170b 	.word	0x0800170b
 800158c:	080015e9 	.word	0x080015e9
 8001590:	080015b1 	.word	0x080015b1
	{
		case PATTERN_ALWAYS_OFF:
			HAL_GPIO_WritePin(blinkLed->ledPort, blinkLed->ledPin, GPIO_PIN_RESET);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6898      	ldr	r0, [r3, #8]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	899b      	ldrh	r3, [r3, #12]
 800159c:	2200      	movs	r2, #0
 800159e:	4619      	mov	r1, r3
 80015a0:	f003 fc0e 	bl	8004dc0 <HAL_GPIO_WritePin>
			blinkLedSetBlinkDelay(blinkLed, DELAY_500_MILISECONDS);
 80015a4:	f241 3188 	movw	r1, #5000	; 0x1388
 80015a8:	6878      	ldr	r0, [r7, #4]
 80015aa:	f000 f91b 	bl	80017e4 <blinkLedSetBlinkDelay>
			break;
 80015ae:	e109      	b.n	80017c4 <blinkLedExecuteBlink+0x264>

		case PATTERN_ALWAYS_ON:
			HAL_GPIO_WritePin(blinkLed->ledPort, blinkLed->ledPin, GPIO_PIN_SET);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	6898      	ldr	r0, [r3, #8]
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	899b      	ldrh	r3, [r3, #12]
 80015b8:	2201      	movs	r2, #1
 80015ba:	4619      	mov	r1, r3
 80015bc:	f003 fc00 	bl	8004dc0 <HAL_GPIO_WritePin>
			blinkLedSetBlinkDelay(blinkLed, DELAY_500_MILISECONDS);
 80015c0:	f241 3188 	movw	r1, #5000	; 0x1388
 80015c4:	6878      	ldr	r0, [r7, #4]
 80015c6:	f000 f90d 	bl	80017e4 <blinkLedSetBlinkDelay>
			break;
 80015ca:	e0fb      	b.n	80017c4 <blinkLedExecuteBlink+0x264>

		case PATTERN_TOGGLE_EACH_100_MS:
			HAL_GPIO_TogglePin(blinkLed->ledPort, blinkLed->ledPin);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	689a      	ldr	r2, [r3, #8]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	899b      	ldrh	r3, [r3, #12]
 80015d4:	4619      	mov	r1, r3
 80015d6:	4610      	mov	r0, r2
 80015d8:	f003 fc0b 	bl	8004df2 <HAL_GPIO_TogglePin>
			blinkLedSetBlinkDelay(blinkLed, DELAY_100_MILISECONDS);
 80015dc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f000 f8ff 	bl	80017e4 <blinkLedSetBlinkDelay>
			break;
 80015e6:	e0ed      	b.n	80017c4 <blinkLedExecuteBlink+0x264>

		case PATTERN_TOGGLE_EACH_250_MS:
			HAL_GPIO_TogglePin(blinkLed->ledPort, blinkLed->ledPin);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	689a      	ldr	r2, [r3, #8]
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	899b      	ldrh	r3, [r3, #12]
 80015f0:	4619      	mov	r1, r3
 80015f2:	4610      	mov	r0, r2
 80015f4:	f003 fbfd 	bl	8004df2 <HAL_GPIO_TogglePin>
			blinkLedSetBlinkDelay(blinkLed, DELAY_250_MILISECONDS);
 80015f8:	f640 11c4 	movw	r1, #2500	; 0x9c4
 80015fc:	6878      	ldr	r0, [r7, #4]
 80015fe:	f000 f8f1 	bl	80017e4 <blinkLedSetBlinkDelay>
			break;
 8001602:	e0df      	b.n	80017c4 <blinkLedExecuteBlink+0x264>

		case PATTERN_SHORT_SHORT_LONG:
			switch (blinkLedGetCounter(blinkLed))
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f000 f8fb 	bl	8001800 <blinkLedGetCounter>
 800160a:	4603      	mov	r3, r0
 800160c:	2b05      	cmp	r3, #5
 800160e:	f200 80d6 	bhi.w	80017be <blinkLedExecuteBlink+0x25e>
 8001612:	a201      	add	r2, pc, #4	; (adr r2, 8001618 <blinkLedExecuteBlink+0xb8>)
 8001614:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001618:	08001631 	.word	0x08001631
 800161c:	08001655 	.word	0x08001655
 8001620:	08001679 	.word	0x08001679
 8001624:	0800169d 	.word	0x0800169d
 8001628:	080016c1 	.word	0x080016c1
 800162c:	080016e5 	.word	0x080016e5
			{
				case 0:
					HAL_GPIO_WritePin(blinkLed->ledPort, blinkLed->ledPin, GPIO_PIN_SET);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6898      	ldr	r0, [r3, #8]
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	899b      	ldrh	r3, [r3, #12]
 8001638:	2201      	movs	r2, #1
 800163a:	4619      	mov	r1, r3
 800163c:	f003 fbc0 	bl	8004dc0 <HAL_GPIO_WritePin>
					blinkLedSetBlinkDelay(blinkLed, DELAY_250_MILISECONDS);
 8001640:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8001644:	6878      	ldr	r0, [r7, #4]
 8001646:	f000 f8cd 	bl	80017e4 <blinkLedSetBlinkDelay>
					blinkLedSetCounter(blinkLed, 1);
 800164a:	2101      	movs	r1, #1
 800164c:	6878      	ldr	r0, [r7, #4]
 800164e:	f000 f8e3 	bl	8001818 <blinkLedSetCounter>
					break;
 8001652:	e059      	b.n	8001708 <blinkLedExecuteBlink+0x1a8>

				case 1:
					HAL_GPIO_WritePin(blinkLed->ledPort, blinkLed->ledPin, GPIO_PIN_RESET);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6898      	ldr	r0, [r3, #8]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	899b      	ldrh	r3, [r3, #12]
 800165c:	2200      	movs	r2, #0
 800165e:	4619      	mov	r1, r3
 8001660:	f003 fbae 	bl	8004dc0 <HAL_GPIO_WritePin>
					blinkLedSetBlinkDelay(blinkLed, DELAY_250_MILISECONDS);
 8001664:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f000 f8bb 	bl	80017e4 <blinkLedSetBlinkDelay>
					blinkLedSetCounter(blinkLed, 2);
 800166e:	2102      	movs	r1, #2
 8001670:	6878      	ldr	r0, [r7, #4]
 8001672:	f000 f8d1 	bl	8001818 <blinkLedSetCounter>
					break;
 8001676:	e047      	b.n	8001708 <blinkLedExecuteBlink+0x1a8>

				case 2:
					HAL_GPIO_WritePin(blinkLed->ledPort, blinkLed->ledPin, GPIO_PIN_SET);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6898      	ldr	r0, [r3, #8]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	899b      	ldrh	r3, [r3, #12]
 8001680:	2201      	movs	r2, #1
 8001682:	4619      	mov	r1, r3
 8001684:	f003 fb9c 	bl	8004dc0 <HAL_GPIO_WritePin>
					blinkLedSetBlinkDelay(blinkLed, DELAY_250_MILISECONDS);
 8001688:	f640 11c4 	movw	r1, #2500	; 0x9c4
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f000 f8a9 	bl	80017e4 <blinkLedSetBlinkDelay>
					blinkLedSetCounter(blinkLed, 3);
 8001692:	2103      	movs	r1, #3
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f000 f8bf 	bl	8001818 <blinkLedSetCounter>
					break;
 800169a:	e035      	b.n	8001708 <blinkLedExecuteBlink+0x1a8>

				case 3:
					HAL_GPIO_WritePin(blinkLed->ledPort, blinkLed->ledPin, GPIO_PIN_RESET);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6898      	ldr	r0, [r3, #8]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	899b      	ldrh	r3, [r3, #12]
 80016a4:	2200      	movs	r2, #0
 80016a6:	4619      	mov	r1, r3
 80016a8:	f003 fb8a 	bl	8004dc0 <HAL_GPIO_WritePin>
					blinkLedSetBlinkDelay(blinkLed, DELAY_250_MILISECONDS);
 80016ac:	f640 11c4 	movw	r1, #2500	; 0x9c4
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f000 f897 	bl	80017e4 <blinkLedSetBlinkDelay>
					blinkLedSetCounter(blinkLed, 4);
 80016b6:	2104      	movs	r1, #4
 80016b8:	6878      	ldr	r0, [r7, #4]
 80016ba:	f000 f8ad 	bl	8001818 <blinkLedSetCounter>
					break;
 80016be:	e023      	b.n	8001708 <blinkLedExecuteBlink+0x1a8>

				case 4:
					HAL_GPIO_WritePin(blinkLed->ledPort, blinkLed->ledPin, GPIO_PIN_SET);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6898      	ldr	r0, [r3, #8]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	899b      	ldrh	r3, [r3, #12]
 80016c8:	2201      	movs	r2, #1
 80016ca:	4619      	mov	r1, r3
 80016cc:	f003 fb78 	bl	8004dc0 <HAL_GPIO_WritePin>
					blinkLedSetBlinkDelay(blinkLed, DELAY_750_MILISECONDS);
 80016d0:	f641 514c 	movw	r1, #7500	; 0x1d4c
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f000 f885 	bl	80017e4 <blinkLedSetBlinkDelay>
					blinkLedSetCounter(blinkLed, 5);
 80016da:	2105      	movs	r1, #5
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f000 f89b 	bl	8001818 <blinkLedSetCounter>
					break;
 80016e2:	e011      	b.n	8001708 <blinkLedExecuteBlink+0x1a8>

				case 5:
					HAL_GPIO_WritePin(blinkLed->ledPort, blinkLed->ledPin, GPIO_PIN_RESET);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6898      	ldr	r0, [r3, #8]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	899b      	ldrh	r3, [r3, #12]
 80016ec:	2200      	movs	r2, #0
 80016ee:	4619      	mov	r1, r3
 80016f0:	f003 fb66 	bl	8004dc0 <HAL_GPIO_WritePin>
					blinkLedSetBlinkDelay(blinkLed, DELAY_500_MILISECONDS);
 80016f4:	f241 3188 	movw	r1, #5000	; 0x1388
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f000 f873 	bl	80017e4 <blinkLedSetBlinkDelay>
					blinkLedSetCounter(blinkLed, 0);
 80016fe:	2100      	movs	r1, #0
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f000 f889 	bl	8001818 <blinkLedSetCounter>
					break;
 8001706:	bf00      	nop
			}
			break;
 8001708:	e059      	b.n	80017be <blinkLedExecuteBlink+0x25e>

		case PATTERN_HEART_BEAT:
			switch (blinkLedGetCounter(blinkLed))
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f000 f878 	bl	8001800 <blinkLedGetCounter>
 8001710:	4603      	mov	r3, r0
 8001712:	2b03      	cmp	r3, #3
 8001714:	d855      	bhi.n	80017c2 <blinkLedExecuteBlink+0x262>
 8001716:	a201      	add	r2, pc, #4	; (adr r2, 800171c <blinkLedExecuteBlink+0x1bc>)
 8001718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800171c:	0800172d 	.word	0x0800172d
 8001720:	08001751 	.word	0x08001751
 8001724:	08001775 	.word	0x08001775
 8001728:	08001799 	.word	0x08001799
			{
				case 0:
					HAL_GPIO_WritePin(blinkLed->ledPort, blinkLed->ledPin, GPIO_PIN_SET);
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6898      	ldr	r0, [r3, #8]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	899b      	ldrh	r3, [r3, #12]
 8001734:	2201      	movs	r2, #1
 8001736:	4619      	mov	r1, r3
 8001738:	f003 fb42 	bl	8004dc0 <HAL_GPIO_WritePin>
					blinkLedSetBlinkDelay(blinkLed, DELAY_200_MILISECONDS);
 800173c:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f000 f84f 	bl	80017e4 <blinkLedSetBlinkDelay>
					blinkLedSetCounter(blinkLed, 1);
 8001746:	2101      	movs	r1, #1
 8001748:	6878      	ldr	r0, [r7, #4]
 800174a:	f000 f865 	bl	8001818 <blinkLedSetCounter>
					break;
 800174e:	e035      	b.n	80017bc <blinkLedExecuteBlink+0x25c>

				case 1:
					HAL_GPIO_WritePin(blinkLed->ledPort, blinkLed->ledPin, GPIO_PIN_RESET);
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6898      	ldr	r0, [r3, #8]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	899b      	ldrh	r3, [r3, #12]
 8001758:	2200      	movs	r2, #0
 800175a:	4619      	mov	r1, r3
 800175c:	f003 fb30 	bl	8004dc0 <HAL_GPIO_WritePin>
					blinkLedSetBlinkDelay(blinkLed, DELAY_150_MILISECONDS);
 8001760:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8001764:	6878      	ldr	r0, [r7, #4]
 8001766:	f000 f83d 	bl	80017e4 <blinkLedSetBlinkDelay>
					blinkLedSetCounter(blinkLed, 2);
 800176a:	2102      	movs	r1, #2
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f000 f853 	bl	8001818 <blinkLedSetCounter>
					break;
 8001772:	e023      	b.n	80017bc <blinkLedExecuteBlink+0x25c>

				case 2:
					HAL_GPIO_WritePin(blinkLed->ledPort, blinkLed->ledPin, GPIO_PIN_SET);
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6898      	ldr	r0, [r3, #8]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	899b      	ldrh	r3, [r3, #12]
 800177c:	2201      	movs	r2, #1
 800177e:	4619      	mov	r1, r3
 8001780:	f003 fb1e 	bl	8004dc0 <HAL_GPIO_WritePin>
					blinkLedSetBlinkDelay(blinkLed, DELAY_500_MILISECONDS);
 8001784:	f241 3188 	movw	r1, #5000	; 0x1388
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f000 f82b 	bl	80017e4 <blinkLedSetBlinkDelay>
					blinkLedSetCounter(blinkLed, 3);
 800178e:	2103      	movs	r1, #3
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	f000 f841 	bl	8001818 <blinkLedSetCounter>
					break;
 8001796:	e011      	b.n	80017bc <blinkLedExecuteBlink+0x25c>

				case 3:
					HAL_GPIO_WritePin(blinkLed->ledPort, blinkLed->ledPin, GPIO_PIN_RESET);
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6898      	ldr	r0, [r3, #8]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	899b      	ldrh	r3, [r3, #12]
 80017a0:	2200      	movs	r2, #0
 80017a2:	4619      	mov	r1, r3
 80017a4:	f003 fb0c 	bl	8004dc0 <HAL_GPIO_WritePin>
					blinkLedSetBlinkDelay(blinkLed, DELAY_400_MILISECONDS);
 80017a8:	f44f 617a 	mov.w	r1, #4000	; 0xfa0
 80017ac:	6878      	ldr	r0, [r7, #4]
 80017ae:	f000 f819 	bl	80017e4 <blinkLedSetBlinkDelay>
					blinkLedSetCounter(blinkLed, 0);
 80017b2:	2100      	movs	r1, #0
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f000 f82f 	bl	8001818 <blinkLedSetCounter>
					break;
 80017ba:	bf00      	nop
			}
			break;
 80017bc:	e001      	b.n	80017c2 <blinkLedExecuteBlink+0x262>
			break;
 80017be:	bf00      	nop
 80017c0:	e000      	b.n	80017c4 <blinkLedExecuteBlink+0x264>
			break;
 80017c2:	bf00      	nop
	}
}
 80017c4:	bf00      	nop
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <blinkLedGetBlinkDelay>:

// ======= Getters and Setters ======== //
uint32_t blinkLedGetBlinkDelay(BlinkLed *blinkLed)
{
 80017cc:	b480      	push	{r7}
 80017ce:	b083      	sub	sp, #12
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
	return blinkLed->blinkDelay;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
}
 80017d8:	4618      	mov	r0, r3
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr

080017e4 <blinkLedSetBlinkDelay>:

void blinkLedSetBlinkDelay(BlinkLed *blinkLed, uint32_t blinkDelay)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	6039      	str	r1, [r7, #0]
	blinkLed->blinkDelay = blinkDelay;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	683a      	ldr	r2, [r7, #0]
 80017f2:	601a      	str	r2, [r3, #0]
}
 80017f4:	bf00      	nop
 80017f6:	370c      	adds	r7, #12
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <blinkLedGetCounter>:

uint8_t blinkLedGetCounter(BlinkLed *blinkLed)
{
 8001800:	b480      	push	{r7}
 8001802:	b083      	sub	sp, #12
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
	return blinkLed->counter;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	791b      	ldrb	r3, [r3, #4]
}
 800180c:	4618      	mov	r0, r3
 800180e:	370c      	adds	r7, #12
 8001810:	46bd      	mov	sp, r7
 8001812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001816:	4770      	bx	lr

08001818 <blinkLedSetCounter>:

void blinkLedSetCounter(BlinkLed *blinkLed, uint8_t counter)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	460b      	mov	r3, r1
 8001822:	70fb      	strb	r3, [r7, #3]
	blinkLed->counter = counter;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	78fa      	ldrb	r2, [r7, #3]
 8001828:	711a      	strb	r2, [r3, #4]
}
 800182a:	bf00      	nop
 800182c:	370c      	adds	r7, #12
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr

08001836 <blinkLedGetBlinkPattern>:

uint8_t blinkLedGetBlinkPattern(BlinkLed *blinkLed)
{
 8001836:	b480      	push	{r7}
 8001838:	b083      	sub	sp, #12
 800183a:	af00      	add	r7, sp, #0
 800183c:	6078      	str	r0, [r7, #4]
	return blinkLed->blinkPattern;
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	795b      	ldrb	r3, [r3, #5]
}
 8001842:	4618      	mov	r0, r3
 8001844:	370c      	adds	r7, #12
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr

0800184e <blinkLedSetBlinkPattern>:

void blinkLedSetBlinkPattern(BlinkLed *blinkLed, uint8_t blinkPattern)
{
 800184e:	b580      	push	{r7, lr}
 8001850:	b082      	sub	sp, #8
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
 8001856:	460b      	mov	r3, r1
 8001858:	70fb      	strb	r3, [r7, #3]
	blinkLed->blinkPattern = blinkPattern;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	78fa      	ldrb	r2, [r7, #3]
 800185e:	715a      	strb	r2, [r3, #5]
	blinkLedSetCounter(blinkLed, 0);
 8001860:	2100      	movs	r1, #0
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f7ff ffd8 	bl	8001818 <blinkLedSetCounter>
}
 8001868:	bf00      	nop
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <commInit>:

#include "comm.h"

// ======== Init ======== //
void commInit(Comm *comm, UART_HandleTypeDef huart, UART_HandleTypeDef huartDebug)
{
 8001870:	b084      	sub	sp, #16
 8001872:	b580      	push	{r7, lr}
 8001874:	b082      	sub	sp, #8
 8001876:	af00      	add	r7, sp, #0
 8001878:	6078      	str	r0, [r7, #4]
 800187a:	f107 0014 	add.w	r0, r7, #20
 800187e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	// ======== UART =========== //
	comm->huart = huart;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4618      	mov	r0, r3
 8001886:	f107 0314 	add.w	r3, r7, #20
 800188a:	2244      	movs	r2, #68	; 0x44
 800188c:	4619      	mov	r1, r3
 800188e:	f006 f8db 	bl	8007a48 <memcpy>
	comm->huartDebug = huartDebug;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	3344      	adds	r3, #68	; 0x44
 8001896:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800189a:	2244      	movs	r2, #68	; 0x44
 800189c:	4618      	mov	r0, r3
 800189e:	f006 f8d3 	bl	8007a48 <memcpy>

	// ======== Data Packet Tx =========== //
	dataPacketTxInit(&comm->dataPacketTx, 0xAA, 0x55);
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	3388      	adds	r3, #136	; 0x88
 80018a6:	2255      	movs	r2, #85	; 0x55
 80018a8:	21aa      	movs	r1, #170	; 0xaa
 80018aa:	4618      	mov	r0, r3
 80018ac:	f002 f8d6 	bl	8003a5c <dataPacketTxInit>
	commSetEnableSendProcessVariable(comm, FALSE);
 80018b0:	2100      	movs	r1, #0
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f000 fe6b 	bl	800258e <commSetEnableSendProcessVariable>
	commSetEnableSendCurrentConfigDataValues(comm, FALSE);
 80018b8:	2100      	movs	r1, #0
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f000 fe84 	bl	80025c8 <commSetEnableSendCurrentConfigDataValues>
	commSetEnableSendCurrentPidSetpointValue(comm, FALSE);
 80018c0:	2100      	movs	r1, #0
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f000 fe9d 	bl	8002602 <commSetEnableSendCurrentPidSetpointValue>
	commSetEnableSendKeepAliveMessage(comm,  FALSE);
 80018c8:	2100      	movs	r1, #0
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f000 feb6 	bl	800263c <commSetEnableSendKeepAliveMessage>

	// ======== Data Packet Rx =========== //
	dataPacketRxInit(&comm->dataPacketRx, 0xAA, 0x55);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	33fe      	adds	r3, #254	; 0xfe
 80018d4:	2255      	movs	r2, #85	; 0x55
 80018d6:	21aa      	movs	r1, #170	; 0xaa
 80018d8:	4618      	mov	r0, r3
 80018da:	f001 fef3 	bl	80036c4 <dataPacketRxInit>
	commSetDecodeCommandStatus(comm, FALSE);
 80018de:	2100      	movs	r1, #0
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	f000 fec8 	bl	8002676 <commSetDecodeCommandStatus>
	commSetCommand(comm, 0x00);
 80018e6:	2100      	movs	r1, #0
 80018e8:	6878      	ldr	r0, [r7, #4]
 80018ea:	f000 fee1 	bl	80026b0 <commSetCommand>
	commClearData(comm);
 80018ee:	6878      	ldr	r0, [r7, #4]
 80018f0:	f000 fbae 	bl	8002050 <commClearData>
	commSetDataLenght(comm, 0);
 80018f4:	2100      	movs	r1, #0
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f000 feea 	bl	80026d0 <commSetDataLenght>
}
 80018fc:	bf00      	nop
 80018fe:	3708      	adds	r7, #8
 8001900:	46bd      	mov	sp, r7
 8001902:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001906:	b004      	add	sp, #16
 8001908:	4770      	bx	lr

0800190a <commTrySendData>:

// ======== TX - Data Packet =========== //
void commTrySendData(Comm *comm, App *app)
{
 800190a:	b580      	push	{r7, lr}
 800190c:	b082      	sub	sp, #8
 800190e:	af00      	add	r7, sp, #0
 8001910:	6078      	str	r0, [r7, #4]
 8001912:	6039      	str	r1, [r7, #0]
	if (commGetEnableSendCurrentConfigDataValues(comm) == TRUE)
 8001914:	6878      	ldr	r0, [r7, #4]
 8001916:	f000 fe4a 	bl	80025ae <commGetEnableSendCurrentConfigDataValues>
 800191a:	4603      	mov	r3, r0
 800191c:	2b01      	cmp	r3, #1
 800191e:	d108      	bne.n	8001932 <commTrySendData+0x28>
	{
		commSendCurrentConfigDataValues(comm, app);
 8001920:	6839      	ldr	r1, [r7, #0]
 8001922:	6878      	ldr	r0, [r7, #4]
 8001924:	f000 f832 	bl	800198c <commSendCurrentConfigDataValues>
		commSetEnableSendCurrentConfigDataValues(comm, FALSE);
 8001928:	2100      	movs	r1, #0
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	f000 fe4c 	bl	80025c8 <commSetEnableSendCurrentConfigDataValues>
	}
	else if (commGetEnableSendProcessVariable(comm) == TRUE)
	{
		commSendProcessVariable(comm, app);
	}
}
 8001930:	e027      	b.n	8001982 <commTrySendData+0x78>
	else if (commGetEnableSendCurrentPidSetpointValue(comm) == TRUE)
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	f000 fe58 	bl	80025e8 <commGetEnableSendCurrentPidSetpointValue>
 8001938:	4603      	mov	r3, r0
 800193a:	2b01      	cmp	r3, #1
 800193c:	d108      	bne.n	8001950 <commTrySendData+0x46>
		commSendCurrentPidSetpointValue(comm, app);
 800193e:	6839      	ldr	r1, [r7, #0]
 8001940:	6878      	ldr	r0, [r7, #4]
 8001942:	f000 f9e3 	bl	8001d0c <commSendCurrentPidSetpointValue>
		commSetEnableSendCurrentPidSetpointValue(comm, FALSE);
 8001946:	2100      	movs	r1, #0
 8001948:	6878      	ldr	r0, [r7, #4]
 800194a:	f000 fe5a 	bl	8002602 <commSetEnableSendCurrentPidSetpointValue>
}
 800194e:	e018      	b.n	8001982 <commTrySendData+0x78>
	else if (commGetEnableSendKeepAliveMessage(comm) == TRUE)
 8001950:	6878      	ldr	r0, [r7, #4]
 8001952:	f000 fe66 	bl	8002622 <commGetEnableSendKeepAliveMessage>
 8001956:	4603      	mov	r3, r0
 8001958:	2b01      	cmp	r3, #1
 800195a:	d108      	bne.n	800196e <commTrySendData+0x64>
		commSendKeepAliveMessage(comm, app);
 800195c:	6839      	ldr	r1, [r7, #0]
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f000 fa60 	bl	8001e24 <commSendKeepAliveMessage>
		commSetEnableSendKeepAliveMessage(comm, FALSE);
 8001964:	2100      	movs	r1, #0
 8001966:	6878      	ldr	r0, [r7, #4]
 8001968:	f000 fe68 	bl	800263c <commSetEnableSendKeepAliveMessage>
}
 800196c:	e009      	b.n	8001982 <commTrySendData+0x78>
	else if (commGetEnableSendProcessVariable(comm) == TRUE)
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f000 fe00 	bl	8002574 <commGetEnableSendProcessVariable>
 8001974:	4603      	mov	r3, r0
 8001976:	2b01      	cmp	r3, #1
 8001978:	d103      	bne.n	8001982 <commTrySendData+0x78>
		commSendProcessVariable(comm, app);
 800197a:	6839      	ldr	r1, [r7, #0]
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f000 fac7 	bl	8001f10 <commSendProcessVariable>
}
 8001982:	bf00      	nop
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
	...

0800198c <commSendCurrentConfigDataValues>:

void commSendCurrentConfigDataValues(Comm *comm, App *app)
{
 800198c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001990:	b09e      	sub	sp, #120	; 0x78
 8001992:	af0e      	add	r7, sp, #56	; 0x38
 8001994:	6078      	str	r0, [r7, #4]
 8001996:	6039      	str	r1, [r7, #0]
 8001998:	466b      	mov	r3, sp
 800199a:	469a      	mov	sl, r3
	uint8_t qtyOfBytes = 42;
 800199c:	232a      	movs	r3, #42	; 0x2a
 800199e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t bytes[qtyOfBytes];
 80019a2:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 80019a6:	460b      	mov	r3, r1
 80019a8:	3b01      	subs	r3, #1
 80019aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80019ac:	b2cb      	uxtb	r3, r1
 80019ae:	2200      	movs	r2, #0
 80019b0:	4698      	mov	r8, r3
 80019b2:	4691      	mov	r9, r2
 80019b4:	f04f 0200 	mov.w	r2, #0
 80019b8:	f04f 0300 	mov.w	r3, #0
 80019bc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019c0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019c4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019c8:	b2cb      	uxtb	r3, r1
 80019ca:	2200      	movs	r2, #0
 80019cc:	461c      	mov	r4, r3
 80019ce:	4615      	mov	r5, r2
 80019d0:	f04f 0200 	mov.w	r2, #0
 80019d4:	f04f 0300 	mov.w	r3, #0
 80019d8:	00eb      	lsls	r3, r5, #3
 80019da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80019de:	00e2      	lsls	r2, r4, #3
 80019e0:	460b      	mov	r3, r1
 80019e2:	3307      	adds	r3, #7
 80019e4:	08db      	lsrs	r3, r3, #3
 80019e6:	00db      	lsls	r3, r3, #3
 80019e8:	ebad 0d03 	sub.w	sp, sp, r3
 80019ec:	ab0e      	add	r3, sp, #56	; 0x38
 80019ee:	3300      	adds	r3, #0
 80019f0:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t kpTimes1000 = (uint32_t) (1000 * appGetPidKp(app));
 80019f2:	6838      	ldr	r0, [r7, #0]
 80019f4:	f7ff fb29 	bl	800104a <appGetPidKp>
 80019f8:	eef0 7a40 	vmov.f32	s15, s0
 80019fc:	ed9f 7aad 	vldr	s14, [pc, #692]	; 8001cb4 <commSendCurrentConfigDataValues+0x328>
 8001a00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a08:	ee17 3a90 	vmov	r3, s15
 8001a0c:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t kiTimes1000 = (uint32_t) (1000 * appGetPidKi(app));
 8001a0e:	6838      	ldr	r0, [r7, #0]
 8001a10:	f7ff fb3e 	bl	8001090 <appGetPidKi>
 8001a14:	eef0 7a40 	vmov.f32	s15, s0
 8001a18:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8001cb4 <commSendCurrentConfigDataValues+0x328>
 8001a1c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a20:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a24:	ee17 3a90 	vmov	r3, s15
 8001a28:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t kdTimes1000 = (uint32_t) (1000 * appGetPidKd(app));
 8001a2a:	6838      	ldr	r0, [r7, #0]
 8001a2c:	f7ff fb53 	bl	80010d6 <appGetPidKd>
 8001a30:	eef0 7a40 	vmov.f32	s15, s0
 8001a34:	ed9f 7a9f 	vldr	s14, [pc, #636]	; 8001cb4 <commSendCurrentConfigDataValues+0x328>
 8001a38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a3c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a40:	ee17 3a90 	vmov	r3, s15
 8001a44:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t pidInterval = (uint16_t) appGetPidInterval(app);
 8001a46:	6838      	ldr	r0, [r7, #0]
 8001a48:	f7ff fb68 	bl	800111c <appGetPidInterval>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t samplingInterval = appGetSamplingInterval(app);
 8001a50:	6838      	ldr	r0, [r7, #0]
 8001a52:	f7ff fcf7 	bl	8001444 <appGetSamplingInterval>
 8001a56:	4603      	mov	r3, r0
 8001a58:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t movingAverageWindow = appGetMovingAverageFilterWindow(app);
 8001a5a:	6838      	ldr	r0, [r7, #0]
 8001a5c:	f7ff fd18 	bl	8001490 <appGetMovingAverageFilterWindow>
 8001a60:	4603      	mov	r3, r0
 8001a62:	847b      	strh	r3, [r7, #34]	; 0x22
	uint32_t minSumOfErrors = (uint32_t) (appGetPidMinSumOfErrors(app) + 1000000000);
 8001a64:	6838      	ldr	r0, [r7, #0]
 8001a66:	f7ff fb97 	bl	8001198 <appGetPidMinSumOfErrors>
 8001a6a:	4602      	mov	r2, r0
 8001a6c:	4b92      	ldr	r3, [pc, #584]	; (8001cb8 <commSendCurrentConfigDataValues+0x32c>)
 8001a6e:	4413      	add	r3, r2
 8001a70:	61fb      	str	r3, [r7, #28]
	uint32_t maxSumOfErrors = (uint32_t) (appGetPidMaxSumOfErrors(app) + 1000000000);
 8001a72:	6838      	ldr	r0, [r7, #0]
 8001a74:	f7ff fbaf 	bl	80011d6 <appGetPidMaxSumOfErrors>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	4b8f      	ldr	r3, [pc, #572]	; (8001cb8 <commSendCurrentConfigDataValues+0x32c>)
 8001a7c:	4413      	add	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]
	uint32_t minControlledVariable = (uint32_t) (appGetPidMinControlledVariable(app) + 1000000000);
 8001a80:	6838      	ldr	r0, [r7, #0]
 8001a82:	f7ff fbc7 	bl	8001214 <appGetPidMinControlledVariable>
 8001a86:	4602      	mov	r2, r0
 8001a88:	4b8b      	ldr	r3, [pc, #556]	; (8001cb8 <commSendCurrentConfigDataValues+0x32c>)
 8001a8a:	4413      	add	r3, r2
 8001a8c:	617b      	str	r3, [r7, #20]
	uint32_t maxControlledVariable = (uint32_t) (appGetPidMaxControlledVariable(app) + 1000000000);
 8001a8e:	6838      	ldr	r0, [r7, #0]
 8001a90:	f7ff fbdf 	bl	8001252 <appGetPidMaxControlledVariable>
 8001a94:	4602      	mov	r2, r0
 8001a96:	4b88      	ldr	r3, [pc, #544]	; (8001cb8 <commSendCurrentConfigDataValues+0x32c>)
 8001a98:	4413      	add	r3, r2
 8001a9a:	613b      	str	r3, [r7, #16]
	uint32_t offset = (uint32_t) ((appGetPidOffset(app) * 1000) + 1000000);
 8001a9c:	6838      	ldr	r0, [r7, #0]
 8001a9e:	f7ff fbf7 	bl	8001290 <appGetPidOffset>
 8001aa2:	eef0 7a40 	vmov.f32	s15, s0
 8001aa6:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8001cb4 <commSendCurrentConfigDataValues+0x328>
 8001aaa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001aae:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8001cbc <commSendCurrentConfigDataValues+0x330>
 8001ab2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ab6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001aba:	ee17 3a90 	vmov	r3, s15
 8001abe:	60fb      	str	r3, [r7, #12]
	uint32_t bias = (uint32_t) ((appGetPidBias(app) * 1000) + 1000000);
 8001ac0:	6838      	ldr	r0, [r7, #0]
 8001ac2:	f7ff fc08 	bl	80012d6 <appGetPidBias>
 8001ac6:	eef0 7a40 	vmov.f32	s15, s0
 8001aca:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8001cb4 <commSendCurrentConfigDataValues+0x328>
 8001ace:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ad2:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8001cbc <commSendCurrentConfigDataValues+0x330>
 8001ad6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001ada:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001ade:	ee17 3a90 	vmov	r3, s15
 8001ae2:	60bb      	str	r3, [r7, #8]

	/************* Kp *************/
	bytes[0] = ((kpTimes1000 >> 24) & 0x000000FF);
 8001ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001ae6:	0e1b      	lsrs	r3, r3, #24
 8001ae8:	b2da      	uxtb	r2, r3
 8001aea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aec:	701a      	strb	r2, [r3, #0]
	bytes[1] = ((kpTimes1000 >> 16) & 0x000000FF);
 8001aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001af0:	0c1b      	lsrs	r3, r3, #16
 8001af2:	b2da      	uxtb	r2, r3
 8001af4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001af6:	705a      	strb	r2, [r3, #1]
	bytes[2] = ((kpTimes1000 >> 8) & 0x000000FF);
 8001af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001afa:	0a1b      	lsrs	r3, r3, #8
 8001afc:	b2da      	uxtb	r2, r3
 8001afe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b00:	709a      	strb	r2, [r3, #2]
	bytes[3] = (kpTimes1000 & 0x000000FF);
 8001b02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b04:	b2da      	uxtb	r2, r3
 8001b06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b08:	70da      	strb	r2, [r3, #3]

	/************* Ki *************/
	bytes[4] = ((kiTimes1000 >> 24) & 0x000000FF);
 8001b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b0c:	0e1b      	lsrs	r3, r3, #24
 8001b0e:	b2da      	uxtb	r2, r3
 8001b10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b12:	711a      	strb	r2, [r3, #4]
	bytes[5] = ((kiTimes1000 >> 16) & 0x000000FF);
 8001b14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b16:	0c1b      	lsrs	r3, r3, #16
 8001b18:	b2da      	uxtb	r2, r3
 8001b1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b1c:	715a      	strb	r2, [r3, #5]
	bytes[6] = ((kiTimes1000 >> 8) & 0x000000FF);
 8001b1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b20:	0a1b      	lsrs	r3, r3, #8
 8001b22:	b2da      	uxtb	r2, r3
 8001b24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b26:	719a      	strb	r2, [r3, #6]
	bytes[7] = (kiTimes1000 & 0x000000FF);
 8001b28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b2a:	b2da      	uxtb	r2, r3
 8001b2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b2e:	71da      	strb	r2, [r3, #7]

	/************* Kd *************/
	bytes[8] = ((kdTimes1000 >> 24) & 0x000000FF);
 8001b30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b32:	0e1b      	lsrs	r3, r3, #24
 8001b34:	b2da      	uxtb	r2, r3
 8001b36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b38:	721a      	strb	r2, [r3, #8]
	bytes[9] = ((kdTimes1000 >> 16) & 0x000000FF);
 8001b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b3c:	0c1b      	lsrs	r3, r3, #16
 8001b3e:	b2da      	uxtb	r2, r3
 8001b40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b42:	725a      	strb	r2, [r3, #9]
	bytes[10] = ((kdTimes1000 >> 8) & 0x000000FF);
 8001b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b46:	0a1b      	lsrs	r3, r3, #8
 8001b48:	b2da      	uxtb	r2, r3
 8001b4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b4c:	729a      	strb	r2, [r3, #10]
	bytes[11] = (kdTimes1000 & 0x000000FF);
 8001b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b50:	b2da      	uxtb	r2, r3
 8001b52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b54:	72da      	strb	r2, [r3, #11]

	/************* Pid Interval *************/
	bytes[12] = ((pidInterval >> 8) & 0x00FF);
 8001b56:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b58:	0a1b      	lsrs	r3, r3, #8
 8001b5a:	b29b      	uxth	r3, r3
 8001b5c:	b2da      	uxtb	r2, r3
 8001b5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b60:	731a      	strb	r2, [r3, #12]
	bytes[13] = (pidInterval & 0x00FF);
 8001b62:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b64:	b2da      	uxtb	r2, r3
 8001b66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b68:	735a      	strb	r2, [r3, #13]

	/************* Sampling Interval *************/
	bytes[14] = ((samplingInterval >> 8) & 0x00FF);
 8001b6a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001b6c:	0a1b      	lsrs	r3, r3, #8
 8001b6e:	b29b      	uxth	r3, r3
 8001b70:	b2da      	uxtb	r2, r3
 8001b72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b74:	739a      	strb	r2, [r3, #14]
	bytes[15] = (samplingInterval & 0x00FF);
 8001b76:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001b78:	b2da      	uxtb	r2, r3
 8001b7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b7c:	73da      	strb	r2, [r3, #15]

	/************* Moving Average Window *************/
	bytes[16] = ((movingAverageWindow >> 8) & 0x00FF);
 8001b7e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001b80:	0a1b      	lsrs	r3, r3, #8
 8001b82:	b29b      	uxth	r3, r3
 8001b84:	b2da      	uxtb	r2, r3
 8001b86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b88:	741a      	strb	r2, [r3, #16]
	bytes[17] = (movingAverageWindow & 0x00FF);
 8001b8a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001b8c:	b2da      	uxtb	r2, r3
 8001b8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b90:	745a      	strb	r2, [r3, #17]

	/************* Min Sum Of Errors *************/
	bytes[18] = ((minSumOfErrors >> 24) & 0x000000FF);
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	0e1b      	lsrs	r3, r3, #24
 8001b96:	b2da      	uxtb	r2, r3
 8001b98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b9a:	749a      	strb	r2, [r3, #18]
	bytes[19] = ((minSumOfErrors >> 16) & 0x000000FF);
 8001b9c:	69fb      	ldr	r3, [r7, #28]
 8001b9e:	0c1b      	lsrs	r3, r3, #16
 8001ba0:	b2da      	uxtb	r2, r3
 8001ba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ba4:	74da      	strb	r2, [r3, #19]
	bytes[20] = ((minSumOfErrors >> 8) & 0x000000FF);
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	0a1b      	lsrs	r3, r3, #8
 8001baa:	b2da      	uxtb	r2, r3
 8001bac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bae:	751a      	strb	r2, [r3, #20]
	bytes[21] = (minSumOfErrors & 0x000000FF);
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	b2da      	uxtb	r2, r3
 8001bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bb6:	755a      	strb	r2, [r3, #21]

	/************* Max Sum Of Errors *************/
	bytes[22] = ((maxSumOfErrors >> 24) & 0x000000FF);
 8001bb8:	69bb      	ldr	r3, [r7, #24]
 8001bba:	0e1b      	lsrs	r3, r3, #24
 8001bbc:	b2da      	uxtb	r2, r3
 8001bbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bc0:	759a      	strb	r2, [r3, #22]
	bytes[23] = ((maxSumOfErrors >> 16) & 0x000000FF);
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	0c1b      	lsrs	r3, r3, #16
 8001bc6:	b2da      	uxtb	r2, r3
 8001bc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bca:	75da      	strb	r2, [r3, #23]
	bytes[24] = ((maxSumOfErrors >> 8) & 0x000000FF);
 8001bcc:	69bb      	ldr	r3, [r7, #24]
 8001bce:	0a1b      	lsrs	r3, r3, #8
 8001bd0:	b2da      	uxtb	r2, r3
 8001bd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bd4:	761a      	strb	r2, [r3, #24]
	bytes[25] = (maxSumOfErrors & 0x000000FF);
 8001bd6:	69bb      	ldr	r3, [r7, #24]
 8001bd8:	b2da      	uxtb	r2, r3
 8001bda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bdc:	765a      	strb	r2, [r3, #25]

	/************* Min Controlled Variable *************/
	bytes[26] = ((minControlledVariable >> 24) & 0x000000FF);
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	0e1b      	lsrs	r3, r3, #24
 8001be2:	b2da      	uxtb	r2, r3
 8001be4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001be6:	769a      	strb	r2, [r3, #26]
	bytes[27] = ((minControlledVariable >> 16) & 0x000000FF);
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	0c1b      	lsrs	r3, r3, #16
 8001bec:	b2da      	uxtb	r2, r3
 8001bee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bf0:	76da      	strb	r2, [r3, #27]
	bytes[28] = ((minControlledVariable >> 8) & 0x000000FF);
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	0a1b      	lsrs	r3, r3, #8
 8001bf6:	b2da      	uxtb	r2, r3
 8001bf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bfa:	771a      	strb	r2, [r3, #28]
	bytes[29] = (minControlledVariable & 0x000000FF);
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	b2da      	uxtb	r2, r3
 8001c00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c02:	775a      	strb	r2, [r3, #29]

	/************* Max Controlled Variable *************/
	bytes[30] = ((maxControlledVariable >> 24) & 0x000000FF);
 8001c04:	693b      	ldr	r3, [r7, #16]
 8001c06:	0e1b      	lsrs	r3, r3, #24
 8001c08:	b2da      	uxtb	r2, r3
 8001c0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c0c:	779a      	strb	r2, [r3, #30]
	bytes[31] = ((maxControlledVariable >> 16) & 0x000000FF);
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	0c1b      	lsrs	r3, r3, #16
 8001c12:	b2da      	uxtb	r2, r3
 8001c14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c16:	77da      	strb	r2, [r3, #31]
	bytes[32] = ((maxControlledVariable >> 8) & 0x000000FF);
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	0a1b      	lsrs	r3, r3, #8
 8001c1c:	b2da      	uxtb	r2, r3
 8001c1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c20:	f883 2020 	strb.w	r2, [r3, #32]
	bytes[33] = (maxControlledVariable & 0x000000FF);
 8001c24:	693b      	ldr	r3, [r7, #16]
 8001c26:	b2da      	uxtb	r2, r3
 8001c28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c2a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

	/************* Offset *************/
	bytes[34] = ((offset >> 24) & 0x000000FF);
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	0e1b      	lsrs	r3, r3, #24
 8001c32:	b2da      	uxtb	r2, r3
 8001c34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c36:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	bytes[35] = ((offset >> 16) & 0x000000FF);
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	0c1b      	lsrs	r3, r3, #16
 8001c3e:	b2da      	uxtb	r2, r3
 8001c40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c42:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	bytes[36] = ((offset >> 8) & 0x000000FF);
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	0a1b      	lsrs	r3, r3, #8
 8001c4a:	b2da      	uxtb	r2, r3
 8001c4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	bytes[37] = (offset & 0x000000FF);
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	b2da      	uxtb	r2, r3
 8001c56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c58:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/************* Bias *************/
	bytes[38] = ((bias >> 24) & 0x000000FF);
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	0e1b      	lsrs	r3, r3, #24
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c64:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	bytes[39] = ((bias >> 16) & 0x000000FF);
 8001c68:	68bb      	ldr	r3, [r7, #8]
 8001c6a:	0c1b      	lsrs	r3, r3, #16
 8001c6c:	b2da      	uxtb	r2, r3
 8001c6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c70:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	bytes[40] = ((bias >> 8) & 0x000000FF);
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	0a1b      	lsrs	r3, r3, #8
 8001c78:	b2da      	uxtb	r2, r3
 8001c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c7c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	bytes[41] = (bias & 0x000000FF);
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	b2da      	uxtb	r2, r3
 8001c84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001c86:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

	dataPacketTxSetCommand(&comm->dataPacketTx, CMD_TX_CURRENT_CONFIG_DATA_VALUES);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	3388      	adds	r3, #136	; 0x88
 8001c8e:	2180      	movs	r1, #128	; 0x80
 8001c90:	4618      	mov	r0, r3
 8001c92:	f001 ffc0 	bl	8003c16 <dataPacketTxSetCommand>
	dataPacketTxSetPayloadData(&comm->dataPacketTx, bytes, qtyOfBytes);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	3388      	adds	r3, #136	; 0x88
 8001c9a:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8001c9e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f001 ffd2 	bl	8003c4a <dataPacketTxSetPayloadData>
	dataPacketTxMount(&comm->dataPacketTx);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	3388      	adds	r3, #136	; 0x88
 8001caa:	4618      	mov	r0, r3
 8001cac:	f001 ff08 	bl	8003ac0 <dataPacketTxMount>
	dataPacketTxUartSend(&comm->dataPacketTx, comm->huart);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	e005      	b.n	8001cc0 <commSendCurrentConfigDataValues+0x334>
 8001cb4:	447a0000 	.word	0x447a0000
 8001cb8:	3b9aca00 	.word	0x3b9aca00
 8001cbc:	49742400 	.word	0x49742400
 8001cc0:	f103 0c88 	add.w	ip, r3, #136	; 0x88
 8001cc4:	687e      	ldr	r6, [r7, #4]
 8001cc6:	466d      	mov	r5, sp
 8001cc8:	f106 040c 	add.w	r4, r6, #12
 8001ccc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cd0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cd2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cd4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cd6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cd8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001cdc:	e885 0003 	stmia.w	r5, {r0, r1}
 8001ce0:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001ce4:	4660      	mov	r0, ip
 8001ce6:	f001 ff39 	bl	8003b5c <dataPacketTxUartSend>
	dataPacketTxPayloadDataClear(&comm->dataPacketTx);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	3388      	adds	r3, #136	; 0x88
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f001 ff73 	bl	8003bda <dataPacketTxPayloadDataClear>
	dataPacketTxClear(&comm->dataPacketTx);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	3388      	adds	r3, #136	; 0x88
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f001 ff50 	bl	8003b9e <dataPacketTxClear>
 8001cfe:	46d5      	mov	sp, sl
}
 8001d00:	bf00      	nop
 8001d02:	3740      	adds	r7, #64	; 0x40
 8001d04:	46bd      	mov	sp, r7
 8001d06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d0a:	bf00      	nop

08001d0c <commSendCurrentPidSetpointValue>:

void commSendCurrentPidSetpointValue(Comm *comm, App *app)
{
 8001d0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001d10:	b094      	sub	sp, #80	; 0x50
 8001d12:	af0e      	add	r7, sp, #56	; 0x38
 8001d14:	6078      	str	r0, [r7, #4]
 8001d16:	6039      	str	r1, [r7, #0]
 8001d18:	466b      	mov	r3, sp
 8001d1a:	469a      	mov	sl, r3
	uint8_t qtyOfBytes = 4;
 8001d1c:	2304      	movs	r3, #4
 8001d1e:	75fb      	strb	r3, [r7, #23]
	uint8_t bytes[qtyOfBytes];
 8001d20:	7df9      	ldrb	r1, [r7, #23]
 8001d22:	460b      	mov	r3, r1
 8001d24:	3b01      	subs	r3, #1
 8001d26:	613b      	str	r3, [r7, #16]
 8001d28:	b2cb      	uxtb	r3, r1
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	4698      	mov	r8, r3
 8001d2e:	4691      	mov	r9, r2
 8001d30:	f04f 0200 	mov.w	r2, #0
 8001d34:	f04f 0300 	mov.w	r3, #0
 8001d38:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d3c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001d40:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d44:	b2cb      	uxtb	r3, r1
 8001d46:	2200      	movs	r2, #0
 8001d48:	461c      	mov	r4, r3
 8001d4a:	4615      	mov	r5, r2
 8001d4c:	f04f 0200 	mov.w	r2, #0
 8001d50:	f04f 0300 	mov.w	r3, #0
 8001d54:	00eb      	lsls	r3, r5, #3
 8001d56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d5a:	00e2      	lsls	r2, r4, #3
 8001d5c:	460b      	mov	r3, r1
 8001d5e:	3307      	adds	r3, #7
 8001d60:	08db      	lsrs	r3, r3, #3
 8001d62:	00db      	lsls	r3, r3, #3
 8001d64:	ebad 0d03 	sub.w	sp, sp, r3
 8001d68:	ab0e      	add	r3, sp, #56	; 0x38
 8001d6a:	3300      	adds	r3, #0
 8001d6c:	60fb      	str	r3, [r7, #12]
	uint32_t setpointTimes1000 = (uint32_t)(1000 * appGetPidSetpoint(app));
 8001d6e:	6838      	ldr	r0, [r7, #0]
 8001d70:	f7ff fad4 	bl	800131c <appGetPidSetpoint>
 8001d74:	eef0 7a40 	vmov.f32	s15, s0
 8001d78:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8001e20 <commSendCurrentPidSetpointValue+0x114>
 8001d7c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d84:	ee17 3a90 	vmov	r3, s15
 8001d88:	60bb      	str	r3, [r7, #8]

	bytes[0] = ((setpointTimes1000 >> 24) & 0x000000FF);
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	0e1b      	lsrs	r3, r3, #24
 8001d8e:	b2da      	uxtb	r2, r3
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	701a      	strb	r2, [r3, #0]
	bytes[1] = ((setpointTimes1000 >> 16) & 0x000000FF);
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	0c1b      	lsrs	r3, r3, #16
 8001d98:	b2da      	uxtb	r2, r3
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	705a      	strb	r2, [r3, #1]
	bytes[2] = ((setpointTimes1000 >> 8) & 0x000000FF);
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	0a1b      	lsrs	r3, r3, #8
 8001da2:	b2da      	uxtb	r2, r3
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	709a      	strb	r2, [r3, #2]
	bytes[3] = (setpointTimes1000 & 0x000000FF);
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	b2da      	uxtb	r2, r3
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	70da      	strb	r2, [r3, #3]

	dataPacketTxSetCommand(&comm->dataPacketTx, CMD_TX_CURRENT_PID_SETPOINT);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	3388      	adds	r3, #136	; 0x88
 8001db4:	2181      	movs	r1, #129	; 0x81
 8001db6:	4618      	mov	r0, r3
 8001db8:	f001 ff2d 	bl	8003c16 <dataPacketTxSetCommand>
	dataPacketTxSetPayloadData(&comm->dataPacketTx, bytes, qtyOfBytes);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	3388      	adds	r3, #136	; 0x88
 8001dc0:	7dfa      	ldrb	r2, [r7, #23]
 8001dc2:	68f9      	ldr	r1, [r7, #12]
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f001 ff40 	bl	8003c4a <dataPacketTxSetPayloadData>
	dataPacketTxMount(&comm->dataPacketTx);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	3388      	adds	r3, #136	; 0x88
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f001 fe76 	bl	8003ac0 <dataPacketTxMount>
	dataPacketTxUartSend(&comm->dataPacketTx, comm->huart);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f103 0c88 	add.w	ip, r3, #136	; 0x88
 8001dda:	687e      	ldr	r6, [r7, #4]
 8001ddc:	466d      	mov	r5, sp
 8001dde:	f106 040c 	add.w	r4, r6, #12
 8001de2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001de4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001de6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001de8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dee:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001df2:	e885 0003 	stmia.w	r5, {r0, r1}
 8001df6:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001dfa:	4660      	mov	r0, ip
 8001dfc:	f001 feae 	bl	8003b5c <dataPacketTxUartSend>
	dataPacketTxPayloadDataClear(&comm->dataPacketTx);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	3388      	adds	r3, #136	; 0x88
 8001e04:	4618      	mov	r0, r3
 8001e06:	f001 fee8 	bl	8003bda <dataPacketTxPayloadDataClear>
	dataPacketTxClear(&comm->dataPacketTx);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	3388      	adds	r3, #136	; 0x88
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f001 fec5 	bl	8003b9e <dataPacketTxClear>
 8001e14:	46d5      	mov	sp, sl
}
 8001e16:	bf00      	nop
 8001e18:	3718      	adds	r7, #24
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001e20:	447a0000 	.word	0x447a0000

08001e24 <commSendKeepAliveMessage>:

void commSendKeepAliveMessage(Comm *comm, App *app)
{
 8001e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e28:	b094      	sub	sp, #80	; 0x50
 8001e2a:	af0e      	add	r7, sp, #56	; 0x38
 8001e2c:	6078      	str	r0, [r7, #4]
 8001e2e:	6039      	str	r1, [r7, #0]
 8001e30:	466b      	mov	r3, sp
 8001e32:	469a      	mov	sl, r3
	uint8_t qtyOfBytes = 1;
 8001e34:	2301      	movs	r3, #1
 8001e36:	75fb      	strb	r3, [r7, #23]
	uint8_t bytes[qtyOfBytes];
 8001e38:	7df9      	ldrb	r1, [r7, #23]
 8001e3a:	460b      	mov	r3, r1
 8001e3c:	3b01      	subs	r3, #1
 8001e3e:	613b      	str	r3, [r7, #16]
 8001e40:	b2cb      	uxtb	r3, r1
 8001e42:	2200      	movs	r2, #0
 8001e44:	4698      	mov	r8, r3
 8001e46:	4691      	mov	r9, r2
 8001e48:	f04f 0200 	mov.w	r2, #0
 8001e4c:	f04f 0300 	mov.w	r3, #0
 8001e50:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001e54:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001e58:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001e5c:	b2cb      	uxtb	r3, r1
 8001e5e:	2200      	movs	r2, #0
 8001e60:	461c      	mov	r4, r3
 8001e62:	4615      	mov	r5, r2
 8001e64:	f04f 0200 	mov.w	r2, #0
 8001e68:	f04f 0300 	mov.w	r3, #0
 8001e6c:	00eb      	lsls	r3, r5, #3
 8001e6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e72:	00e2      	lsls	r2, r4, #3
 8001e74:	460b      	mov	r3, r1
 8001e76:	3307      	adds	r3, #7
 8001e78:	08db      	lsrs	r3, r3, #3
 8001e7a:	00db      	lsls	r3, r3, #3
 8001e7c:	ebad 0d03 	sub.w	sp, sp, r3
 8001e80:	ab0e      	add	r3, sp, #56	; 0x38
 8001e82:	3300      	adds	r3, #0
 8001e84:	60fb      	str	r3, [r7, #12]

	if (appGetRunPidControllerStatus(app) == TRUE)
 8001e86:	6838      	ldr	r0, [r7, #0]
 8001e88:	f7ff faad 	bl	80013e6 <appGetRunPidControllerStatus>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b01      	cmp	r3, #1
 8001e90:	d103      	bne.n	8001e9a <commSendKeepAliveMessage+0x76>
	{
		bytes[0] = RUN;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	2201      	movs	r2, #1
 8001e96:	701a      	strb	r2, [r3, #0]
 8001e98:	e002      	b.n	8001ea0 <commSendKeepAliveMessage+0x7c>
	}
	else
	{
		bytes[0] = HALT;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	701a      	strb	r2, [r3, #0]
	}

	dataPacketTxSetCommand(&comm->dataPacketTx, CMD_TX_KEEP_ALIVE_MESSAGE);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	3388      	adds	r3, #136	; 0x88
 8001ea4:	2183      	movs	r1, #131	; 0x83
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f001 feb5 	bl	8003c16 <dataPacketTxSetCommand>
	dataPacketTxSetPayloadData(&comm->dataPacketTx, bytes, qtyOfBytes);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	3388      	adds	r3, #136	; 0x88
 8001eb0:	7dfa      	ldrb	r2, [r7, #23]
 8001eb2:	68f9      	ldr	r1, [r7, #12]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f001 fec8 	bl	8003c4a <dataPacketTxSetPayloadData>
	dataPacketTxMount(&comm->dataPacketTx);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	3388      	adds	r3, #136	; 0x88
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f001 fdfe 	bl	8003ac0 <dataPacketTxMount>
	dataPacketTxUartSend(&comm->dataPacketTx, comm->huart);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f103 0c88 	add.w	ip, r3, #136	; 0x88
 8001eca:	687e      	ldr	r6, [r7, #4]
 8001ecc:	466d      	mov	r5, sp
 8001ece:	f106 040c 	add.w	r4, r6, #12
 8001ed2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ed4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ed6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ed8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001eda:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001edc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ede:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001ee2:	e885 0003 	stmia.w	r5, {r0, r1}
 8001ee6:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001eea:	4660      	mov	r0, ip
 8001eec:	f001 fe36 	bl	8003b5c <dataPacketTxUartSend>
	dataPacketTxPayloadDataClear(&comm->dataPacketTx);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	3388      	adds	r3, #136	; 0x88
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f001 fe70 	bl	8003bda <dataPacketTxPayloadDataClear>
	dataPacketTxClear(&comm->dataPacketTx);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	3388      	adds	r3, #136	; 0x88
 8001efe:	4618      	mov	r0, r3
 8001f00:	f001 fe4d 	bl	8003b9e <dataPacketTxClear>
 8001f04:	46d5      	mov	sp, sl
}
 8001f06:	bf00      	nop
 8001f08:	3718      	adds	r7, #24
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08001f10 <commSendProcessVariable>:

void commSendProcessVariable(Comm *comm, App *app)
{
 8001f10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001f14:	b094      	sub	sp, #80	; 0x50
 8001f16:	af0e      	add	r7, sp, #56	; 0x38
 8001f18:	6078      	str	r0, [r7, #4]
 8001f1a:	6039      	str	r1, [r7, #0]
 8001f1c:	466b      	mov	r3, sp
 8001f1e:	469a      	mov	sl, r3
	uint32_t processVariableValue = (uint32_t) appGetPidProcessVariable(app);
 8001f20:	6838      	ldr	r0, [r7, #0]
 8001f22:	f7ff fa39 	bl	8001398 <appGetPidProcessVariable>
 8001f26:	eef0 7a40 	vmov.f32	s15, s0
 8001f2a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f2e:	ee17 3a90 	vmov	r3, s15
 8001f32:	617b      	str	r3, [r7, #20]
	uint8_t qtyOfBytes = 4;
 8001f34:	2304      	movs	r3, #4
 8001f36:	74fb      	strb	r3, [r7, #19]
	uint8_t bytes[qtyOfBytes];
 8001f38:	7cf9      	ldrb	r1, [r7, #19]
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	3b01      	subs	r3, #1
 8001f3e:	60fb      	str	r3, [r7, #12]
 8001f40:	b2cb      	uxtb	r3, r1
 8001f42:	2200      	movs	r2, #0
 8001f44:	4698      	mov	r8, r3
 8001f46:	4691      	mov	r9, r2
 8001f48:	f04f 0200 	mov.w	r2, #0
 8001f4c:	f04f 0300 	mov.w	r3, #0
 8001f50:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001f54:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001f58:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001f5c:	b2cb      	uxtb	r3, r1
 8001f5e:	2200      	movs	r2, #0
 8001f60:	461c      	mov	r4, r3
 8001f62:	4615      	mov	r5, r2
 8001f64:	f04f 0200 	mov.w	r2, #0
 8001f68:	f04f 0300 	mov.w	r3, #0
 8001f6c:	00eb      	lsls	r3, r5, #3
 8001f6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f72:	00e2      	lsls	r2, r4, #3
 8001f74:	460b      	mov	r3, r1
 8001f76:	3307      	adds	r3, #7
 8001f78:	08db      	lsrs	r3, r3, #3
 8001f7a:	00db      	lsls	r3, r3, #3
 8001f7c:	ebad 0d03 	sub.w	sp, sp, r3
 8001f80:	ab0e      	add	r3, sp, #56	; 0x38
 8001f82:	3300      	adds	r3, #0
 8001f84:	60bb      	str	r3, [r7, #8]
	bytes[0] = ((processVariableValue >> 24) & 0x000000FF);
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	0e1b      	lsrs	r3, r3, #24
 8001f8a:	b2da      	uxtb	r2, r3
 8001f8c:	68bb      	ldr	r3, [r7, #8]
 8001f8e:	701a      	strb	r2, [r3, #0]
	bytes[1] = ((processVariableValue >> 16) & 0x000000FF);
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	0c1b      	lsrs	r3, r3, #16
 8001f94:	b2da      	uxtb	r2, r3
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	705a      	strb	r2, [r3, #1]
	bytes[2] = ((processVariableValue >> 8) & 0x000000FF);
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	0a1b      	lsrs	r3, r3, #8
 8001f9e:	b2da      	uxtb	r2, r3
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	709a      	strb	r2, [r3, #2]
	bytes[3] = (processVariableValue & 0x000000FF);
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	b2da      	uxtb	r2, r3
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	70da      	strb	r2, [r3, #3]

	dataPacketTxSetCommand(&comm->dataPacketTx, CMD_TX_CURRENT_PROCESS_VARIABLE_VALUE);
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	3388      	adds	r3, #136	; 0x88
 8001fb0:	2182      	movs	r1, #130	; 0x82
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f001 fe2f 	bl	8003c16 <dataPacketTxSetCommand>
	dataPacketTxSetPayloadData(&comm->dataPacketTx, bytes, qtyOfBytes);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	3388      	adds	r3, #136	; 0x88
 8001fbc:	7cfa      	ldrb	r2, [r7, #19]
 8001fbe:	68b9      	ldr	r1, [r7, #8]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f001 fe42 	bl	8003c4a <dataPacketTxSetPayloadData>
	dataPacketTxMount(&comm->dataPacketTx);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	3388      	adds	r3, #136	; 0x88
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f001 fd78 	bl	8003ac0 <dataPacketTxMount>
	dataPacketTxUartSend(&comm->dataPacketTx, comm->huart);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f103 0c88 	add.w	ip, r3, #136	; 0x88
 8001fd6:	687e      	ldr	r6, [r7, #4]
 8001fd8:	466d      	mov	r5, sp
 8001fda:	f106 040c 	add.w	r4, r6, #12
 8001fde:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fe0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fe2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fe4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fe6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fe8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fea:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001fee:	e885 0003 	stmia.w	r5, {r0, r1}
 8001ff2:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001ff6:	4660      	mov	r0, ip
 8001ff8:	f001 fdb0 	bl	8003b5c <dataPacketTxUartSend>
	dataPacketTxPayloadDataClear(&comm->dataPacketTx);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	3388      	adds	r3, #136	; 0x88
 8002000:	4618      	mov	r0, r3
 8002002:	f001 fdea 	bl	8003bda <dataPacketTxPayloadDataClear>
	dataPacketTxClear(&comm->dataPacketTx);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	3388      	adds	r3, #136	; 0x88
 800200a:	4618      	mov	r0, r3
 800200c:	f001 fdc7 	bl	8003b9e <dataPacketTxClear>
 8002010:	46d5      	mov	sp, sl
}
 8002012:	bf00      	nop
 8002014:	3718      	adds	r7, #24
 8002016:	46bd      	mov	sp, r7
 8002018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800201c <commSetData>:

// ======== RX - Data Packet =========== //
void commSetData(Comm *comm, uint8_t *data, uint8_t dataLength)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	60f8      	str	r0, [r7, #12]
 8002024:	60b9      	str	r1, [r7, #8]
 8002026:	4613      	mov	r3, r2
 8002028:	71fb      	strb	r3, [r7, #7]
	if (dataLength <= QTY_DATA_BYTES)
 800202a:	79fb      	ldrb	r3, [r7, #7]
 800202c:	2b32      	cmp	r3, #50	; 0x32
 800202e:	d80b      	bhi.n	8002048 <commSetData+0x2c>
	{
		comm->dataLenght = dataLength;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	79fa      	ldrb	r2, [r7, #7]
 8002034:	f883 21aa 	strb.w	r2, [r3, #426]	; 0x1aa
		memcpy(comm->data, data, dataLength);
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800203e:	79fa      	ldrb	r2, [r7, #7]
 8002040:	68b9      	ldr	r1, [r7, #8]
 8002042:	4618      	mov	r0, r3
 8002044:	f005 fd00 	bl	8007a48 <memcpy>
	}
}
 8002048:	bf00      	nop
 800204a:	3710      	adds	r7, #16
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}

08002050 <commClearData>:

void commClearData(Comm *comm)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
	memset(comm->data, 0x00, QTY_DATA_BYTES);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 800205e:	2232      	movs	r2, #50	; 0x32
 8002060:	2100      	movs	r1, #0
 8002062:	4618      	mov	r0, r3
 8002064:	f005 fcfe 	bl	8007a64 <memset>
}
 8002068:	bf00      	nop
 800206a:	3708      	adds	r7, #8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <commAppendReceivedByte>:

void commAppendReceivedByte(Comm *comm, uint8_t receivedByte)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
 8002078:	460b      	mov	r3, r1
 800207a:	70fb      	strb	r3, [r7, #3]
	dataPacketRxAppend(&comm->dataPacketRx, receivedByte);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	33fe      	adds	r3, #254	; 0xfe
 8002080:	78fa      	ldrb	r2, [r7, #3]
 8002082:	4611      	mov	r1, r2
 8002084:	4618      	mov	r0, r3
 8002086:	f001 fb5b 	bl	8003740 <dataPacketRxAppend>
}
 800208a:	bf00      	nop
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}

08002092 <commTryDecodeReceivedDataPacket>:

void commTryDecodeReceivedDataPacket(Comm *comm)
{
 8002092:	b580      	push	{r7, lr}
 8002094:	b082      	sub	sp, #8
 8002096:	af00      	add	r7, sp, #0
 8002098:	6078      	str	r0, [r7, #4]
	dataPacketRxDecode(&comm->dataPacketRx);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	33fe      	adds	r3, #254	; 0xfe
 800209e:	4618      	mov	r0, r3
 80020a0:	f001 fb81 	bl	80037a6 <dataPacketRxDecode>
}
 80020a4:	bf00      	nop
 80020a6:	3708      	adds	r7, #8
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <commTryExtractCommandAndPayloadFromDecodedDataPacket>:

void commTryExtractCommandAndPayloadFromDecodedDataPacket(Comm *comm)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
	if (dataPacketRxGetDataPacketStatus(&comm->dataPacketRx) == VALID_RX_DATA_PACKET)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	33fe      	adds	r3, #254	; 0xfe
 80020b8:	4618      	mov	r0, r3
 80020ba:	f001 fcc2 	bl	8003a42 <dataPacketRxGetDataPacketStatus>
 80020be:	4603      	mov	r3, r0
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d12a      	bne.n	800211a <commTryExtractCommandAndPayloadFromDecodedDataPacket+0x6e>
	{
		uint8_t receivedCmd = dataPacketRxGetCommand(&comm->dataPacketRx);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	33fe      	adds	r3, #254	; 0xfe
 80020c8:	4618      	mov	r0, r3
 80020ca:	f001 fc7d 	bl	80039c8 <dataPacketRxGetCommand>
 80020ce:	4603      	mov	r3, r0
 80020d0:	73fb      	strb	r3, [r7, #15]
		uint8_t receivedPayloadDataLength = dataPacketRxGetPayloadDataLength(&comm->dataPacketRx);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	33fe      	adds	r3, #254	; 0xfe
 80020d6:	4618      	mov	r0, r3
 80020d8:	f001 fca7 	bl	8003a2a <dataPacketRxGetPayloadDataLength>
 80020dc:	4603      	mov	r3, r0
 80020de:	73bb      	strb	r3, [r7, #14]

		if (receivedPayloadDataLength > 0)
 80020e0:	7bbb      	ldrb	r3, [r7, #14]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d00b      	beq.n	80020fe <commTryExtractCommandAndPayloadFromDecodedDataPacket+0x52>
		{
			uint8_t *receivedPayloadData = dataPacketRxGetPayloadData(&comm->dataPacketRx);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	33fe      	adds	r3, #254	; 0xfe
 80020ea:	4618      	mov	r0, r3
 80020ec:	f001 fc91 	bl	8003a12 <dataPacketRxGetPayloadData>
 80020f0:	60b8      	str	r0, [r7, #8]
			commSetData(comm, receivedPayloadData, receivedPayloadDataLength);
 80020f2:	7bbb      	ldrb	r3, [r7, #14]
 80020f4:	461a      	mov	r2, r3
 80020f6:	68b9      	ldr	r1, [r7, #8]
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f7ff ff8f 	bl	800201c <commSetData>
		}

		commSetCommand(comm, receivedCmd);
 80020fe:	7bfb      	ldrb	r3, [r7, #15]
 8002100:	4619      	mov	r1, r3
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f000 fad4 	bl	80026b0 <commSetCommand>
		commSetDecodeCommandStatus(comm, TRUE);
 8002108:	2101      	movs	r1, #1
 800210a:	6878      	ldr	r0, [r7, #4]
 800210c:	f000 fab3 	bl	8002676 <commSetDecodeCommandStatus>
		dataPacketRxClear(&comm->dataPacketRx);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	33fe      	adds	r3, #254	; 0xfe
 8002114:	4618      	mov	r0, r3
 8002116:	f001 fc09 	bl	800392c <dataPacketRxClear>
	}
}
 800211a:	bf00      	nop
 800211c:	3710      	adds	r7, #16
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <commTryDecodeExtractedCommand>:

void commTryDecodeExtractedCommand(Comm *comm, App *app)
{
 8002122:	b580      	push	{r7, lr}
 8002124:	b082      	sub	sp, #8
 8002126:	af00      	add	r7, sp, #0
 8002128:	6078      	str	r0, [r7, #4]
 800212a:	6039      	str	r1, [r7, #0]
	if (commGetDecodeCommandStatus(comm) == TRUE)
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f000 fa95 	bl	800265c <commGetDecodeCommandStatus>
 8002132:	4603      	mov	r3, r0
 8002134:	2b01      	cmp	r3, #1
 8002136:	d107      	bne.n	8002148 <commTryDecodeExtractedCommand+0x26>
	{
		commDecodeReceivedCommand(comm, app);
 8002138:	6839      	ldr	r1, [r7, #0]
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f000 f808 	bl	8002150 <commDecodeReceivedCommand>
		commSetDecodeCommandStatus(comm, FALSE);
 8002140:	2100      	movs	r1, #0
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f000 fa97 	bl	8002676 <commSetDecodeCommandStatus>
	}
}
 8002148:	bf00      	nop
 800214a:	3708      	adds	r7, #8
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}

08002150 <commDecodeReceivedCommand>:

void commDecodeReceivedCommand(Comm *comm, App *app)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b094      	sub	sp, #80	; 0x50
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
	uint16_t receivedSamplingInterval = 0;
 800215a:	2300      	movs	r3, #0
 800215c:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
	uint16_t receivedPidInterval = 0;
 8002160:	2300      	movs	r3, #0
 8002162:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	uint16_t receivedMovingAverageWindow = 0;
 8002166:	2300      	movs	r3, #0
 8002168:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
	int32_t receivedPidMinSumOfErrors = 0;
 800216c:	2300      	movs	r3, #0
 800216e:	647b      	str	r3, [r7, #68]	; 0x44
	int32_t receivedPidMaxSumOfErrors = 0;
 8002170:	2300      	movs	r3, #0
 8002172:	643b      	str	r3, [r7, #64]	; 0x40
	int32_t receivedPidMinControlledVariable = 0;
 8002174:	2300      	movs	r3, #0
 8002176:	63fb      	str	r3, [r7, #60]	; 0x3c
	int32_t receivedPidMaxControlledVariable = 0;
 8002178:	2300      	movs	r3, #0
 800217a:	63bb      	str	r3, [r7, #56]	; 0x38

	uint32_t receivedPidSetpointTimes1000 = 0;
 800217c:	2300      	movs	r3, #0
 800217e:	637b      	str	r3, [r7, #52]	; 0x34
	float receivedPidSetpoint = 0;
 8002180:	f04f 0300 	mov.w	r3, #0
 8002184:	633b      	str	r3, [r7, #48]	; 0x30

	uint32_t pidKpTimes1000 = 0;
 8002186:	2300      	movs	r3, #0
 8002188:	62fb      	str	r3, [r7, #44]	; 0x2c
	float pidKp = 0;
 800218a:	f04f 0300 	mov.w	r3, #0
 800218e:	62bb      	str	r3, [r7, #40]	; 0x28

	uint32_t pidKiTimes1000 = 0;
 8002190:	2300      	movs	r3, #0
 8002192:	627b      	str	r3, [r7, #36]	; 0x24
	float pidKi = 0;
 8002194:	f04f 0300 	mov.w	r3, #0
 8002198:	623b      	str	r3, [r7, #32]

	uint32_t pidKdTimes1000 = 0;
 800219a:	2300      	movs	r3, #0
 800219c:	61fb      	str	r3, [r7, #28]
	float pidKd = 0;
 800219e:	f04f 0300 	mov.w	r3, #0
 80021a2:	61bb      	str	r3, [r7, #24]

	uint32_t receiveidPidOffset = 0;
 80021a4:	2300      	movs	r3, #0
 80021a6:	617b      	str	r3, [r7, #20]
	float pidOffset = 0;
 80021a8:	f04f 0300 	mov.w	r3, #0
 80021ac:	613b      	str	r3, [r7, #16]

	uint32_t receiveidPidBias = 0;
 80021ae:	2300      	movs	r3, #0
 80021b0:	60fb      	str	r3, [r7, #12]
	float pidBias = 0;
 80021b2:	f04f 0300 	mov.w	r3, #0
 80021b6:	60bb      	str	r3, [r7, #8]

	switch (commGetCommand(comm))
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f000 fa6c 	bl	8002696 <commGetCommand>
 80021be:	4603      	mov	r3, r0
 80021c0:	3b01      	subs	r3, #1
 80021c2:	2b05      	cmp	r3, #5
 80021c4:	f200 81cd 	bhi.w	8002562 <commDecodeReceivedCommand+0x412>
 80021c8:	a201      	add	r2, pc, #4	; (adr r2, 80021d0 <commDecodeReceivedCommand+0x80>)
 80021ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ce:	bf00      	nop
 80021d0:	080021e9 	.word	0x080021e9
 80021d4:	080024ab 	.word	0x080024ab
 80021d8:	080024b5 	.word	0x080024b5
 80021dc:	080024fd 	.word	0x080024fd
 80021e0:	08002531 	.word	0x08002531
 80021e4:	08002559 	.word	0x08002559
	{
		case CMD_RX_SET_CONFIG_DATA_VALUES:

			// ************* Kp ************* //
			pidKpTimes1000 = (comm->data[0] << 24) + (comm->data[1] << 16) + (comm->data[2] << 8) + comm->data[3];
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	f893 3178 	ldrb.w	r3, [r3, #376]	; 0x178
 80021ee:	061a      	lsls	r2, r3, #24
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	f893 3179 	ldrb.w	r3, [r3, #377]	; 0x179
 80021f6:	041b      	lsls	r3, r3, #16
 80021f8:	441a      	add	r2, r3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	f893 317a 	ldrb.w	r3, [r3, #378]	; 0x17a
 8002200:	021b      	lsls	r3, r3, #8
 8002202:	4413      	add	r3, r2
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	f892 217b 	ldrb.w	r2, [r2, #379]	; 0x17b
 800220a:	4413      	add	r3, r2
 800220c:	62fb      	str	r3, [r7, #44]	; 0x2c
			pidKp = ((float) pidKpTimes1000) / 1000;
 800220e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002210:	ee07 3a90 	vmov	s15, r3
 8002214:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002218:	eddf 6ac2 	vldr	s13, [pc, #776]	; 8002524 <commDecodeReceivedCommand+0x3d4>
 800221c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002220:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
			appSetPidKp(app, pidKp);
 8002224:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 8002228:	6838      	ldr	r0, [r7, #0]
 800222a:	f7fe ff1f 	bl	800106c <appSetPidKp>

			// ************* Ki ************* //
			pidKiTimes1000 = (comm->data[4] << 24) + (comm->data[5] << 16) + (comm->data[6] << 8) + comm->data[7];
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	f893 317c 	ldrb.w	r3, [r3, #380]	; 0x17c
 8002234:	061a      	lsls	r2, r3, #24
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	f893 317d 	ldrb.w	r3, [r3, #381]	; 0x17d
 800223c:	041b      	lsls	r3, r3, #16
 800223e:	441a      	add	r2, r3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	f893 317e 	ldrb.w	r3, [r3, #382]	; 0x17e
 8002246:	021b      	lsls	r3, r3, #8
 8002248:	4413      	add	r3, r2
 800224a:	687a      	ldr	r2, [r7, #4]
 800224c:	f892 217f 	ldrb.w	r2, [r2, #383]	; 0x17f
 8002250:	4413      	add	r3, r2
 8002252:	627b      	str	r3, [r7, #36]	; 0x24
			pidKi = ((float) pidKiTimes1000) / 1000;
 8002254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002256:	ee07 3a90 	vmov	s15, r3
 800225a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800225e:	eddf 6ab1 	vldr	s13, [pc, #708]	; 8002524 <commDecodeReceivedCommand+0x3d4>
 8002262:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002266:	edc7 7a08 	vstr	s15, [r7, #32]
			appSetPidKi(app, pidKi);
 800226a:	ed97 0a08 	vldr	s0, [r7, #32]
 800226e:	6838      	ldr	r0, [r7, #0]
 8002270:	f7fe ff1f 	bl	80010b2 <appSetPidKi>

			// ************* Kd ************* //
			pidKdTimes1000 = (comm->data[8] << 24) + (comm->data[9] << 16) + (comm->data[10] << 8) + comm->data[11];
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f893 3180 	ldrb.w	r3, [r3, #384]	; 0x180
 800227a:	061a      	lsls	r2, r3, #24
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	f893 3181 	ldrb.w	r3, [r3, #385]	; 0x181
 8002282:	041b      	lsls	r3, r3, #16
 8002284:	441a      	add	r2, r3
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	f893 3182 	ldrb.w	r3, [r3, #386]	; 0x182
 800228c:	021b      	lsls	r3, r3, #8
 800228e:	4413      	add	r3, r2
 8002290:	687a      	ldr	r2, [r7, #4]
 8002292:	f892 2183 	ldrb.w	r2, [r2, #387]	; 0x183
 8002296:	4413      	add	r3, r2
 8002298:	61fb      	str	r3, [r7, #28]
			pidKd = ((float) pidKdTimes1000) / 1000;
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	ee07 3a90 	vmov	s15, r3
 80022a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80022a4:	eddf 6a9f 	vldr	s13, [pc, #636]	; 8002524 <commDecodeReceivedCommand+0x3d4>
 80022a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80022ac:	edc7 7a06 	vstr	s15, [r7, #24]
			appSetPidKd(app, pidKd);
 80022b0:	ed97 0a06 	vldr	s0, [r7, #24]
 80022b4:	6838      	ldr	r0, [r7, #0]
 80022b6:	f7fe ff1f 	bl	80010f8 <appSetPidKd>

			// ************* Pid Interval ************* //
			receivedPidInterval = (comm->data[12] << 8) + comm->data[13];
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f893 3184 	ldrb.w	r3, [r3, #388]	; 0x184
 80022c0:	b29b      	uxth	r3, r3
 80022c2:	021b      	lsls	r3, r3, #8
 80022c4:	b29a      	uxth	r2, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f893 3185 	ldrb.w	r3, [r3, #389]	; 0x185
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	4413      	add	r3, r2
 80022d0:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			appSetPidInterval(app, receivedPidInterval);
 80022d4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80022d8:	4619      	mov	r1, r3
 80022da:	6838      	ldr	r0, [r7, #0]
 80022dc:	f7fe ff3a 	bl	8001154 <appSetPidInterval>

			// ************* Sampling Interval ************* //
			receivedSamplingInterval = (comm->data[14] << 8) + comm->data[15];
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	f893 3186 	ldrb.w	r3, [r3, #390]	; 0x186
 80022e6:	b29b      	uxth	r3, r3
 80022e8:	021b      	lsls	r3, r3, #8
 80022ea:	b29a      	uxth	r2, r3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	f893 3187 	ldrb.w	r3, [r3, #391]	; 0x187
 80022f2:	b29b      	uxth	r3, r3
 80022f4:	4413      	add	r3, r2
 80022f6:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
			appSetSamplingInterval(app, receivedSamplingInterval);
 80022fa:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80022fe:	4619      	mov	r1, r3
 8002300:	6838      	ldr	r0, [r7, #0]
 8002302:	f7ff f8ae 	bl	8001462 <appSetSamplingInterval>

			// ************* Moving Average Window ************* //
			receivedMovingAverageWindow = (comm->data[16] << 8) + comm->data[17];
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	f893 3188 	ldrb.w	r3, [r3, #392]	; 0x188
 800230c:	b29b      	uxth	r3, r3
 800230e:	021b      	lsls	r3, r3, #8
 8002310:	b29a      	uxth	r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f893 3189 	ldrb.w	r3, [r3, #393]	; 0x189
 8002318:	b29b      	uxth	r3, r3
 800231a:	4413      	add	r3, r2
 800231c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
			appSetMovingAverageFilterWindow(app, receivedMovingAverageWindow);
 8002320:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8002324:	4619      	mov	r1, r3
 8002326:	6838      	ldr	r0, [r7, #0]
 8002328:	f7ff f8c1 	bl	80014ae <appSetMovingAverageFilterWindow>

			// ************* Min Sum Of Errors ************* //
			receivedPidMinSumOfErrors = (comm->data[18] << 24) + (comm->data[19] << 16) + (comm->data[20] << 8) + comm->data[21];
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	f893 318a 	ldrb.w	r3, [r3, #394]	; 0x18a
 8002332:	061a      	lsls	r2, r3, #24
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	f893 318b 	ldrb.w	r3, [r3, #395]	; 0x18b
 800233a:	041b      	lsls	r3, r3, #16
 800233c:	441a      	add	r2, r3
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f893 318c 	ldrb.w	r3, [r3, #396]	; 0x18c
 8002344:	021b      	lsls	r3, r3, #8
 8002346:	4413      	add	r3, r2
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	f892 218d 	ldrb.w	r2, [r2, #397]	; 0x18d
 800234e:	4413      	add	r3, r2
 8002350:	647b      	str	r3, [r7, #68]	; 0x44
			receivedPidMinSumOfErrors -= 1000000000;
 8002352:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002354:	4b74      	ldr	r3, [pc, #464]	; (8002528 <commDecodeReceivedCommand+0x3d8>)
 8002356:	4413      	add	r3, r2
 8002358:	647b      	str	r3, [r7, #68]	; 0x44
			appSetPidMinSumOfErrors(app, receivedPidMinSumOfErrors);
 800235a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800235c:	6838      	ldr	r0, [r7, #0]
 800235e:	f7fe ff2a 	bl	80011b6 <appSetPidMinSumOfErrors>

			// ************* Max Sum Of Errors ************* //
			receivedPidMaxSumOfErrors = (comm->data[22] << 24) + (comm->data[23] << 16) + (comm->data[24] << 8) + comm->data[25];
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f893 318e 	ldrb.w	r3, [r3, #398]	; 0x18e
 8002368:	061a      	lsls	r2, r3, #24
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	f893 318f 	ldrb.w	r3, [r3, #399]	; 0x18f
 8002370:	041b      	lsls	r3, r3, #16
 8002372:	441a      	add	r2, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f893 3190 	ldrb.w	r3, [r3, #400]	; 0x190
 800237a:	021b      	lsls	r3, r3, #8
 800237c:	4413      	add	r3, r2
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	f892 2191 	ldrb.w	r2, [r2, #401]	; 0x191
 8002384:	4413      	add	r3, r2
 8002386:	643b      	str	r3, [r7, #64]	; 0x40
			receivedPidMaxSumOfErrors -= 1000000000;
 8002388:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800238a:	4b67      	ldr	r3, [pc, #412]	; (8002528 <commDecodeReceivedCommand+0x3d8>)
 800238c:	4413      	add	r3, r2
 800238e:	643b      	str	r3, [r7, #64]	; 0x40
			appSetPidMaxSumOfErrors(app, receivedPidMaxSumOfErrors);
 8002390:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002392:	6838      	ldr	r0, [r7, #0]
 8002394:	f7fe ff2e 	bl	80011f4 <appSetPidMaxSumOfErrors>

			// ************* Min Controlled Variable ************* //
			receivedPidMinControlledVariable = (comm->data[26] << 24) + (comm->data[27] << 16) + (comm->data[28] << 8) + comm->data[29];
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f893 3192 	ldrb.w	r3, [r3, #402]	; 0x192
 800239e:	061a      	lsls	r2, r3, #24
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f893 3193 	ldrb.w	r3, [r3, #403]	; 0x193
 80023a6:	041b      	lsls	r3, r3, #16
 80023a8:	441a      	add	r2, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f893 3194 	ldrb.w	r3, [r3, #404]	; 0x194
 80023b0:	021b      	lsls	r3, r3, #8
 80023b2:	4413      	add	r3, r2
 80023b4:	687a      	ldr	r2, [r7, #4]
 80023b6:	f892 2195 	ldrb.w	r2, [r2, #405]	; 0x195
 80023ba:	4413      	add	r3, r2
 80023bc:	63fb      	str	r3, [r7, #60]	; 0x3c
			receivedPidMinControlledVariable -= 1000000000;
 80023be:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80023c0:	4b59      	ldr	r3, [pc, #356]	; (8002528 <commDecodeReceivedCommand+0x3d8>)
 80023c2:	4413      	add	r3, r2
 80023c4:	63fb      	str	r3, [r7, #60]	; 0x3c
			appSetPidMinControlledVariable(app, receivedPidMinControlledVariable);
 80023c6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80023c8:	6838      	ldr	r0, [r7, #0]
 80023ca:	f7fe ff32 	bl	8001232 <appSetPidMinControlledVariable>

			// ************* Max Controlled Variable ************* //
			receivedPidMaxControlledVariable = (comm->data[30] << 24) + (comm->data[31] << 16) + (comm->data[32] << 8) + comm->data[33];
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	f893 3196 	ldrb.w	r3, [r3, #406]	; 0x196
 80023d4:	061a      	lsls	r2, r3, #24
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f893 3197 	ldrb.w	r3, [r3, #407]	; 0x197
 80023dc:	041b      	lsls	r3, r3, #16
 80023de:	441a      	add	r2, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	f893 3198 	ldrb.w	r3, [r3, #408]	; 0x198
 80023e6:	021b      	lsls	r3, r3, #8
 80023e8:	4413      	add	r3, r2
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	f892 2199 	ldrb.w	r2, [r2, #409]	; 0x199
 80023f0:	4413      	add	r3, r2
 80023f2:	63bb      	str	r3, [r7, #56]	; 0x38
			receivedPidMaxControlledVariable -= 1000000000;
 80023f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80023f6:	4b4c      	ldr	r3, [pc, #304]	; (8002528 <commDecodeReceivedCommand+0x3d8>)
 80023f8:	4413      	add	r3, r2
 80023fa:	63bb      	str	r3, [r7, #56]	; 0x38
			appSetPidMaxControlledVariable(app, receivedPidMaxControlledVariable);
 80023fc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80023fe:	6838      	ldr	r0, [r7, #0]
 8002400:	f7fe ff36 	bl	8001270 <appSetPidMaxControlledVariable>

			// ************* Pid Offset ************* //
			receiveidPidOffset = (comm->data[34] << 24) + (comm->data[35] << 16) + (comm->data[36] << 8) + comm->data[37];
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	f893 319a 	ldrb.w	r3, [r3, #410]	; 0x19a
 800240a:	061a      	lsls	r2, r3, #24
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f893 319b 	ldrb.w	r3, [r3, #411]	; 0x19b
 8002412:	041b      	lsls	r3, r3, #16
 8002414:	441a      	add	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	f893 319c 	ldrb.w	r3, [r3, #412]	; 0x19c
 800241c:	021b      	lsls	r3, r3, #8
 800241e:	4413      	add	r3, r2
 8002420:	687a      	ldr	r2, [r7, #4]
 8002422:	f892 219d 	ldrb.w	r2, [r2, #413]	; 0x19d
 8002426:	4413      	add	r3, r2
 8002428:	617b      	str	r3, [r7, #20]
			pidOffset = (((float) receiveidPidOffset) - 1000000) / 1000;
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	ee07 3a90 	vmov	s15, r3
 8002430:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002434:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 800252c <commDecodeReceivedCommand+0x3dc>
 8002438:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800243c:	eddf 6a39 	vldr	s13, [pc, #228]	; 8002524 <commDecodeReceivedCommand+0x3d4>
 8002440:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002444:	edc7 7a04 	vstr	s15, [r7, #16]
			appSetPidOffset(app, pidOffset);
 8002448:	ed97 0a04 	vldr	s0, [r7, #16]
 800244c:	6838      	ldr	r0, [r7, #0]
 800244e:	f7fe ff30 	bl	80012b2 <appSetPidOffset>

			// ************* Pid Bias ************* //
			receiveidPidBias = (comm->data[38] << 24) + (comm->data[39] << 16) + (comm->data[40] << 8) + comm->data[41];
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	f893 319e 	ldrb.w	r3, [r3, #414]	; 0x19e
 8002458:	061a      	lsls	r2, r3, #24
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f893 319f 	ldrb.w	r3, [r3, #415]	; 0x19f
 8002460:	041b      	lsls	r3, r3, #16
 8002462:	441a      	add	r2, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f893 31a0 	ldrb.w	r3, [r3, #416]	; 0x1a0
 800246a:	021b      	lsls	r3, r3, #8
 800246c:	4413      	add	r3, r2
 800246e:	687a      	ldr	r2, [r7, #4]
 8002470:	f892 21a1 	ldrb.w	r2, [r2, #417]	; 0x1a1
 8002474:	4413      	add	r3, r2
 8002476:	60fb      	str	r3, [r7, #12]
			pidBias = (((float) receiveidPidBias) - 1000000) / 1000;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	ee07 3a90 	vmov	s15, r3
 800247e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002482:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800252c <commDecodeReceivedCommand+0x3dc>
 8002486:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800248a:	eddf 6a26 	vldr	s13, [pc, #152]	; 8002524 <commDecodeReceivedCommand+0x3d4>
 800248e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002492:	edc7 7a02 	vstr	s15, [r7, #8]
			appSetPidBias(app, pidBias);
 8002496:	ed97 0a02 	vldr	s0, [r7, #8]
 800249a:	6838      	ldr	r0, [r7, #0]
 800249c:	f7fe ff2c 	bl	80012f8 <appSetPidBias>

			// ************* Send The New Config Data Values ************* //
			commSetEnableSendCurrentConfigDataValues(comm, TRUE);
 80024a0:	2101      	movs	r1, #1
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f000 f890 	bl	80025c8 <commSetEnableSendCurrentConfigDataValues>
			break;
 80024a8:	e060      	b.n	800256c <commDecodeReceivedCommand+0x41c>

		case CMD_RX_ASK_FOR_CURRENT_CONFIG_DATA_VALUES:
			commSetEnableSendCurrentConfigDataValues(comm, TRUE);
 80024aa:	2101      	movs	r1, #1
 80024ac:	6878      	ldr	r0, [r7, #4]
 80024ae:	f000 f88b 	bl	80025c8 <commSetEnableSendCurrentConfigDataValues>
			break;
 80024b2:	e05b      	b.n	800256c <commDecodeReceivedCommand+0x41c>

		case CMD_RX_SET_PID_SETPOINT:
			receivedPidSetpointTimes1000 = (comm->data[0] << 24) + (comm->data[1] << 16) + (comm->data[2] << 8) + comm->data[3];
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	f893 3178 	ldrb.w	r3, [r3, #376]	; 0x178
 80024ba:	061a      	lsls	r2, r3, #24
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f893 3179 	ldrb.w	r3, [r3, #377]	; 0x179
 80024c2:	041b      	lsls	r3, r3, #16
 80024c4:	441a      	add	r2, r3
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f893 317a 	ldrb.w	r3, [r3, #378]	; 0x17a
 80024cc:	021b      	lsls	r3, r3, #8
 80024ce:	4413      	add	r3, r2
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	f892 217b 	ldrb.w	r2, [r2, #379]	; 0x17b
 80024d6:	4413      	add	r3, r2
 80024d8:	637b      	str	r3, [r7, #52]	; 0x34
			receivedPidSetpoint = ((float) receivedPidSetpointTimes1000) / 1000;
 80024da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024dc:	ee07 3a90 	vmov	s15, r3
 80024e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80024e4:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8002524 <commDecodeReceivedCommand+0x3d4>
 80024e8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024ec:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
			appSetPidSetpoint(app, receivedPidSetpoint);
 80024f0:	ed97 0a0c 	vldr	s0, [r7, #48]	; 0x30
 80024f4:	6838      	ldr	r0, [r7, #0]
 80024f6:	f7fe ff23 	bl	8001340 <appSetPidSetpoint>
			break;
 80024fa:	e037      	b.n	800256c <commDecodeReceivedCommand+0x41c>

		case CMD_RX_SET_RUN_PID_CONTROLLER_STATUS:
			if (comm->data[0] == HALT)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	f893 3178 	ldrb.w	r3, [r3, #376]	; 0x178
 8002502:	2b00      	cmp	r3, #0
 8002504:	d104      	bne.n	8002510 <commDecodeReceivedCommand+0x3c0>
			{
				appSetRunPidControllerStatus(app, FALSE);
 8002506:	2100      	movs	r1, #0
 8002508:	6838      	ldr	r0, [r7, #0]
 800250a:	f7fe ff7b 	bl	8001404 <appSetRunPidControllerStatus>
			}
			else if (comm->data[0] == RUN)
			{
				appSetRunPidControllerStatus(app, TRUE);
			}
			break;
 800250e:	e02a      	b.n	8002566 <commDecodeReceivedCommand+0x416>
			else if (comm->data[0] == RUN)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f893 3178 	ldrb.w	r3, [r3, #376]	; 0x178
 8002516:	2b01      	cmp	r3, #1
 8002518:	d125      	bne.n	8002566 <commDecodeReceivedCommand+0x416>
				appSetRunPidControllerStatus(app, TRUE);
 800251a:	2101      	movs	r1, #1
 800251c:	6838      	ldr	r0, [r7, #0]
 800251e:	f7fe ff71 	bl	8001404 <appSetRunPidControllerStatus>
			break;
 8002522:	e020      	b.n	8002566 <commDecodeReceivedCommand+0x416>
 8002524:	447a0000 	.word	0x447a0000
 8002528:	c4653600 	.word	0xc4653600
 800252c:	49742400 	.word	0x49742400

		case CMD_RX_SET_SEND_PROCESS_VARIABLE_STATUS:
			if (comm->data[0] == NOT_SEND)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	f893 3178 	ldrb.w	r3, [r3, #376]	; 0x178
 8002536:	2b00      	cmp	r3, #0
 8002538:	d104      	bne.n	8002544 <commDecodeReceivedCommand+0x3f4>
			{
				commSetEnableSendProcessVariable(comm, FALSE);
 800253a:	2100      	movs	r1, #0
 800253c:	6878      	ldr	r0, [r7, #4]
 800253e:	f000 f826 	bl	800258e <commSetEnableSendProcessVariable>
			}
			else if (comm->data[0] == SEND)
			{
				commSetEnableSendProcessVariable(comm, TRUE);
			}
			break;
 8002542:	e012      	b.n	800256a <commDecodeReceivedCommand+0x41a>
			else if (comm->data[0] == SEND)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f893 3178 	ldrb.w	r3, [r3, #376]	; 0x178
 800254a:	2b01      	cmp	r3, #1
 800254c:	d10d      	bne.n	800256a <commDecodeReceivedCommand+0x41a>
				commSetEnableSendProcessVariable(comm, TRUE);
 800254e:	2101      	movs	r1, #1
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f000 f81c 	bl	800258e <commSetEnableSendProcessVariable>
			break;
 8002556:	e008      	b.n	800256a <commDecodeReceivedCommand+0x41a>

		case CMD_RX_ASK_FOR_CURRENT_PID_SETPOINT_VALUE:
			commSetEnableSendCurrentPidSetpointValue(comm, TRUE);
 8002558:	2101      	movs	r1, #1
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f000 f851 	bl	8002602 <commSetEnableSendCurrentPidSetpointValue>
			break;
 8002560:	e004      	b.n	800256c <commDecodeReceivedCommand+0x41c>

		default:
			break;
 8002562:	bf00      	nop
 8002564:	e002      	b.n	800256c <commDecodeReceivedCommand+0x41c>
			break;
 8002566:	bf00      	nop
 8002568:	e000      	b.n	800256c <commDecodeReceivedCommand+0x41c>
			break;
 800256a:	bf00      	nop
	}
}
 800256c:	bf00      	nop
 800256e:	3750      	adds	r7, #80	; 0x50
 8002570:	46bd      	mov	sp, r7
 8002572:	bd80      	pop	{r7, pc}

08002574 <commGetEnableSendProcessVariable>:

// ======== TX - Getters and Setters ======== //
Bool commGetEnableSendProcessVariable(Comm *comm)
{
 8002574:	b480      	push	{r7}
 8002576:	b083      	sub	sp, #12
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
	return comm->enableSendProcessVariable;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f893 30fa 	ldrb.w	r3, [r3, #250]	; 0xfa
}
 8002582:	4618      	mov	r0, r3
 8002584:	370c      	adds	r7, #12
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr

0800258e <commSetEnableSendProcessVariable>:

void commSetEnableSendProcessVariable(Comm *comm, Bool status)
{
 800258e:	b480      	push	{r7}
 8002590:	b083      	sub	sp, #12
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
 8002596:	460b      	mov	r3, r1
 8002598:	70fb      	strb	r3, [r7, #3]
	comm->enableSendProcessVariable = status;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	78fa      	ldrb	r2, [r7, #3]
 800259e:	f883 20fa 	strb.w	r2, [r3, #250]	; 0xfa
}
 80025a2:	bf00      	nop
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr

080025ae <commGetEnableSendCurrentConfigDataValues>:

Bool commGetEnableSendCurrentConfigDataValues(Comm *comm)
{
 80025ae:	b480      	push	{r7}
 80025b0:	b083      	sub	sp, #12
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	6078      	str	r0, [r7, #4]
	return comm->enableSendCurrentConfigDataValues;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f893 30fb 	ldrb.w	r3, [r3, #251]	; 0xfb
}
 80025bc:	4618      	mov	r0, r3
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr

080025c8 <commSetEnableSendCurrentConfigDataValues>:

void commSetEnableSendCurrentConfigDataValues(Comm *comm, Bool status)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b083      	sub	sp, #12
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	460b      	mov	r3, r1
 80025d2:	70fb      	strb	r3, [r7, #3]
	comm->enableSendCurrentConfigDataValues = status;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	78fa      	ldrb	r2, [r7, #3]
 80025d8:	f883 20fb 	strb.w	r2, [r3, #251]	; 0xfb
}
 80025dc:	bf00      	nop
 80025de:	370c      	adds	r7, #12
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr

080025e8 <commGetEnableSendCurrentPidSetpointValue>:

Bool commGetEnableSendCurrentPidSetpointValue(Comm *comm)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b083      	sub	sp, #12
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
	return comm->enableSendCurrentPidSetpointValue;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	370c      	adds	r7, #12
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr

08002602 <commSetEnableSendCurrentPidSetpointValue>:

void commSetEnableSendCurrentPidSetpointValue(Comm *comm, Bool status)
{
 8002602:	b480      	push	{r7}
 8002604:	b083      	sub	sp, #12
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
 800260a:	460b      	mov	r3, r1
 800260c:	70fb      	strb	r3, [r7, #3]
	comm->enableSendCurrentPidSetpointValue = status;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	78fa      	ldrb	r2, [r7, #3]
 8002612:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
}
 8002616:	bf00      	nop
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr

08002622 <commGetEnableSendKeepAliveMessage>:

Bool commGetEnableSendKeepAliveMessage(Comm *comm)
{
 8002622:	b480      	push	{r7}
 8002624:	b083      	sub	sp, #12
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
	return comm->enableSendKeepAliveMessage;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	f893 30fd 	ldrb.w	r3, [r3, #253]	; 0xfd
}
 8002630:	4618      	mov	r0, r3
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <commSetEnableSendKeepAliveMessage>:

void commSetEnableSendKeepAliveMessage(Comm *comm, Bool status)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	460b      	mov	r3, r1
 8002646:	70fb      	strb	r3, [r7, #3]
	comm->enableSendKeepAliveMessage = status;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	78fa      	ldrb	r2, [r7, #3]
 800264c:	f883 20fd 	strb.w	r2, [r3, #253]	; 0xfd
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <commGetDecodeCommandStatus>:

// ======== RX - Getters and Setters ======== //
Bool commGetDecodeCommandStatus(Comm *comm)
{
 800265c:	b480      	push	{r7}
 800265e:	b083      	sub	sp, #12
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
	return comm->decodeCommandStatus;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f893 3176 	ldrb.w	r3, [r3, #374]	; 0x176
}
 800266a:	4618      	mov	r0, r3
 800266c:	370c      	adds	r7, #12
 800266e:	46bd      	mov	sp, r7
 8002670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002674:	4770      	bx	lr

08002676 <commSetDecodeCommandStatus>:

void commSetDecodeCommandStatus(Comm *comm, Bool status)
{
 8002676:	b480      	push	{r7}
 8002678:	b083      	sub	sp, #12
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
 800267e:	460b      	mov	r3, r1
 8002680:	70fb      	strb	r3, [r7, #3]
	comm->decodeCommandStatus = status;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	78fa      	ldrb	r2, [r7, #3]
 8002686:	f883 2176 	strb.w	r2, [r3, #374]	; 0x176
}
 800268a:	bf00      	nop
 800268c:	370c      	adds	r7, #12
 800268e:	46bd      	mov	sp, r7
 8002690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002694:	4770      	bx	lr

08002696 <commGetCommand>:

uint8_t commGetCommand(Comm *comm)
{
 8002696:	b480      	push	{r7}
 8002698:	b083      	sub	sp, #12
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
	return comm->command;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	f893 3177 	ldrb.w	r3, [r3, #375]	; 0x177
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr

080026b0 <commSetCommand>:

void commSetCommand(Comm *comm, uint8_t command)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
 80026b8:	460b      	mov	r3, r1
 80026ba:	70fb      	strb	r3, [r7, #3]
	comm->command = command;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	78fa      	ldrb	r2, [r7, #3]
 80026c0:	f883 2177 	strb.w	r2, [r3, #375]	; 0x177
}
 80026c4:	bf00      	nop
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <commSetDataLenght>:
{
	return comm->dataLenght;
}

void commSetDataLenght(Comm *comm, uint8_t dataLenght)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b083      	sub	sp, #12
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
 80026d8:	460b      	mov	r3, r1
 80026da:	70fb      	strb	r3, [r7, #3]
	comm->dataLenght = dataLenght;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	78fa      	ldrb	r2, [r7, #3]
 80026e0:	f883 21aa 	strb.w	r2, [r3, #426]	; 0x1aa
}
 80026e4:	bf00      	nop
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <controllerInit>:

#include "controller.h"

// ======== Init ======== //
void controllerInit(Controller *controller, DAC_HandleTypeDef hdac)
{
 80026f0:	b084      	sub	sp, #16
 80026f2:	b5b0      	push	{r4, r5, r7, lr}
 80026f4:	b082      	sub	sp, #8
 80026f6:	af00      	add	r7, sp, #0
 80026f8:	6078      	str	r0, [r7, #4]
 80026fa:	f107 001c 	add.w	r0, r7, #28
 80026fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	controller->hdac = hdac;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	f103 044c 	add.w	r4, r3, #76	; 0x4c
 8002708:	f107 051c 	add.w	r5, r7, #28
 800270c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800270e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002710:	682b      	ldr	r3, [r5, #0]
 8002712:	6023      	str	r3, [r4, #0]

	// pidInit(&controller->pid, 50, 2, 100, 0, 0, PID_CONTROLLER);
	pidInit(&controller->pid, 15, 1, 0, 0, 0, PI_CONTROLLER);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2101      	movs	r1, #1
 8002718:	ed9f 2a12 	vldr	s4, [pc, #72]	; 8002764 <controllerInit+0x74>
 800271c:	eddf 1a11 	vldr	s3, [pc, #68]	; 8002764 <controllerInit+0x74>
 8002720:	ed9f 1a10 	vldr	s2, [pc, #64]	; 8002764 <controllerInit+0x74>
 8002724:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8002728:	eeb2 0a0e 	vmov.f32	s0, #46	; 0x41700000  15.0
 800272c:	4618      	mov	r0, r3
 800272e:	f004 fe35 	bl	800739c <pidInit>
	pidSetSetpoint(&controller->pid, 0);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8002764 <controllerInit+0x74>
 8002738:	4618      	mov	r0, r3
 800273a:	f005 f83b 	bl	80077b4 <pidSetSetpoint>
	controllerSetRunPidControllerStatus(controller, FALSE);
 800273e:	2100      	movs	r1, #0
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f000 f9a1 	bl	8002a88 <controllerSetRunPidControllerStatus>
	HAL_DAC_SetValue(&controller->hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	f103 004c 	add.w	r0, r3, #76	; 0x4c
 800274c:	2300      	movs	r3, #0
 800274e:	2200      	movs	r2, #0
 8002750:	2100      	movs	r1, #0
 8002752:	f002 f89a 	bl	800488a <HAL_DAC_SetValue>
}
 8002756:	bf00      	nop
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8002760:	b004      	add	sp, #16
 8002762:	4770      	bx	lr
 8002764:	00000000 	.word	0x00000000

08002768 <controllerRunPidController>:

// ======== Controller =========== //
void controllerRunPidController(Controller *controller)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b084      	sub	sp, #16
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
	pidCompute(&controller->pid);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	4618      	mov	r0, r3
 8002774:	f004 fe6c 	bl	8007450 <pidCompute>
	uint32_t controlledVariable = (uint32_t) pidGetControlledVariable(&controller->pid);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	4618      	mov	r0, r3
 800277c:	f005 f84e 	bl	800781c <pidGetControlledVariable>
 8002780:	eef0 7a40 	vmov.f32	s15, s0
 8002784:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002788:	ee17 3a90 	vmov	r3, s15
 800278c:	60fb      	str	r3, [r7, #12]
	HAL_DAC_SetValue(&controller->hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, controlledVariable);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	f103 004c 	add.w	r0, r3, #76	; 0x4c
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	2200      	movs	r2, #0
 8002798:	2100      	movs	r1, #0
 800279a:	f002 f876 	bl	800488a <HAL_DAC_SetValue>
}
 800279e:	bf00      	nop
 80027a0:	3710      	adds	r7, #16
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}

080027a6 <controllerGetPidKp>:

// ======= Getters and Setters ======== //
float controllerGetPidKp(Controller *controller)
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	b082      	sub	sp, #8
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	6078      	str	r0, [r7, #4]
	return pidGetKp(&controller->pid);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	4618      	mov	r0, r3
 80027b2:	f004 ff78 	bl	80076a6 <pidGetKp>
 80027b6:	eef0 7a40 	vmov.f32	s15, s0
}
 80027ba:	eeb0 0a67 	vmov.f32	s0, s15
 80027be:	3708      	adds	r7, #8
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}

080027c4 <controllerSetPidKp>:

void controllerSetPidKp(Controller *controller, float kp)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
 80027cc:	ed87 0a00 	vstr	s0, [r7]
	pidSetKp(&controller->pid, kp);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	ed97 0a00 	vldr	s0, [r7]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f004 ff74 	bl	80076c4 <pidSetKp>
}
 80027dc:	bf00      	nop
 80027de:	3708      	adds	r7, #8
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <controllerGetPidKi>:

float controllerGetPidKi(Controller *controller)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
	return pidGetKi(&controller->pid);
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f004 ff77 	bl	80076e2 <pidGetKi>
 80027f4:	eef0 7a40 	vmov.f32	s15, s0
}
 80027f8:	eeb0 0a67 	vmov.f32	s0, s15
 80027fc:	3708      	adds	r7, #8
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}

08002802 <controllerSetPidKi>:

void controllerSetPidKi(Controller *controller, float ki)
{
 8002802:	b580      	push	{r7, lr}
 8002804:	b082      	sub	sp, #8
 8002806:	af00      	add	r7, sp, #0
 8002808:	6078      	str	r0, [r7, #4]
 800280a:	ed87 0a00 	vstr	s0, [r7]
	pidSetKi(&controller->pid, ki);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	ed97 0a00 	vldr	s0, [r7]
 8002814:	4618      	mov	r0, r3
 8002816:	f004 ff73 	bl	8007700 <pidSetKi>
}
 800281a:	bf00      	nop
 800281c:	3708      	adds	r7, #8
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}

08002822 <controllerGetPidKd>:

float controllerGetPidKd(Controller *controller)
{
 8002822:	b580      	push	{r7, lr}
 8002824:	b082      	sub	sp, #8
 8002826:	af00      	add	r7, sp, #0
 8002828:	6078      	str	r0, [r7, #4]
	return pidGetKd(&controller->pid);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	4618      	mov	r0, r3
 800282e:	f004 ff76 	bl	800771e <pidGetKd>
 8002832:	eef0 7a40 	vmov.f32	s15, s0
}
 8002836:	eeb0 0a67 	vmov.f32	s0, s15
 800283a:	3708      	adds	r7, #8
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <controllerSetPidKd>:

void controllerSetPidKd(Controller *controller, float kd)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	ed87 0a00 	vstr	s0, [r7]
	pidSetKd(&controller->pid, kd);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	ed97 0a00 	vldr	s0, [r7]
 8002852:	4618      	mov	r0, r3
 8002854:	f004 ff72 	bl	800773c <pidSetKd>
}
 8002858:	bf00      	nop
 800285a:	3708      	adds	r7, #8
 800285c:	46bd      	mov	sp, r7
 800285e:	bd80      	pop	{r7, pc}

08002860 <controllerGetPidInterval>:

float controllerGetPidInterval(Controller *controller)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b082      	sub	sp, #8
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
	return pidGetInterval(&controller->pid);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	4618      	mov	r0, r3
 800286c:	f004 ff75 	bl	800775a <pidGetInterval>
 8002870:	eef0 7a40 	vmov.f32	s15, s0
}
 8002874:	eeb0 0a67 	vmov.f32	s0, s15
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}

0800287e <controllerSetPidInterval>:

void controllerSetPidInterval(Controller *controller, float pidInterval)
{
 800287e:	b580      	push	{r7, lr}
 8002880:	b082      	sub	sp, #8
 8002882:	af00      	add	r7, sp, #0
 8002884:	6078      	str	r0, [r7, #4]
 8002886:	ed87 0a00 	vstr	s0, [r7]
	pidSetInterval(&controller->pid, pidInterval);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	ed97 0a00 	vldr	s0, [r7]
 8002890:	4618      	mov	r0, r3
 8002892:	f004 ff71 	bl	8007778 <pidSetInterval>
}
 8002896:	bf00      	nop
 8002898:	3708      	adds	r7, #8
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}

0800289e <controllerGetPidMinSumOfErrors>:

int32_t controllerGetPidMinSumOfErrors(Controller *controller)
{
 800289e:	b580      	push	{r7, lr}
 80028a0:	b082      	sub	sp, #8
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
	return pidGetMinSumOfErrors(&controller->pid);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f005 f802 	bl	80078b2 <pidGetMinSumOfErrors>
 80028ae:	4603      	mov	r3, r0
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <controllerSetPidMinSumOfErrors>:

void controllerSetPidMinSumOfErrors(Controller *controller, int32_t minSumOfErrors)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
 80028c0:	6039      	str	r1, [r7, #0]
	pidSetMinSumOfErrors(&controller->pid, minSumOfErrors);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6839      	ldr	r1, [r7, #0]
 80028c6:	4618      	mov	r0, r3
 80028c8:	f005 f800 	bl	80078cc <pidSetMinSumOfErrors>
}
 80028cc:	bf00      	nop
 80028ce:	3708      	adds	r7, #8
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <controllerGetPidMaxSumOfErrors>:

int32_t controllerGetPidMaxSumOfErrors(Controller *controller)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b082      	sub	sp, #8
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
	return pidGetMaxSumOfErrors(&controller->pid);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	4618      	mov	r0, r3
 80028e0:	f005 f814 	bl	800790c <pidGetMaxSumOfErrors>
 80028e4:	4603      	mov	r3, r0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3708      	adds	r7, #8
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}

080028ee <controllerSetPidMaxSumOfErrors>:

void controllerSetPidMaxSumOfErrors(Controller *controller, int32_t maxSumOfErrors)
{
 80028ee:	b580      	push	{r7, lr}
 80028f0:	b082      	sub	sp, #8
 80028f2:	af00      	add	r7, sp, #0
 80028f4:	6078      	str	r0, [r7, #4]
 80028f6:	6039      	str	r1, [r7, #0]
	pidSetMaxSumOfErrors(&controller->pid, maxSumOfErrors);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6839      	ldr	r1, [r7, #0]
 80028fc:	4618      	mov	r0, r3
 80028fe:	f005 f811 	bl	8007924 <pidSetMaxSumOfErrors>
}
 8002902:	bf00      	nop
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}

0800290a <controllerGetPidMinControlledVariable>:

int32_t controllerGetPidMinControlledVariable(Controller *controller)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	b082      	sub	sp, #8
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
	return pidGetMinControlledVariable(&controller->pid);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4618      	mov	r0, r3
 8002916:	f005 f825 	bl	8007964 <pidGetMinControlledVariable>
 800291a:	4603      	mov	r3, r0
}
 800291c:	4618      	mov	r0, r3
 800291e:	3708      	adds	r7, #8
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}

08002924 <controllerSetPidMinControlledVariable>:

void controllerSetPidMinControlledVariable(Controller *controller, int32_t minControlledVariable)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
	pidSetMinControlledVariable(&controller->pid, minControlledVariable);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6839      	ldr	r1, [r7, #0]
 8002932:	4618      	mov	r0, r3
 8002934:	f005 f822 	bl	800797c <pidSetMinControlledVariable>
}
 8002938:	bf00      	nop
 800293a:	3708      	adds	r7, #8
 800293c:	46bd      	mov	sp, r7
 800293e:	bd80      	pop	{r7, pc}

08002940 <controllerGetPidMaxControlledVariable>:

int32_t controllerGetPidMaxControlledVariable(Controller *controller)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
	return pidGetMaxControlledVariable(&controller->pid);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	4618      	mov	r0, r3
 800294c:	f005 f831 	bl	80079b2 <pidGetMaxControlledVariable>
 8002950:	4603      	mov	r3, r0
}
 8002952:	4618      	mov	r0, r3
 8002954:	3708      	adds	r7, #8
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <controllerSetPidMaxControlledVariable>:

void controllerSetPidMaxControlledVariable(Controller *controller, int32_t maxControlledVariable)
{
 800295a:	b580      	push	{r7, lr}
 800295c:	b082      	sub	sp, #8
 800295e:	af00      	add	r7, sp, #0
 8002960:	6078      	str	r0, [r7, #4]
 8002962:	6039      	str	r1, [r7, #0]
	pidSetMaxControlledVariable(&controller->pid, maxControlledVariable);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6839      	ldr	r1, [r7, #0]
 8002968:	4618      	mov	r0, r3
 800296a:	f005 f82e 	bl	80079ca <pidSetMaxControlledVariable>
}
 800296e:	bf00      	nop
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}

08002976 <controllerGetPidOffset>:

float controllerGetPidOffset(Controller *controller)
{
 8002976:	b580      	push	{r7, lr}
 8002978:	b082      	sub	sp, #8
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
	return pidGetOffset(&controller->pid);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	4618      	mov	r0, r3
 8002982:	f004 ff5a 	bl	800783a <pidGetOffset>
 8002986:	eef0 7a40 	vmov.f32	s15, s0
}
 800298a:	eeb0 0a67 	vmov.f32	s0, s15
 800298e:	3708      	adds	r7, #8
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <controllerSetPidOffset>:

void controllerSetPidOffset(Controller *controller, float offset)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	ed87 0a00 	vstr	s0, [r7]
	pidSetOffset(&controller->pid, offset);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	ed97 0a00 	vldr	s0, [r7]
 80029a6:	4618      	mov	r0, r3
 80029a8:	f004 ff56 	bl	8007858 <pidSetOffset>
}
 80029ac:	bf00      	nop
 80029ae:	3708      	adds	r7, #8
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bd80      	pop	{r7, pc}

080029b4 <controllerGetPidBias>:

float controllerGetPidBias(Controller *controller)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b082      	sub	sp, #8
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
	return pidGetBias(&controller->pid);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4618      	mov	r0, r3
 80029c0:	f004 ff59 	bl	8007876 <pidGetBias>
 80029c4:	eef0 7a40 	vmov.f32	s15, s0
}
 80029c8:	eeb0 0a67 	vmov.f32	s0, s15
 80029cc:	3708      	adds	r7, #8
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <controllerSetPidBias>:

void controllerSetPidBias(Controller *controller, float bias)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b082      	sub	sp, #8
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
 80029da:	ed87 0a00 	vstr	s0, [r7]
	pidSetBias(&controller->pid, bias);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	ed97 0a00 	vldr	s0, [r7]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f004 ff55 	bl	8007894 <pidSetBias>
}
 80029ea:	bf00      	nop
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <controllerGetPidSetpoint>:

float controllerGetPidSetpoint(Controller *controller)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b082      	sub	sp, #8
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
	return pidGetSetpoint(&controller->pid);
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4618      	mov	r0, r3
 80029fe:	f004 feca 	bl	8007796 <pidGetSetpoint>
 8002a02:	eef0 7a40 	vmov.f32	s15, s0
}
 8002a06:	eeb0 0a67 	vmov.f32	s0, s15
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <controllerSetPidSetpoint>:

void controllerSetPidSetpoint(Controller *controller, float setpoint)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	ed87 0a00 	vstr	s0, [r7]
	pidSetSetpoint(&controller->pid, setpoint);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	ed97 0a00 	vldr	s0, [r7]
 8002a22:	4618      	mov	r0, r3
 8002a24:	f004 fec6 	bl	80077b4 <pidSetSetpoint>
}
 8002a28:	bf00      	nop
 8002a2a:	3708      	adds	r7, #8
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}

08002a30 <controllerGetPidProcessVariable>:

float controllerGetPidProcessVariable(Controller *controller)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b082      	sub	sp, #8
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
	return pidGetProcessVariable(&controller->pid);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f004 fec9 	bl	80077d2 <pidGetProcessVariable>
 8002a40:	eef0 7a40 	vmov.f32	s15, s0
}
 8002a44:	eeb0 0a67 	vmov.f32	s0, s15
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}

08002a4e <controllerSetPidProcessVariable>:

void controllerSetPidProcessVariable(Controller *controller, float value)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b082      	sub	sp, #8
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
 8002a56:	ed87 0a00 	vstr	s0, [r7]
	pidSetProcessVariable(&controller->pid, value);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	ed97 0a00 	vldr	s0, [r7]
 8002a60:	4618      	mov	r0, r3
 8002a62:	f004 fec5 	bl	80077f0 <pidSetProcessVariable>
}
 8002a66:	bf00      	nop
 8002a68:	3708      	adds	r7, #8
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <controllerGetRunPidControllerStatus>:

Bool controllerGetRunPidControllerStatus(Controller *controller)
{
 8002a6e:	b480      	push	{r7}
 8002a70:	b083      	sub	sp, #12
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
	return controller->runPidController;
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
}
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	370c      	adds	r7, #12
 8002a80:	46bd      	mov	sp, r7
 8002a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a86:	4770      	bx	lr

08002a88 <controllerSetRunPidControllerStatus>:

void controllerSetRunPidControllerStatus(Controller *controller, Bool status)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b082      	sub	sp, #8
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	6078      	str	r0, [r7, #4]
 8002a90:	460b      	mov	r3, r1
 8002a92:	70fb      	strb	r3, [r7, #3]
	if (status == FALSE)
 8002a94:	78fb      	ldrb	r3, [r7, #3]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d10b      	bne.n	8002ab2 <controllerSetRunPidControllerStatus+0x2a>
	{
		pidClearParameters(&controller->pid);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f004 fde0 	bl	8007662 <pidClearParameters>
		HAL_DAC_SetValue(&controller->hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 0);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	f103 004c 	add.w	r0, r3, #76	; 0x4c
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	2200      	movs	r2, #0
 8002aac:	2100      	movs	r1, #0
 8002aae:	f001 feec 	bl	800488a <HAL_DAC_SetValue>
	}

	controller->runPidController = status;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	78fa      	ldrb	r2, [r7, #3]
 8002ab6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
}
 8002aba:	bf00      	nop
 8002abc:	3708      	adds	r7, #8
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}

08002ac2 <samplingInit>:

#include "sampling.h"

// ======== Init ======== //
void samplingInit(Sampling *sampling, ADC_HandleTypeDef hadc)
{
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	f107 0014 	add.w	r0, r7, #20
 8002ad0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	sampling->hadc = hadc;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	3310      	adds	r3, #16
 8002ad8:	f107 0114 	add.w	r1, r7, #20
 8002adc:	2248      	movs	r2, #72	; 0x48
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f004 ffb2 	bl	8007a48 <memcpy>
	sampling->adcHysteresisCriticalValue = 3000;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002aea:	809a      	strh	r2, [r3, #4]
	sampling->adcHysteresisThreshold = 500;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002af2:	80da      	strh	r2, [r3, #6]
	sampling->currentMagnitudeOrder = LOW_CURRENT;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	2200      	movs	r2, #0
 8002af8:	731a      	strb	r2, [r3, #12]

	// samplingSetSamplingInterval(sampling, DELAY_5_MILISECONDS);
	samplingSetSamplingInterval(sampling, DELAY_1_MILISECONDS);
 8002afa:	210a      	movs	r1, #10
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f000 f86b 	bl	8002bd8 <samplingSetSamplingInterval>
}
 8002b02:	bf00      	nop
 8002b04:	3708      	adds	r7, #8
 8002b06:	46bd      	mov	sp, r7
 8002b08:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002b0c:	b004      	add	sp, #16
 8002b0e:	4770      	bx	lr

08002b10 <samplingExecuteAdcRead>:

// ======== Sampling ============ //
void samplingExecuteAdcRead(Sampling *sampling)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b084      	sub	sp, #16
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(&sampling->hadc);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	3310      	adds	r3, #16
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f001 f963 	bl	8003de8 <HAL_ADC_Start>

	HAL_ADC_PollForConversion(&sampling->hadc, HAL_MAX_DELAY);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	3310      	adds	r3, #16
 8002b26:	f04f 31ff 	mov.w	r1, #4294967295
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f001 fa61 	bl	8003ff2 <HAL_ADC_PollForConversion>
	uint16_t adc1In1Value = HAL_ADC_GetValue(&sampling->hadc);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	3310      	adds	r3, #16
 8002b34:	4618      	mov	r0, r3
 8002b36:	f001 fae7 	bl	8004108 <HAL_ADC_GetValue>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	81fb      	strh	r3, [r7, #14]

	HAL_ADC_PollForConversion(&sampling->hadc, HAL_MAX_DELAY);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	3310      	adds	r3, #16
 8002b42:	f04f 31ff 	mov.w	r1, #4294967295
 8002b46:	4618      	mov	r0, r3
 8002b48:	f001 fa53 	bl	8003ff2 <HAL_ADC_PollForConversion>
	uint16_t adc1In6Value = HAL_ADC_GetValue(&sampling->hadc);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	3310      	adds	r3, #16
 8002b50:	4618      	mov	r0, r3
 8002b52:	f001 fad9 	bl	8004108 <HAL_ADC_GetValue>
 8002b56:	4603      	mov	r3, r0
 8002b58:	81bb      	strh	r3, [r7, #12]

	HAL_ADC_Stop(&sampling->hadc);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	3310      	adds	r3, #16
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f001 fa14 	bl	8003f8c <HAL_ADC_Stop>

	sampling->adcValueHigh = adc1In1Value;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	89fa      	ldrh	r2, [r7, #14]
 8002b68:	811a      	strh	r2, [r3, #8]
	sampling->adcValueLow = adc1In6Value;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	89ba      	ldrh	r2, [r7, #12]
 8002b6e:	815a      	strh	r2, [r3, #10]

	if (adc1In6Value >= (sampling->adcHysteresisCriticalValue + sampling->adcHysteresisThreshold))
 8002b70:	89ba      	ldrh	r2, [r7, #12]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	889b      	ldrh	r3, [r3, #4]
 8002b76:	4619      	mov	r1, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	88db      	ldrh	r3, [r3, #6]
 8002b7c:	440b      	add	r3, r1
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	db03      	blt.n	8002b8a <samplingExecuteAdcRead+0x7a>
	{
		sampling->currentMagnitudeOrder = HIGH_CURRENT;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2201      	movs	r2, #1
 8002b86:	731a      	strb	r2, [r3, #12]
 8002b88:	e00b      	b.n	8002ba2 <samplingExecuteAdcRead+0x92>
	}
	else if (adc1In6Value <= (sampling->adcHysteresisCriticalValue - sampling->adcHysteresisThreshold))
 8002b8a:	89ba      	ldrh	r2, [r7, #12]
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	889b      	ldrh	r3, [r3, #4]
 8002b90:	4619      	mov	r1, r3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	88db      	ldrh	r3, [r3, #6]
 8002b96:	1acb      	subs	r3, r1, r3
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	dc02      	bgt.n	8002ba2 <samplingExecuteAdcRead+0x92>
	{
		sampling->currentMagnitudeOrder = LOW_CURRENT;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	731a      	strb	r2, [r3, #12]
	}

	if (sampling->currentMagnitudeOrder == LOW_CURRENT)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	7b1b      	ldrb	r3, [r3, #12]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d103      	bne.n	8002bb2 <samplingExecuteAdcRead+0xa2>
	{
		sampling->adcValue = adc1In6Value;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	89ba      	ldrh	r2, [r7, #12]
 8002bae:	805a      	strh	r2, [r3, #2]
	}
	else
	{
		sampling->adcValue = adc1In1Value;
	}
}
 8002bb0:	e002      	b.n	8002bb8 <samplingExecuteAdcRead+0xa8>
		sampling->adcValue = adc1In1Value;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	89fa      	ldrh	r2, [r7, #14]
 8002bb6:	805a      	strh	r2, [r3, #2]
}
 8002bb8:	bf00      	nop
 8002bba:	3710      	adds	r7, #16
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <samplingGetSamplingInterval>:

// ======= Getters and Setters ======== //
uint16_t samplingGetSamplingInterval(Sampling *sampling)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
	return sampling->samplingInterval;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	881b      	ldrh	r3, [r3, #0]
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr

08002bd8 <samplingSetSamplingInterval>:

void samplingSetSamplingInterval(Sampling *sampling, uint16_t samplingInterval)
{
 8002bd8:	b480      	push	{r7}
 8002bda:	b083      	sub	sp, #12
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
 8002be0:	460b      	mov	r3, r1
 8002be2:	807b      	strh	r3, [r7, #2]
	sampling->samplingInterval = samplingInterval;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	887a      	ldrh	r2, [r7, #2]
 8002be8:	801a      	strh	r2, [r3, #0]
}
 8002bea:	bf00      	nop
 8002bec:	370c      	adds	r7, #12
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf4:	4770      	bx	lr

08002bf6 <samplingGetAdcValue>:

uint16_t samplingGetAdcValue(Sampling *sampling)
{
 8002bf6:	b480      	push	{r7}
 8002bf8:	b083      	sub	sp, #12
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	6078      	str	r0, [r7, #4]
	return sampling->adcValue;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	885b      	ldrh	r3, [r3, #2]
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	370c      	adds	r7, #12
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr

08002c0e <samplingGetCurrentMagnitudeOrder>:
{
	sampling->adcValue = adcValue;
}

uint8_t samplingGetCurrentMagnitudeOrder(Sampling *sampling)
{
 8002c0e:	b480      	push	{r7}
 8002c10:	b083      	sub	sp, #12
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
	return sampling->currentMagnitudeOrder;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	7b1b      	ldrb	r3, [r3, #12]
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	370c      	adds	r7, #12
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
	...

08002c28 <HAL_TIM_PeriodElapsedCallback>:

/*
 * Timer interrupt handling (100us)
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
	if (htim == &htim9)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	4a16      	ldr	r2, [pc, #88]	; (8002c8c <HAL_TIM_PeriodElapsedCallback+0x64>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d123      	bne.n	8002c80 <HAL_TIM_PeriodElapsedCallback+0x58>
	{
		decodeDataPacketDelay++;
 8002c38:	4b15      	ldr	r3, [pc, #84]	; (8002c90 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002c3a:	881b      	ldrh	r3, [r3, #0]
 8002c3c:	3301      	adds	r3, #1
 8002c3e:	b29a      	uxth	r2, r3
 8002c40:	4b13      	ldr	r3, [pc, #76]	; (8002c90 <HAL_TIM_PeriodElapsedCallback+0x68>)
 8002c42:	801a      	strh	r2, [r3, #0]
		blinkLedDelay++;
 8002c44:	4b13      	ldr	r3, [pc, #76]	; (8002c94 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002c46:	881b      	ldrh	r3, [r3, #0]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	b29a      	uxth	r2, r3
 8002c4c:	4b11      	ldr	r3, [pc, #68]	; (8002c94 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8002c4e:	801a      	strh	r2, [r3, #0]
		sendDataDelay1++;
 8002c50:	4b11      	ldr	r3, [pc, #68]	; (8002c98 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002c52:	881b      	ldrh	r3, [r3, #0]
 8002c54:	3301      	adds	r3, #1
 8002c56:	b29a      	uxth	r2, r3
 8002c58:	4b0f      	ldr	r3, [pc, #60]	; (8002c98 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8002c5a:	801a      	strh	r2, [r3, #0]
		samplingInterval++;
 8002c5c:	4b0f      	ldr	r3, [pc, #60]	; (8002c9c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002c5e:	881b      	ldrh	r3, [r3, #0]
 8002c60:	3301      	adds	r3, #1
 8002c62:	b29a      	uxth	r2, r3
 8002c64:	4b0d      	ldr	r3, [pc, #52]	; (8002c9c <HAL_TIM_PeriodElapsedCallback+0x74>)
 8002c66:	801a      	strh	r2, [r3, #0]
		controllerInterval++;
 8002c68:	4b0d      	ldr	r3, [pc, #52]	; (8002ca0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8002c6a:	881b      	ldrh	r3, [r3, #0]
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	b29a      	uxth	r2, r3
 8002c70:	4b0b      	ldr	r3, [pc, #44]	; (8002ca0 <HAL_TIM_PeriodElapsedCallback+0x78>)
 8002c72:	801a      	strh	r2, [r3, #0]
		sendKeepAliveDelay++;
 8002c74:	4b0b      	ldr	r3, [pc, #44]	; (8002ca4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002c76:	881b      	ldrh	r3, [r3, #0]
 8002c78:	3301      	adds	r3, #1
 8002c7a:	b29a      	uxth	r2, r3
 8002c7c:	4b09      	ldr	r3, [pc, #36]	; (8002ca4 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8002c7e:	801a      	strh	r2, [r3, #0]
	}
}
 8002c80:	bf00      	nop
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8a:	4770      	bx	lr
 8002c8c:	20000084 	.word	0x20000084
 8002c90:	20000156 	.word	0x20000156
 8002c94:	20000158 	.word	0x20000158
 8002c98:	2000015a 	.word	0x2000015a
 8002c9c:	2000015c 	.word	0x2000015c
 8002ca0:	2000015e 	.word	0x2000015e
 8002ca4:	20000160 	.word	0x20000160

08002ca8 <HAL_UART_RxCpltCallback>:

/*
 * Interrupt for UART RX
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
	if (huart == &huart2)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a0a      	ldr	r2, [pc, #40]	; (8002cdc <HAL_UART_RxCpltCallback+0x34>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d10d      	bne.n	8002cd4 <HAL_UART_RxCpltCallback+0x2c>
	{
		HAL_UART_Receive_IT(&huart2, &receivedByte, 1);
 8002cb8:	2201      	movs	r2, #1
 8002cba:	4909      	ldr	r1, [pc, #36]	; (8002ce0 <HAL_UART_RxCpltCallback+0x38>)
 8002cbc:	4807      	ldr	r0, [pc, #28]	; (8002cdc <HAL_UART_RxCpltCallback+0x34>)
 8002cbe:	f003 fb4a 	bl	8006356 <HAL_UART_Receive_IT>
		appAppendReceivedByte(&app, receivedByte);
 8002cc2:	4b07      	ldr	r3, [pc, #28]	; (8002ce0 <HAL_UART_RxCpltCallback+0x38>)
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	4806      	ldr	r0, [pc, #24]	; (8002ce4 <HAL_UART_RxCpltCallback+0x3c>)
 8002cca:	f7fe f977 	bl	8000fbc <appAppendReceivedByte>
		receivedByte = 0x00;
 8002cce:	4b04      	ldr	r3, [pc, #16]	; (8002ce0 <HAL_UART_RxCpltCallback+0x38>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	701a      	strb	r2, [r3, #0]
	}
}
 8002cd4:	bf00      	nop
 8002cd6:	3708      	adds	r7, #8
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	200000cc 	.word	0x200000cc
 8002ce0:	20000154 	.word	0x20000154
 8002ce4:	20000164 	.word	0x20000164

08002ce8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cea:	b0b9      	sub	sp, #228	; 0xe4
 8002cec:	af38      	add	r7, sp, #224	; 0xe0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002cee:	f000 ffc5 	bl	8003c7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002cf2:	f000 f8e9 	bl	8002ec8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002cf6:	f000 fa71 	bl	80031dc <MX_GPIO_Init>
  MX_ADC1_Init();
 8002cfa:	f000 f957 	bl	8002fac <MX_ADC1_Init>
  MX_TIM9_Init();
 8002cfe:	f000 f9df 	bl	80030c0 <MX_TIM9_Init>
  MX_USART2_UART_Init();
 8002d02:	f000 fa17 	bl	8003134 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002d06:	f000 fa3f 	bl	8003188 <MX_USART3_UART_Init>
  MX_DAC_Init();
 8002d0a:	f000 f9af 	bl	800306c <MX_DAC_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim9);
 8002d0e:	485f      	ldr	r0, [pc, #380]	; (8002e8c <main+0x1a4>)
 8002d10:	f002 fe8c 	bl	8005a2c <HAL_TIM_Base_Start_IT>
  HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 8002d14:	2100      	movs	r1, #0
 8002d16:	485e      	ldr	r0, [pc, #376]	; (8002e90 <main+0x1a8>)
 8002d18:	f001 fd65 	bl	80047e6 <HAL_DAC_Start>
  appInit(&app, LED_GPIO_Port, LED_Pin, huart2, hdac, huart3, hadc1);
 8002d1c:	4e5d      	ldr	r6, [pc, #372]	; (8002e94 <main+0x1ac>)
 8002d1e:	4a5e      	ldr	r2, [pc, #376]	; (8002e98 <main+0x1b0>)
 8002d20:	ab26      	add	r3, sp, #152	; 0x98
 8002d22:	4611      	mov	r1, r2
 8002d24:	2248      	movs	r2, #72	; 0x48
 8002d26:	4618      	mov	r0, r3
 8002d28:	f004 fe8e 	bl	8007a48 <memcpy>
 8002d2c:	4a5b      	ldr	r2, [pc, #364]	; (8002e9c <main+0x1b4>)
 8002d2e:	ab15      	add	r3, sp, #84	; 0x54
 8002d30:	4611      	mov	r1, r2
 8002d32:	2244      	movs	r2, #68	; 0x44
 8002d34:	4618      	mov	r0, r3
 8002d36:	f004 fe87 	bl	8007a48 <memcpy>
 8002d3a:	4b55      	ldr	r3, [pc, #340]	; (8002e90 <main+0x1a8>)
 8002d3c:	ac10      	add	r4, sp, #64	; 0x40
 8002d3e:	461d      	mov	r5, r3
 8002d40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d44:	682b      	ldr	r3, [r5, #0]
 8002d46:	6023      	str	r3, [r4, #0]
 8002d48:	466d      	mov	r5, sp
 8002d4a:	1d34      	adds	r4, r6, #4
 8002d4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d50:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d52:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d54:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002d56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002d58:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002d5c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002d60:	6833      	ldr	r3, [r6, #0]
 8002d62:	2220      	movs	r2, #32
 8002d64:	494e      	ldr	r1, [pc, #312]	; (8002ea0 <main+0x1b8>)
 8002d66:	484f      	ldr	r0, [pc, #316]	; (8002ea4 <main+0x1bc>)
 8002d68:	f7fd ffee 	bl	8000d48 <appInit>
  HAL_UART_Receive_IT(&huart2, &receivedByte, 1);
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	494e      	ldr	r1, [pc, #312]	; (8002ea8 <main+0x1c0>)
 8002d70:	4848      	ldr	r0, [pc, #288]	; (8002e94 <main+0x1ac>)
 8002d72:	f003 faf0 	bl	8006356 <HAL_UART_Receive_IT>

	  /********************************* TOP SLOT START ********************************/

	  /* Put here the code to be executed in all cycles before the state machine */

	  if (samplingInterval >= appGetSamplingInterval(&app))
 8002d76:	484b      	ldr	r0, [pc, #300]	; (8002ea4 <main+0x1bc>)
 8002d78:	f7fe fb64 	bl	8001444 <appGetSamplingInterval>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	461a      	mov	r2, r3
 8002d80:	4b4a      	ldr	r3, [pc, #296]	; (8002eac <main+0x1c4>)
 8002d82:	881b      	ldrh	r3, [r3, #0]
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d805      	bhi.n	8002d94 <main+0xac>
	  {
		  appExecuteSampling(&app);
 8002d88:	4846      	ldr	r0, [pc, #280]	; (8002ea4 <main+0x1bc>)
 8002d8a:	f7fe f8cf 	bl	8000f2c <appExecuteSampling>
		  samplingInterval = 0;
 8002d8e:	4b47      	ldr	r3, [pc, #284]	; (8002eac <main+0x1c4>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	801a      	strh	r2, [r3, #0]
	  }

	  if (controllerInterval >= appGetPidInterval(&app))
 8002d94:	4843      	ldr	r0, [pc, #268]	; (8002ea4 <main+0x1bc>)
 8002d96:	f7fe f9c1 	bl	800111c <appGetPidInterval>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	461a      	mov	r2, r3
 8002d9e:	4b44      	ldr	r3, [pc, #272]	; (8002eb0 <main+0x1c8>)
 8002da0:	881b      	ldrh	r3, [r3, #0]
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d80b      	bhi.n	8002dbe <main+0xd6>
	  {
		  if (appGetRunPidControllerStatus(&app) == TRUE)
 8002da6:	483f      	ldr	r0, [pc, #252]	; (8002ea4 <main+0x1bc>)
 8002da8:	f7fe fb1d 	bl	80013e6 <appGetRunPidControllerStatus>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b01      	cmp	r3, #1
 8002db0:	d102      	bne.n	8002db8 <main+0xd0>
		  {
			  appRunController(&app);
 8002db2:	483c      	ldr	r0, [pc, #240]	; (8002ea4 <main+0x1bc>)
 8002db4:	f7fe f834 	bl	8000e20 <appRunController>
		  }
		  controllerInterval = 0;
 8002db8:	4b3d      	ldr	r3, [pc, #244]	; (8002eb0 <main+0x1c8>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	801a      	strh	r2, [r3, #0]

	  /* ============================================================================= */

	  /****************************** STATE MACHINE START ******************************/

	  switch (stateMachine)
 8002dbe:	4b3d      	ldr	r3, [pc, #244]	; (8002eb4 <main+0x1cc>)
 8002dc0:	781b      	ldrb	r3, [r3, #0]
 8002dc2:	2b05      	cmp	r3, #5
 8002dc4:	d85d      	bhi.n	8002e82 <main+0x19a>
 8002dc6:	a201      	add	r2, pc, #4	; (adr r2, 8002dcc <main+0xe4>)
 8002dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dcc:	08002de5 	.word	0x08002de5
 8002dd0:	08002e01 	.word	0x08002e01
 8002dd4:	08002e0f 	.word	0x08002e0f
 8002dd8:	08002e1d 	.word	0x08002e1d
 8002ddc:	08002e43 	.word	0x08002e43
 8002de0:	08002e61 	.word	0x08002e61
	  {
	  	  case 0:
	  		  if (decodeDataPacketDelay >= DELAY_10_MILISECONDS)
 8002de4:	4b34      	ldr	r3, [pc, #208]	; (8002eb8 <main+0x1d0>)
 8002de6:	881b      	ldrh	r3, [r3, #0]
 8002de8:	2b63      	cmp	r3, #99	; 0x63
 8002dea:	d905      	bls.n	8002df8 <main+0x110>
	  		  {
	  			appDecodeReceivedData(&app);
 8002dec:	482d      	ldr	r0, [pc, #180]	; (8002ea4 <main+0x1bc>)
 8002dee:	f7fe f8f6 	bl	8000fde <appDecodeReceivedData>
	  			decodeDataPacketDelay = 0;
 8002df2:	4b31      	ldr	r3, [pc, #196]	; (8002eb8 <main+0x1d0>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	801a      	strh	r2, [r3, #0]
	  		  }
	  		  stateMachine = 1;
 8002df8:	4b2e      	ldr	r3, [pc, #184]	; (8002eb4 <main+0x1cc>)
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	701a      	strb	r2, [r3, #0]
	  		  break;
 8002dfe:	e044      	b.n	8002e8a <main+0x1a2>

		  case 1:
			  appExtractCommandAndPayloadFromDecodedData(&app);
 8002e00:	4828      	ldr	r0, [pc, #160]	; (8002ea4 <main+0x1bc>)
 8002e02:	f7fe f8f9 	bl	8000ff8 <appExtractCommandAndPayloadFromDecodedData>
			  stateMachine = 2;
 8002e06:	4b2b      	ldr	r3, [pc, #172]	; (8002eb4 <main+0x1cc>)
 8002e08:	2202      	movs	r2, #2
 8002e0a:	701a      	strb	r2, [r3, #0]
			  break;
 8002e0c:	e03d      	b.n	8002e8a <main+0x1a2>

		  case 2:
			  appDecodeExtractedCommand(&app);
 8002e0e:	4825      	ldr	r0, [pc, #148]	; (8002ea4 <main+0x1bc>)
 8002e10:	f7fe f8ff 	bl	8001012 <appDecodeExtractedCommand>
			  stateMachine = 3;
 8002e14:	4b27      	ldr	r3, [pc, #156]	; (8002eb4 <main+0x1cc>)
 8002e16:	2203      	movs	r2, #3
 8002e18:	701a      	strb	r2, [r3, #0]
			  break;
 8002e1a:	e036      	b.n	8002e8a <main+0x1a2>

		  case 3:
			  if (blinkLedDelay >= appGetBlinkDelay(&app))
 8002e1c:	4b27      	ldr	r3, [pc, #156]	; (8002ebc <main+0x1d4>)
 8002e1e:	881b      	ldrh	r3, [r3, #0]
 8002e20:	461c      	mov	r4, r3
 8002e22:	4820      	ldr	r0, [pc, #128]	; (8002ea4 <main+0x1bc>)
 8002e24:	f7fe fb66 	bl	80014f4 <appGetBlinkDelay>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	429c      	cmp	r4, r3
 8002e2c:	d305      	bcc.n	8002e3a <main+0x152>
			  {
				  appExecuteBlinkLed(&app);
 8002e2e:	481d      	ldr	r0, [pc, #116]	; (8002ea4 <main+0x1bc>)
 8002e30:	f7fd ffea 	bl	8000e08 <appExecuteBlinkLed>
				  blinkLedDelay = 0;
 8002e34:	4b21      	ldr	r3, [pc, #132]	; (8002ebc <main+0x1d4>)
 8002e36:	2200      	movs	r2, #0
 8002e38:	801a      	strh	r2, [r3, #0]
			  }
			  stateMachine = 4;
 8002e3a:	4b1e      	ldr	r3, [pc, #120]	; (8002eb4 <main+0x1cc>)
 8002e3c:	2204      	movs	r2, #4
 8002e3e:	701a      	strb	r2, [r3, #0]
			  break;
 8002e40:	e023      	b.n	8002e8a <main+0x1a2>

		  case 4:
			  if (sendDataDelay1 >= DELAY_100_MILISECONDS)
 8002e42:	4b1f      	ldr	r3, [pc, #124]	; (8002ec0 <main+0x1d8>)
 8002e44:	881b      	ldrh	r3, [r3, #0]
 8002e46:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e4a:	d305      	bcc.n	8002e58 <main+0x170>
			  {
				  appSendData(&app);
 8002e4c:	4815      	ldr	r0, [pc, #84]	; (8002ea4 <main+0x1bc>)
 8002e4e:	f7fe f8ee 	bl	800102e <appSendData>
				  sendDataDelay1 = 0;
 8002e52:	4b1b      	ldr	r3, [pc, #108]	; (8002ec0 <main+0x1d8>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	801a      	strh	r2, [r3, #0]
			  }
			  stateMachine = 5;
 8002e58:	4b16      	ldr	r3, [pc, #88]	; (8002eb4 <main+0x1cc>)
 8002e5a:	2205      	movs	r2, #5
 8002e5c:	701a      	strb	r2, [r3, #0]
			  break;
 8002e5e:	e014      	b.n	8002e8a <main+0x1a2>

		  case 5:
			  if (sendKeepAliveDelay >= DELAY_2000_MILISECONDS)
 8002e60:	4b18      	ldr	r3, [pc, #96]	; (8002ec4 <main+0x1dc>)
 8002e62:	881b      	ldrh	r3, [r3, #0]
 8002e64:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d906      	bls.n	8002e7a <main+0x192>
			  {
				  appSetEnableSendKeepAliveMessage(&app, TRUE);
 8002e6c:	2101      	movs	r1, #1
 8002e6e:	480d      	ldr	r0, [pc, #52]	; (8002ea4 <main+0x1bc>)
 8002e70:	f7fe fb2f 	bl	80014d2 <appSetEnableSendKeepAliveMessage>
				  sendKeepAliveDelay = 0;
 8002e74:	4b13      	ldr	r3, [pc, #76]	; (8002ec4 <main+0x1dc>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	801a      	strh	r2, [r3, #0]
			  }
			  stateMachine = 0;
 8002e7a:	4b0e      	ldr	r3, [pc, #56]	; (8002eb4 <main+0x1cc>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	701a      	strb	r2, [r3, #0]
			  break;
 8002e80:	e003      	b.n	8002e8a <main+0x1a2>

		  default:
			  stateMachine = 0;
 8002e82:	4b0c      	ldr	r3, [pc, #48]	; (8002eb4 <main+0x1cc>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	701a      	strb	r2, [r3, #0]
			  break;
 8002e88:	bf00      	nop
	  if (samplingInterval >= appGetSamplingInterval(&app))
 8002e8a:	e774      	b.n	8002d76 <main+0x8e>
 8002e8c:	20000084 	.word	0x20000084
 8002e90:	20000070 	.word	0x20000070
 8002e94:	200000cc 	.word	0x200000cc
 8002e98:	20000028 	.word	0x20000028
 8002e9c:	20000110 	.word	0x20000110
 8002ea0:	40020000 	.word	0x40020000
 8002ea4:	20000164 	.word	0x20000164
 8002ea8:	20000154 	.word	0x20000154
 8002eac:	2000015c 	.word	0x2000015c
 8002eb0:	2000015e 	.word	0x2000015e
 8002eb4:	20000894 	.word	0x20000894
 8002eb8:	20000156 	.word	0x20000156
 8002ebc:	20000158 	.word	0x20000158
 8002ec0:	2000015a 	.word	0x2000015a
 8002ec4:	20000160 	.word	0x20000160

08002ec8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b094      	sub	sp, #80	; 0x50
 8002ecc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ece:	f107 031c 	add.w	r3, r7, #28
 8002ed2:	2234      	movs	r2, #52	; 0x34
 8002ed4:	2100      	movs	r1, #0
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f004 fdc4 	bl	8007a64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002edc:	f107 0308 	add.w	r3, r7, #8
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	601a      	str	r2, [r3, #0]
 8002ee4:	605a      	str	r2, [r3, #4]
 8002ee6:	609a      	str	r2, [r3, #8]
 8002ee8:	60da      	str	r2, [r3, #12]
 8002eea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002eec:	2300      	movs	r3, #0
 8002eee:	607b      	str	r3, [r7, #4]
 8002ef0:	4b2c      	ldr	r3, [pc, #176]	; (8002fa4 <SystemClock_Config+0xdc>)
 8002ef2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef4:	4a2b      	ldr	r2, [pc, #172]	; (8002fa4 <SystemClock_Config+0xdc>)
 8002ef6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002efa:	6413      	str	r3, [r2, #64]	; 0x40
 8002efc:	4b29      	ldr	r3, [pc, #164]	; (8002fa4 <SystemClock_Config+0xdc>)
 8002efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f04:	607b      	str	r3, [r7, #4]
 8002f06:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f08:	2300      	movs	r3, #0
 8002f0a:	603b      	str	r3, [r7, #0]
 8002f0c:	4b26      	ldr	r3, [pc, #152]	; (8002fa8 <SystemClock_Config+0xe0>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a25      	ldr	r2, [pc, #148]	; (8002fa8 <SystemClock_Config+0xe0>)
 8002f12:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f16:	6013      	str	r3, [r2, #0]
 8002f18:	4b23      	ldr	r3, [pc, #140]	; (8002fa8 <SystemClock_Config+0xe0>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002f20:	603b      	str	r3, [r7, #0]
 8002f22:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002f24:	2302      	movs	r3, #2
 8002f26:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002f2c:	2310      	movs	r3, #16
 8002f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f30:	2302      	movs	r3, #2
 8002f32:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002f34:	2300      	movs	r3, #0
 8002f36:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002f38:	2308      	movs	r3, #8
 8002f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002f3c:	23b4      	movs	r3, #180	; 0xb4
 8002f3e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002f40:	2302      	movs	r3, #2
 8002f42:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002f44:	2302      	movs	r3, #2
 8002f46:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002f48:	2302      	movs	r3, #2
 8002f4a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f4c:	f107 031c 	add.w	r3, r7, #28
 8002f50:	4618      	mov	r0, r3
 8002f52:	f002 fa7d 	bl	8005450 <HAL_RCC_OscConfig>
 8002f56:	4603      	mov	r3, r0
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d001      	beq.n	8002f60 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002f5c:	f000 f990 	bl	8003280 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002f60:	f001 ff62 	bl	8004e28 <HAL_PWREx_EnableOverDrive>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002f6a:	f000 f989 	bl	8003280 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f6e:	230f      	movs	r3, #15
 8002f70:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f72:	2302      	movs	r3, #2
 8002f74:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f76:	2300      	movs	r3, #0
 8002f78:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002f7a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002f7e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002f80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f84:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002f86:	f107 0308 	add.w	r3, r7, #8
 8002f8a:	2105      	movs	r1, #5
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	f001 ff9b 	bl	8004ec8 <HAL_RCC_ClockConfig>
 8002f92:	4603      	mov	r3, r0
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d001      	beq.n	8002f9c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002f98:	f000 f972 	bl	8003280 <Error_Handler>
  }
}
 8002f9c:	bf00      	nop
 8002f9e:	3750      	adds	r7, #80	; 0x50
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	40023800 	.word	0x40023800
 8002fa8:	40007000 	.word	0x40007000

08002fac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b084      	sub	sp, #16
 8002fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002fb2:	463b      	mov	r3, r7
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	601a      	str	r2, [r3, #0]
 8002fb8:	605a      	str	r2, [r3, #4]
 8002fba:	609a      	str	r2, [r3, #8]
 8002fbc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002fbe:	4b28      	ldr	r3, [pc, #160]	; (8003060 <MX_ADC1_Init+0xb4>)
 8002fc0:	4a28      	ldr	r2, [pc, #160]	; (8003064 <MX_ADC1_Init+0xb8>)
 8002fc2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002fc4:	4b26      	ldr	r3, [pc, #152]	; (8003060 <MX_ADC1_Init+0xb4>)
 8002fc6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002fca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002fcc:	4b24      	ldr	r3, [pc, #144]	; (8003060 <MX_ADC1_Init+0xb4>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002fd2:	4b23      	ldr	r3, [pc, #140]	; (8003060 <MX_ADC1_Init+0xb4>)
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002fd8:	4b21      	ldr	r3, [pc, #132]	; (8003060 <MX_ADC1_Init+0xb4>)
 8002fda:	2201      	movs	r2, #1
 8002fdc:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002fde:	4b20      	ldr	r3, [pc, #128]	; (8003060 <MX_ADC1_Init+0xb4>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002fe6:	4b1e      	ldr	r3, [pc, #120]	; (8003060 <MX_ADC1_Init+0xb4>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002fec:	4b1c      	ldr	r3, [pc, #112]	; (8003060 <MX_ADC1_Init+0xb4>)
 8002fee:	4a1e      	ldr	r2, [pc, #120]	; (8003068 <MX_ADC1_Init+0xbc>)
 8002ff0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002ff2:	4b1b      	ldr	r3, [pc, #108]	; (8003060 <MX_ADC1_Init+0xb4>)
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8002ff8:	4b19      	ldr	r3, [pc, #100]	; (8003060 <MX_ADC1_Init+0xb4>)
 8002ffa:	2202      	movs	r2, #2
 8002ffc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002ffe:	4b18      	ldr	r3, [pc, #96]	; (8003060 <MX_ADC1_Init+0xb4>)
 8003000:	2200      	movs	r2, #0
 8003002:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003006:	4b16      	ldr	r3, [pc, #88]	; (8003060 <MX_ADC1_Init+0xb4>)
 8003008:	2201      	movs	r2, #1
 800300a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800300c:	4814      	ldr	r0, [pc, #80]	; (8003060 <MX_ADC1_Init+0xb4>)
 800300e:	f000 fea7 	bl	8003d60 <HAL_ADC_Init>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d001      	beq.n	800301c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8003018:	f000 f932 	bl	8003280 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800301c:	2301      	movs	r3, #1
 800301e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8003020:	2301      	movs	r3, #1
 8003022:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8003024:	2306      	movs	r3, #6
 8003026:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003028:	463b      	mov	r3, r7
 800302a:	4619      	mov	r1, r3
 800302c:	480c      	ldr	r0, [pc, #48]	; (8003060 <MX_ADC1_Init+0xb4>)
 800302e:	f001 f879 	bl	8004124 <HAL_ADC_ConfigChannel>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d001      	beq.n	800303c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8003038:	f000 f922 	bl	8003280 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800303c:	2306      	movs	r3, #6
 800303e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8003040:	2302      	movs	r3, #2
 8003042:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003044:	463b      	mov	r3, r7
 8003046:	4619      	mov	r1, r3
 8003048:	4805      	ldr	r0, [pc, #20]	; (8003060 <MX_ADC1_Init+0xb4>)
 800304a:	f001 f86b 	bl	8004124 <HAL_ADC_ConfigChannel>
 800304e:	4603      	mov	r3, r0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d001      	beq.n	8003058 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8003054:	f000 f914 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003058:	bf00      	nop
 800305a:	3710      	adds	r7, #16
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	20000028 	.word	0x20000028
 8003064:	40012000 	.word	0x40012000
 8003068:	0f000001 	.word	0x0f000001

0800306c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b082      	sub	sp, #8
 8003070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8003072:	463b      	mov	r3, r7
 8003074:	2200      	movs	r2, #0
 8003076:	601a      	str	r2, [r3, #0]
 8003078:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800307a:	4b0f      	ldr	r3, [pc, #60]	; (80030b8 <MX_DAC_Init+0x4c>)
 800307c:	4a0f      	ldr	r2, [pc, #60]	; (80030bc <MX_DAC_Init+0x50>)
 800307e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8003080:	480d      	ldr	r0, [pc, #52]	; (80030b8 <MX_DAC_Init+0x4c>)
 8003082:	f001 fb8e 	bl	80047a2 <HAL_DAC_Init>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d001      	beq.n	8003090 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800308c:	f000 f8f8 	bl	8003280 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003090:	2300      	movs	r3, #0
 8003092:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8003094:	2302      	movs	r3, #2
 8003096:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003098:	463b      	mov	r3, r7
 800309a:	2200      	movs	r2, #0
 800309c:	4619      	mov	r1, r3
 800309e:	4806      	ldr	r0, [pc, #24]	; (80030b8 <MX_DAC_Init+0x4c>)
 80030a0:	f001 fc18 	bl	80048d4 <HAL_DAC_ConfigChannel>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80030aa:	f000 f8e9 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80030ae:	bf00      	nop
 80030b0:	3708      	adds	r7, #8
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	20000070 	.word	0x20000070
 80030bc:	40007400 	.word	0x40007400

080030c0 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030c6:	463b      	mov	r3, r7
 80030c8:	2200      	movs	r2, #0
 80030ca:	601a      	str	r2, [r3, #0]
 80030cc:	605a      	str	r2, [r3, #4]
 80030ce:	609a      	str	r2, [r3, #8]
 80030d0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80030d2:	4b16      	ldr	r3, [pc, #88]	; (800312c <MX_TIM9_Init+0x6c>)
 80030d4:	4a16      	ldr	r2, [pc, #88]	; (8003130 <MX_TIM9_Init+0x70>)
 80030d6:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 5-1;
 80030d8:	4b14      	ldr	r3, [pc, #80]	; (800312c <MX_TIM9_Init+0x6c>)
 80030da:	2204      	movs	r2, #4
 80030dc:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030de:	4b13      	ldr	r3, [pc, #76]	; (800312c <MX_TIM9_Init+0x6c>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 3665;
 80030e4:	4b11      	ldr	r3, [pc, #68]	; (800312c <MX_TIM9_Init+0x6c>)
 80030e6:	f640 6251 	movw	r2, #3665	; 0xe51
 80030ea:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030ec:	4b0f      	ldr	r3, [pc, #60]	; (800312c <MX_TIM9_Init+0x6c>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030f2:	4b0e      	ldr	r3, [pc, #56]	; (800312c <MX_TIM9_Init+0x6c>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80030f8:	480c      	ldr	r0, [pc, #48]	; (800312c <MX_TIM9_Init+0x6c>)
 80030fa:	f002 fc47 	bl	800598c <HAL_TIM_Base_Init>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d001      	beq.n	8003108 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8003104:	f000 f8bc 	bl	8003280 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003108:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800310c:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800310e:	463b      	mov	r3, r7
 8003110:	4619      	mov	r1, r3
 8003112:	4806      	ldr	r0, [pc, #24]	; (800312c <MX_TIM9_Init+0x6c>)
 8003114:	f002 fe02 	bl	8005d1c <HAL_TIM_ConfigClockSource>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 800311e:	f000 f8af 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8003122:	bf00      	nop
 8003124:	3710      	adds	r7, #16
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop
 800312c:	20000084 	.word	0x20000084
 8003130:	40014000 	.word	0x40014000

08003134 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003138:	4b11      	ldr	r3, [pc, #68]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 800313a:	4a12      	ldr	r2, [pc, #72]	; (8003184 <MX_USART2_UART_Init+0x50>)
 800313c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800313e:	4b10      	ldr	r3, [pc, #64]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 8003140:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003144:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003146:	4b0e      	ldr	r3, [pc, #56]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 8003148:	2200      	movs	r2, #0
 800314a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800314c:	4b0c      	ldr	r3, [pc, #48]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 800314e:	2200      	movs	r2, #0
 8003150:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003152:	4b0b      	ldr	r3, [pc, #44]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 8003154:	2200      	movs	r2, #0
 8003156:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003158:	4b09      	ldr	r3, [pc, #36]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 800315a:	220c      	movs	r2, #12
 800315c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800315e:	4b08      	ldr	r3, [pc, #32]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 8003160:	2200      	movs	r2, #0
 8003162:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003164:	4b06      	ldr	r3, [pc, #24]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 8003166:	2200      	movs	r2, #0
 8003168:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800316a:	4805      	ldr	r0, [pc, #20]	; (8003180 <MX_USART2_UART_Init+0x4c>)
 800316c:	f003 f814 	bl	8006198 <HAL_UART_Init>
 8003170:	4603      	mov	r3, r0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d001      	beq.n	800317a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003176:	f000 f883 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800317a:	bf00      	nop
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	200000cc 	.word	0x200000cc
 8003184:	40004400 	.word	0x40004400

08003188 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800318c:	4b11      	ldr	r3, [pc, #68]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 800318e:	4a12      	ldr	r2, [pc, #72]	; (80031d8 <MX_USART3_UART_Init+0x50>)
 8003190:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003192:	4b10      	ldr	r3, [pc, #64]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 8003194:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003198:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800319a:	4b0e      	ldr	r3, [pc, #56]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 800319c:	2200      	movs	r2, #0
 800319e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80031a0:	4b0c      	ldr	r3, [pc, #48]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 80031a2:	2200      	movs	r2, #0
 80031a4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80031a6:	4b0b      	ldr	r3, [pc, #44]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 80031a8:	2200      	movs	r2, #0
 80031aa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80031ac:	4b09      	ldr	r3, [pc, #36]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 80031ae:	220c      	movs	r2, #12
 80031b0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031b2:	4b08      	ldr	r3, [pc, #32]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 80031b4:	2200      	movs	r2, #0
 80031b6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80031b8:	4b06      	ldr	r3, [pc, #24]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80031be:	4805      	ldr	r0, [pc, #20]	; (80031d4 <MX_USART3_UART_Init+0x4c>)
 80031c0:	f002 ffea 	bl	8006198 <HAL_UART_Init>
 80031c4:	4603      	mov	r3, r0
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d001      	beq.n	80031ce <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80031ca:	f000 f859 	bl	8003280 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80031ce:	bf00      	nop
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	20000110 	.word	0x20000110
 80031d8:	40004800 	.word	0x40004800

080031dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b088      	sub	sp, #32
 80031e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031e2:	f107 030c 	add.w	r3, r7, #12
 80031e6:	2200      	movs	r2, #0
 80031e8:	601a      	str	r2, [r3, #0]
 80031ea:	605a      	str	r2, [r3, #4]
 80031ec:	609a      	str	r2, [r3, #8]
 80031ee:	60da      	str	r2, [r3, #12]
 80031f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80031f2:	2300      	movs	r3, #0
 80031f4:	60bb      	str	r3, [r7, #8]
 80031f6:	4b1f      	ldr	r3, [pc, #124]	; (8003274 <MX_GPIO_Init+0x98>)
 80031f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031fa:	4a1e      	ldr	r2, [pc, #120]	; (8003274 <MX_GPIO_Init+0x98>)
 80031fc:	f043 0304 	orr.w	r3, r3, #4
 8003200:	6313      	str	r3, [r2, #48]	; 0x30
 8003202:	4b1c      	ldr	r3, [pc, #112]	; (8003274 <MX_GPIO_Init+0x98>)
 8003204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003206:	f003 0304 	and.w	r3, r3, #4
 800320a:	60bb      	str	r3, [r7, #8]
 800320c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800320e:	2300      	movs	r3, #0
 8003210:	607b      	str	r3, [r7, #4]
 8003212:	4b18      	ldr	r3, [pc, #96]	; (8003274 <MX_GPIO_Init+0x98>)
 8003214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003216:	4a17      	ldr	r2, [pc, #92]	; (8003274 <MX_GPIO_Init+0x98>)
 8003218:	f043 0301 	orr.w	r3, r3, #1
 800321c:	6313      	str	r3, [r2, #48]	; 0x30
 800321e:	4b15      	ldr	r3, [pc, #84]	; (8003274 <MX_GPIO_Init+0x98>)
 8003220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003222:	f003 0301 	and.w	r3, r3, #1
 8003226:	607b      	str	r3, [r7, #4]
 8003228:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800322a:	2200      	movs	r2, #0
 800322c:	2120      	movs	r1, #32
 800322e:	4812      	ldr	r0, [pc, #72]	; (8003278 <MX_GPIO_Init+0x9c>)
 8003230:	f001 fdc6 	bl	8004dc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8003234:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003238:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800323a:	2300      	movs	r3, #0
 800323c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800323e:	2300      	movs	r3, #0
 8003240:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8003242:	f107 030c 	add.w	r3, r7, #12
 8003246:	4619      	mov	r1, r3
 8003248:	480c      	ldr	r0, [pc, #48]	; (800327c <MX_GPIO_Init+0xa0>)
 800324a:	f001 fc25 	bl	8004a98 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800324e:	2320      	movs	r3, #32
 8003250:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003252:	2301      	movs	r3, #1
 8003254:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003256:	2300      	movs	r3, #0
 8003258:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800325a:	2300      	movs	r3, #0
 800325c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800325e:	f107 030c 	add.w	r3, r7, #12
 8003262:	4619      	mov	r1, r3
 8003264:	4804      	ldr	r0, [pc, #16]	; (8003278 <MX_GPIO_Init+0x9c>)
 8003266:	f001 fc17 	bl	8004a98 <HAL_GPIO_Init>

}
 800326a:	bf00      	nop
 800326c:	3720      	adds	r7, #32
 800326e:	46bd      	mov	sp, r7
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	40023800 	.word	0x40023800
 8003278:	40020000 	.word	0x40020000
 800327c:	40020800 	.word	0x40020800

08003280 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003280:	b480      	push	{r7}
 8003282:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003284:	b672      	cpsid	i
}
 8003286:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003288:	e7fe      	b.n	8003288 <Error_Handler+0x8>
	...

0800328c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003292:	2300      	movs	r3, #0
 8003294:	607b      	str	r3, [r7, #4]
 8003296:	4b10      	ldr	r3, [pc, #64]	; (80032d8 <HAL_MspInit+0x4c>)
 8003298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800329a:	4a0f      	ldr	r2, [pc, #60]	; (80032d8 <HAL_MspInit+0x4c>)
 800329c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032a0:	6453      	str	r3, [r2, #68]	; 0x44
 80032a2:	4b0d      	ldr	r3, [pc, #52]	; (80032d8 <HAL_MspInit+0x4c>)
 80032a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032aa:	607b      	str	r3, [r7, #4]
 80032ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80032ae:	2300      	movs	r3, #0
 80032b0:	603b      	str	r3, [r7, #0]
 80032b2:	4b09      	ldr	r3, [pc, #36]	; (80032d8 <HAL_MspInit+0x4c>)
 80032b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032b6:	4a08      	ldr	r2, [pc, #32]	; (80032d8 <HAL_MspInit+0x4c>)
 80032b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032bc:	6413      	str	r3, [r2, #64]	; 0x40
 80032be:	4b06      	ldr	r3, [pc, #24]	; (80032d8 <HAL_MspInit+0x4c>)
 80032c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032c6:	603b      	str	r3, [r7, #0]
 80032c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032ca:	bf00      	nop
 80032cc:	370c      	adds	r7, #12
 80032ce:	46bd      	mov	sp, r7
 80032d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d4:	4770      	bx	lr
 80032d6:	bf00      	nop
 80032d8:	40023800 	.word	0x40023800

080032dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b08a      	sub	sp, #40	; 0x28
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032e4:	f107 0314 	add.w	r3, r7, #20
 80032e8:	2200      	movs	r2, #0
 80032ea:	601a      	str	r2, [r3, #0]
 80032ec:	605a      	str	r2, [r3, #4]
 80032ee:	609a      	str	r2, [r3, #8]
 80032f0:	60da      	str	r2, [r3, #12]
 80032f2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4a17      	ldr	r2, [pc, #92]	; (8003358 <HAL_ADC_MspInit+0x7c>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d127      	bne.n	800334e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80032fe:	2300      	movs	r3, #0
 8003300:	613b      	str	r3, [r7, #16]
 8003302:	4b16      	ldr	r3, [pc, #88]	; (800335c <HAL_ADC_MspInit+0x80>)
 8003304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003306:	4a15      	ldr	r2, [pc, #84]	; (800335c <HAL_ADC_MspInit+0x80>)
 8003308:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800330c:	6453      	str	r3, [r2, #68]	; 0x44
 800330e:	4b13      	ldr	r3, [pc, #76]	; (800335c <HAL_ADC_MspInit+0x80>)
 8003310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003312:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003316:	613b      	str	r3, [r7, #16]
 8003318:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800331a:	2300      	movs	r3, #0
 800331c:	60fb      	str	r3, [r7, #12]
 800331e:	4b0f      	ldr	r3, [pc, #60]	; (800335c <HAL_ADC_MspInit+0x80>)
 8003320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003322:	4a0e      	ldr	r2, [pc, #56]	; (800335c <HAL_ADC_MspInit+0x80>)
 8003324:	f043 0301 	orr.w	r3, r3, #1
 8003328:	6313      	str	r3, [r2, #48]	; 0x30
 800332a:	4b0c      	ldr	r3, [pc, #48]	; (800335c <HAL_ADC_MspInit+0x80>)
 800332c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332e:	f003 0301 	and.w	r3, r3, #1
 8003332:	60fb      	str	r3, [r7, #12]
 8003334:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = HIGH_CURRENT_SENSE_Pin|LOW_CURRENT_SENSE_Pin;
 8003336:	2342      	movs	r3, #66	; 0x42
 8003338:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800333a:	2303      	movs	r3, #3
 800333c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800333e:	2300      	movs	r3, #0
 8003340:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003342:	f107 0314 	add.w	r3, r7, #20
 8003346:	4619      	mov	r1, r3
 8003348:	4805      	ldr	r0, [pc, #20]	; (8003360 <HAL_ADC_MspInit+0x84>)
 800334a:	f001 fba5 	bl	8004a98 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800334e:	bf00      	nop
 8003350:	3728      	adds	r7, #40	; 0x28
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	40012000 	.word	0x40012000
 800335c:	40023800 	.word	0x40023800
 8003360:	40020000 	.word	0x40020000

08003364 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b08a      	sub	sp, #40	; 0x28
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800336c:	f107 0314 	add.w	r3, r7, #20
 8003370:	2200      	movs	r2, #0
 8003372:	601a      	str	r2, [r3, #0]
 8003374:	605a      	str	r2, [r3, #4]
 8003376:	609a      	str	r2, [r3, #8]
 8003378:	60da      	str	r2, [r3, #12]
 800337a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a17      	ldr	r2, [pc, #92]	; (80033e0 <HAL_DAC_MspInit+0x7c>)
 8003382:	4293      	cmp	r3, r2
 8003384:	d127      	bne.n	80033d6 <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003386:	2300      	movs	r3, #0
 8003388:	613b      	str	r3, [r7, #16]
 800338a:	4b16      	ldr	r3, [pc, #88]	; (80033e4 <HAL_DAC_MspInit+0x80>)
 800338c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338e:	4a15      	ldr	r2, [pc, #84]	; (80033e4 <HAL_DAC_MspInit+0x80>)
 8003390:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003394:	6413      	str	r3, [r2, #64]	; 0x40
 8003396:	4b13      	ldr	r3, [pc, #76]	; (80033e4 <HAL_DAC_MspInit+0x80>)
 8003398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800339a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800339e:	613b      	str	r3, [r7, #16]
 80033a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033a2:	2300      	movs	r3, #0
 80033a4:	60fb      	str	r3, [r7, #12]
 80033a6:	4b0f      	ldr	r3, [pc, #60]	; (80033e4 <HAL_DAC_MspInit+0x80>)
 80033a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033aa:	4a0e      	ldr	r2, [pc, #56]	; (80033e4 <HAL_DAC_MspInit+0x80>)
 80033ac:	f043 0301 	orr.w	r3, r3, #1
 80033b0:	6313      	str	r3, [r2, #48]	; 0x30
 80033b2:	4b0c      	ldr	r3, [pc, #48]	; (80033e4 <HAL_DAC_MspInit+0x80>)
 80033b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	60fb      	str	r3, [r7, #12]
 80033bc:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = CURRENT_CTRL_Pin;
 80033be:	2310      	movs	r3, #16
 80033c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033c2:	2303      	movs	r3, #3
 80033c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033c6:	2300      	movs	r3, #0
 80033c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CURRENT_CTRL_GPIO_Port, &GPIO_InitStruct);
 80033ca:	f107 0314 	add.w	r3, r7, #20
 80033ce:	4619      	mov	r1, r3
 80033d0:	4805      	ldr	r0, [pc, #20]	; (80033e8 <HAL_DAC_MspInit+0x84>)
 80033d2:	f001 fb61 	bl	8004a98 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80033d6:	bf00      	nop
 80033d8:	3728      	adds	r7, #40	; 0x28
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}
 80033de:	bf00      	nop
 80033e0:	40007400 	.word	0x40007400
 80033e4:	40023800 	.word	0x40023800
 80033e8:	40020000 	.word	0x40020000

080033ec <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM9)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a0e      	ldr	r2, [pc, #56]	; (8003434 <HAL_TIM_Base_MspInit+0x48>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d115      	bne.n	800342a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM9_MspInit 0 */

  /* USER CODE END TIM9_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM9_CLK_ENABLE();
 80033fe:	2300      	movs	r3, #0
 8003400:	60fb      	str	r3, [r7, #12]
 8003402:	4b0d      	ldr	r3, [pc, #52]	; (8003438 <HAL_TIM_Base_MspInit+0x4c>)
 8003404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003406:	4a0c      	ldr	r2, [pc, #48]	; (8003438 <HAL_TIM_Base_MspInit+0x4c>)
 8003408:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800340c:	6453      	str	r3, [r2, #68]	; 0x44
 800340e:	4b0a      	ldr	r3, [pc, #40]	; (8003438 <HAL_TIM_Base_MspInit+0x4c>)
 8003410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003412:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003416:	60fb      	str	r3, [r7, #12]
 8003418:	68fb      	ldr	r3, [r7, #12]
    /* TIM9 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800341a:	2200      	movs	r2, #0
 800341c:	2100      	movs	r1, #0
 800341e:	2018      	movs	r0, #24
 8003420:	f001 f989 	bl	8004736 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003424:	2018      	movs	r0, #24
 8003426:	f001 f9a2 	bl	800476e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }

}
 800342a:	bf00      	nop
 800342c:	3710      	adds	r7, #16
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	bf00      	nop
 8003434:	40014000 	.word	0x40014000
 8003438:	40023800 	.word	0x40023800

0800343c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b08c      	sub	sp, #48	; 0x30
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003444:	f107 031c 	add.w	r3, r7, #28
 8003448:	2200      	movs	r2, #0
 800344a:	601a      	str	r2, [r3, #0]
 800344c:	605a      	str	r2, [r3, #4]
 800344e:	609a      	str	r2, [r3, #8]
 8003450:	60da      	str	r2, [r3, #12]
 8003452:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a36      	ldr	r2, [pc, #216]	; (8003534 <HAL_UART_MspInit+0xf8>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d134      	bne.n	80034c8 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800345e:	2300      	movs	r3, #0
 8003460:	61bb      	str	r3, [r7, #24]
 8003462:	4b35      	ldr	r3, [pc, #212]	; (8003538 <HAL_UART_MspInit+0xfc>)
 8003464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003466:	4a34      	ldr	r2, [pc, #208]	; (8003538 <HAL_UART_MspInit+0xfc>)
 8003468:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800346c:	6413      	str	r3, [r2, #64]	; 0x40
 800346e:	4b32      	ldr	r3, [pc, #200]	; (8003538 <HAL_UART_MspInit+0xfc>)
 8003470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003476:	61bb      	str	r3, [r7, #24]
 8003478:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800347a:	2300      	movs	r3, #0
 800347c:	617b      	str	r3, [r7, #20]
 800347e:	4b2e      	ldr	r3, [pc, #184]	; (8003538 <HAL_UART_MspInit+0xfc>)
 8003480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003482:	4a2d      	ldr	r2, [pc, #180]	; (8003538 <HAL_UART_MspInit+0xfc>)
 8003484:	f043 0301 	orr.w	r3, r3, #1
 8003488:	6313      	str	r3, [r2, #48]	; 0x30
 800348a:	4b2b      	ldr	r3, [pc, #172]	; (8003538 <HAL_UART_MspInit+0xfc>)
 800348c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800348e:	f003 0301 	and.w	r3, r3, #1
 8003492:	617b      	str	r3, [r7, #20]
 8003494:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003496:	230c      	movs	r3, #12
 8003498:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800349a:	2302      	movs	r3, #2
 800349c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800349e:	2300      	movs	r3, #0
 80034a0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034a2:	2303      	movs	r3, #3
 80034a4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80034a6:	2307      	movs	r3, #7
 80034a8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034aa:	f107 031c 	add.w	r3, r7, #28
 80034ae:	4619      	mov	r1, r3
 80034b0:	4822      	ldr	r0, [pc, #136]	; (800353c <HAL_UART_MspInit+0x100>)
 80034b2:	f001 faf1 	bl	8004a98 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80034b6:	2200      	movs	r2, #0
 80034b8:	2100      	movs	r1, #0
 80034ba:	2026      	movs	r0, #38	; 0x26
 80034bc:	f001 f93b 	bl	8004736 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80034c0:	2026      	movs	r0, #38	; 0x26
 80034c2:	f001 f954 	bl	800476e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80034c6:	e031      	b.n	800352c <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART3)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a1c      	ldr	r2, [pc, #112]	; (8003540 <HAL_UART_MspInit+0x104>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d12c      	bne.n	800352c <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART3_CLK_ENABLE();
 80034d2:	2300      	movs	r3, #0
 80034d4:	613b      	str	r3, [r7, #16]
 80034d6:	4b18      	ldr	r3, [pc, #96]	; (8003538 <HAL_UART_MspInit+0xfc>)
 80034d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034da:	4a17      	ldr	r2, [pc, #92]	; (8003538 <HAL_UART_MspInit+0xfc>)
 80034dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80034e0:	6413      	str	r3, [r2, #64]	; 0x40
 80034e2:	4b15      	ldr	r3, [pc, #84]	; (8003538 <HAL_UART_MspInit+0xfc>)
 80034e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80034ea:	613b      	str	r3, [r7, #16]
 80034ec:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034ee:	2300      	movs	r3, #0
 80034f0:	60fb      	str	r3, [r7, #12]
 80034f2:	4b11      	ldr	r3, [pc, #68]	; (8003538 <HAL_UART_MspInit+0xfc>)
 80034f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034f6:	4a10      	ldr	r2, [pc, #64]	; (8003538 <HAL_UART_MspInit+0xfc>)
 80034f8:	f043 0304 	orr.w	r3, r3, #4
 80034fc:	6313      	str	r3, [r2, #48]	; 0x30
 80034fe:	4b0e      	ldr	r3, [pc, #56]	; (8003538 <HAL_UART_MspInit+0xfc>)
 8003500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003502:	f003 0304 	and.w	r3, r3, #4
 8003506:	60fb      	str	r3, [r7, #12]
 8003508:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800350a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800350e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003510:	2302      	movs	r3, #2
 8003512:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003514:	2300      	movs	r3, #0
 8003516:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003518:	2303      	movs	r3, #3
 800351a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800351c:	2307      	movs	r3, #7
 800351e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003520:	f107 031c 	add.w	r3, r7, #28
 8003524:	4619      	mov	r1, r3
 8003526:	4807      	ldr	r0, [pc, #28]	; (8003544 <HAL_UART_MspInit+0x108>)
 8003528:	f001 fab6 	bl	8004a98 <HAL_GPIO_Init>
}
 800352c:	bf00      	nop
 800352e:	3730      	adds	r7, #48	; 0x30
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	40004400 	.word	0x40004400
 8003538:	40023800 	.word	0x40023800
 800353c:	40020000 	.word	0x40020000
 8003540:	40004800 	.word	0x40004800
 8003544:	40020800 	.word	0x40020800

08003548 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003548:	b480      	push	{r7}
 800354a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800354c:	e7fe      	b.n	800354c <NMI_Handler+0x4>

0800354e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800354e:	b480      	push	{r7}
 8003550:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003552:	e7fe      	b.n	8003552 <HardFault_Handler+0x4>

08003554 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003554:	b480      	push	{r7}
 8003556:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003558:	e7fe      	b.n	8003558 <MemManage_Handler+0x4>

0800355a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800355a:	b480      	push	{r7}
 800355c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800355e:	e7fe      	b.n	800355e <BusFault_Handler+0x4>

08003560 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003564:	e7fe      	b.n	8003564 <UsageFault_Handler+0x4>

08003566 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003566:	b480      	push	{r7}
 8003568:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800356a:	bf00      	nop
 800356c:	46bd      	mov	sp, r7
 800356e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003572:	4770      	bx	lr

08003574 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003574:	b480      	push	{r7}
 8003576:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003578:	bf00      	nop
 800357a:	46bd      	mov	sp, r7
 800357c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003580:	4770      	bx	lr

08003582 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003582:	b480      	push	{r7}
 8003584:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003586:	bf00      	nop
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003594:	f000 fbc4 	bl	8003d20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003598:	bf00      	nop
 800359a:	bd80      	pop	{r7, pc}

0800359c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 80035a0:	4802      	ldr	r0, [pc, #8]	; (80035ac <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80035a2:	f002 fab3 	bl	8005b0c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80035a6:	bf00      	nop
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	20000084 	.word	0x20000084

080035b0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80035b4:	4802      	ldr	r0, [pc, #8]	; (80035c0 <USART2_IRQHandler+0x10>)
 80035b6:	f002 feff 	bl	80063b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80035ba:	bf00      	nop
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	200000cc 	.word	0x200000cc

080035c4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035c4:	b480      	push	{r7}
 80035c6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80035c8:	4b06      	ldr	r3, [pc, #24]	; (80035e4 <SystemInit+0x20>)
 80035ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035ce:	4a05      	ldr	r2, [pc, #20]	; (80035e4 <SystemInit+0x20>)
 80035d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80035d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035d8:	bf00      	nop
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	e000ed00 	.word	0xe000ed00

080035e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80035e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003620 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80035ec:	480d      	ldr	r0, [pc, #52]	; (8003624 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80035ee:	490e      	ldr	r1, [pc, #56]	; (8003628 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80035f0:	4a0e      	ldr	r2, [pc, #56]	; (800362c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80035f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035f4:	e002      	b.n	80035fc <LoopCopyDataInit>

080035f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035fa:	3304      	adds	r3, #4

080035fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003600:	d3f9      	bcc.n	80035f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003602:	4a0b      	ldr	r2, [pc, #44]	; (8003630 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003604:	4c0b      	ldr	r4, [pc, #44]	; (8003634 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003606:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003608:	e001      	b.n	800360e <LoopFillZerobss>

0800360a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800360a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800360c:	3204      	adds	r2, #4

0800360e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800360e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003610:	d3fb      	bcc.n	800360a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003612:	f7ff ffd7 	bl	80035c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003616:	f004 f9f3 	bl	8007a00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800361a:	f7ff fb65 	bl	8002ce8 <main>
  bx  lr    
 800361e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003620:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003624:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003628:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800362c:	08007bb4 	.word	0x08007bb4
  ldr r2, =_sbss
 8003630:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8003634:	2000089c 	.word	0x2000089c

08003638 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003638:	e7fe      	b.n	8003638 <ADC_IRQHandler>

0800363a <genCrc>:

/**
  * Calcula o crc8 entre o range passado como parametro.
  */
uint8_t genCrc(uint8_t buffer[], uint16_t qtd_de_bytes_no_pacote)
{
 800363a:	b580      	push	{r7, lr}
 800363c:	b084      	sub	sp, #16
 800363e:	af00      	add	r7, sp, #0
 8003640:	6078      	str	r0, [r7, #4]
 8003642:	460b      	mov	r3, r1
 8003644:	807b      	strh	r3, [r7, #2]
    uint8_t crc = 0;
 8003646:	2300      	movs	r3, #0
 8003648:	73fb      	strb	r3, [r7, #15]
    uint8_t i = 0;
 800364a:	2300      	movs	r3, #0
 800364c:	73bb      	strb	r3, [r7, #14]

    for (i = 0; i < qtd_de_bytes_no_pacote; i++)
 800364e:	2300      	movs	r3, #0
 8003650:	73bb      	strb	r3, [r7, #14]
 8003652:	e00d      	b.n	8003670 <genCrc+0x36>
    {
      crc = calcCrc8(crc, buffer[i]);
 8003654:	7bbb      	ldrb	r3, [r7, #14]
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	4413      	add	r3, r2
 800365a:	781a      	ldrb	r2, [r3, #0]
 800365c:	7bfb      	ldrb	r3, [r7, #15]
 800365e:	4611      	mov	r1, r2
 8003660:	4618      	mov	r0, r3
 8003662:	f000 f80f 	bl	8003684 <calcCrc8>
 8003666:	4603      	mov	r3, r0
 8003668:	73fb      	strb	r3, [r7, #15]
    for (i = 0; i < qtd_de_bytes_no_pacote; i++)
 800366a:	7bbb      	ldrb	r3, [r7, #14]
 800366c:	3301      	adds	r3, #1
 800366e:	73bb      	strb	r3, [r7, #14]
 8003670:	7bbb      	ldrb	r3, [r7, #14]
 8003672:	b29b      	uxth	r3, r3
 8003674:	887a      	ldrh	r2, [r7, #2]
 8003676:	429a      	cmp	r2, r3
 8003678:	d8ec      	bhi.n	8003654 <genCrc+0x1a>
    }

  return crc;
 800367a:	7bfb      	ldrb	r3, [r7, #15]
}
 800367c:	4618      	mov	r0, r3
 800367e:	3710      	adds	r7, #16
 8003680:	46bd      	mov	sp, r7
 8003682:	bd80      	pop	{r7, pc}

08003684 <calcCrc8>:

/**
  * Funcao que calcula o CRC8
  */
static uint8_t calcCrc8(uint8_t crc3, uint8_t b)
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	4603      	mov	r3, r0
 800368c:	460a      	mov	r2, r1
 800368e:	71fb      	strb	r3, [r7, #7]
 8003690:	4613      	mov	r3, r2
 8003692:	71bb      	strb	r3, [r7, #6]
    uint8_t pos = 0;
 8003694:	2300      	movs	r3, #0
 8003696:	73fb      	strb	r3, [r7, #15]
    pos = (((crc3 & 0xff) ^ b) & 0xff);
 8003698:	79fa      	ldrb	r2, [r7, #7]
 800369a:	79bb      	ldrb	r3, [r7, #6]
 800369c:	4053      	eors	r3, r2
 800369e:	73fb      	strb	r3, [r7, #15]

    return ((crc3) >> 8) ^ table[pos];
 80036a0:	79fb      	ldrb	r3, [r7, #7]
 80036a2:	121b      	asrs	r3, r3, #8
 80036a4:	b25a      	sxtb	r2, r3
 80036a6:	7bfb      	ldrb	r3, [r7, #15]
 80036a8:	4905      	ldr	r1, [pc, #20]	; (80036c0 <calcCrc8+0x3c>)
 80036aa:	5ccb      	ldrb	r3, [r1, r3]
 80036ac:	b25b      	sxtb	r3, r3
 80036ae:	4053      	eors	r3, r2
 80036b0:	b25b      	sxtb	r3, r3
 80036b2:	b2db      	uxtb	r3, r3
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3714      	adds	r7, #20
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr
 80036c0:	08007aa4 	.word	0x08007aa4

080036c4 <dataPacketRxInit>:
 */

#include "dataPacketRx.h"

void dataPacketRxInit(DataPacketRx *dataPacketRx, uint8_t start_1, uint8_t start_2)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
 80036cc:	460b      	mov	r3, r1
 80036ce:	70fb      	strb	r3, [r7, #3]
 80036d0:	4613      	mov	r3, r2
 80036d2:	70bb      	strb	r3, [r7, #2]
	dataPacketRx->start_1 = start_1;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	78fa      	ldrb	r2, [r7, #3]
 80036d8:	701a      	strb	r2, [r3, #0]
	dataPacketRx->start_2 = start_2;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	78ba      	ldrb	r2, [r7, #2]
 80036de:	705a      	strb	r2, [r3, #1]
	dataPacketRx->command = 0x00;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2200      	movs	r2, #0
 80036e4:	709a      	strb	r2, [r3, #2]
	dataPacketRx->payloadDataLength = 0x00;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2200      	movs	r2, #0
 80036ea:	70da      	strb	r2, [r3, #3]
	memset(dataPacketRx->payloadData, 0x00, QTY_PAYLOAD_RX_DATA_BYTES);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	3304      	adds	r3, #4
 80036f0:	2232      	movs	r2, #50	; 0x32
 80036f2:	2100      	movs	r1, #0
 80036f4:	4618      	mov	r0, r3
 80036f6:	f004 f9b5 	bl	8007a64 <memset>
	dataPacketRx->crc8 = 0x00;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	memset(dataPacketRx->dataPacket, 0x00, QTY_PACKET_RX_BYTES);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	3337      	adds	r3, #55	; 0x37
 8003706:	2237      	movs	r2, #55	; 0x37
 8003708:	2100      	movs	r1, #0
 800370a:	4618      	mov	r0, r3
 800370c:	f004 f9aa 	bl	8007a64 <memset>
	dataPacketRx->dataPacketLength = 0x00;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	dataPacketRx->currentRxByteIndex = 0;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
	dataPacketRx->dataPacketRxStatus = INVALID_RX_DATA_PACKET;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
	dataPacketRx->containsStarterBytes = FALSE;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
	dataPacketRx->starterByteIndex = 0;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2200      	movs	r2, #0
 8003734:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
}
 8003738:	bf00      	nop
 800373a:	3708      	adds	r7, #8
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}

08003740 <dataPacketRxAppend>:

void dataPacketRxAppend(DataPacketRx *dataPacketRx, uint8_t newByte)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	460b      	mov	r3, r1
 800374a:	70fb      	strb	r3, [r7, #3]
	dataPacketRx->dataPacket[dataPacketRx->currentRxByteIndex] = newByte;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f8b3 3070 	ldrh.w	r3, [r3, #112]	; 0x70
 8003752:	461a      	mov	r2, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	4413      	add	r3, r2
 8003758:	78fa      	ldrb	r2, [r7, #3]
 800375a:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	dataPacketRx->currentRxByteIndex++;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	f8b3 3070 	ldrh.w	r3, [r3, #112]	; 0x70
 8003764:	3301      	adds	r3, #1
 8003766:	b29a      	uxth	r2, r3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
	dataPacketRx->dataPacketLength++;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f8b3 306e 	ldrh.w	r3, [r3, #110]	; 0x6e
 8003774:	3301      	adds	r3, #1
 8003776:	b29a      	uxth	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e

	if (dataPacketRx->currentRxByteIndex > QTY_PACKET_RX_BYTES)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f8b3 3070 	ldrh.w	r3, [r3, #112]	; 0x70
 8003784:	2b37      	cmp	r3, #55	; 0x37
 8003786:	d90a      	bls.n	800379e <dataPacketRxAppend+0x5e>
	{
		dataPacketRxClear(dataPacketRx);
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f000 f8cf 	bl	800392c <dataPacketRxClear>
		dataPacketRx->currentRxByteIndex = 0;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2200      	movs	r2, #0
 8003792:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
		dataPacketRx->dataPacketLength = 0;
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2200      	movs	r2, #0
 800379a:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	}
}
 800379e:	bf00      	nop
 80037a0:	3708      	adds	r7, #8
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}

080037a6 <dataPacketRxDecode>:

void dataPacketRxDecode(DataPacketRx *dataPacketRx)
{
 80037a6:	b580      	push	{r7, lr}
 80037a8:	b084      	sub	sp, #16
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	6078      	str	r0, [r7, #4]
	if (dataPacketRx->containsStarterBytes == TRUE)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d17e      	bne.n	80038b6 <dataPacketRxDecode+0x110>
	{
		dataPacketRxSetCommand(dataPacketRx, dataPacketRx->dataPacket[dataPacketRx->starterByteIndex + 2]);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f8b3 3074 	ldrh.w	r3, [r3, #116]	; 0x74
 80037be:	3302      	adds	r3, #2
 80037c0:	687a      	ldr	r2, [r7, #4]
 80037c2:	4413      	add	r3, r2
 80037c4:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80037c8:	4619      	mov	r1, r3
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f000 f8e2 	bl	8003994 <dataPacketRxSetCommand>
		dataPacketRx->payloadDataLength = dataPacketRx->dataPacket[dataPacketRx->starterByteIndex + 3];
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	f8b3 3074 	ldrh.w	r3, [r3, #116]	; 0x74
 80037d6:	3303      	adds	r3, #3
 80037d8:	687a      	ldr	r2, [r7, #4]
 80037da:	4413      	add	r3, r2
 80037dc:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	70da      	strb	r2, [r3, #3]

		if (dataPacketRx->payloadDataLength == 0)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	78db      	ldrb	r3, [r3, #3]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d126      	bne.n	800383a <dataPacketRxDecode+0x94>
		{
			uint8_t receivedCrc8 = dataPacketRx->dataPacket[dataPacketRx->starterByteIndex + 4];
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	f8b3 3074 	ldrh.w	r3, [r3, #116]	; 0x74
 80037f2:	3304      	adds	r3, #4
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	4413      	add	r3, r2
 80037f8:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 80037fc:	733b      	strb	r3, [r7, #12]
			dataPacketRx->crc8 = genCrc(dataPacketRx->dataPacket + dataPacketRx->starterByteIndex, 4);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	3337      	adds	r3, #55	; 0x37
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	f8b2 2074 	ldrh.w	r2, [r2, #116]	; 0x74
 8003808:	4413      	add	r3, r2
 800380a:	2104      	movs	r1, #4
 800380c:	4618      	mov	r0, r3
 800380e:	f7ff ff14 	bl	800363a <genCrc>
 8003812:	4603      	mov	r3, r0
 8003814:	461a      	mov	r2, r3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

			if (dataPacketRx->crc8 == receivedCrc8)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003822:	7b3a      	ldrb	r2, [r7, #12]
 8003824:	429a      	cmp	r2, r3
 8003826:	d17d      	bne.n	8003924 <dataPacketRxDecode+0x17e>
			{
				dataPacketRx->currentRxByteIndex = 0;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2200      	movs	r2, #0
 800382c:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
				dataPacketRx->dataPacketRxStatus = VALID_RX_DATA_PACKET;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	2201      	movs	r2, #1
 8003834:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
			{
				dataPacketRxClear(dataPacketRx);
			}
		}
	}
}
 8003838:	e074      	b.n	8003924 <dataPacketRxDecode+0x17e>
			uint8_t receivedCrc8 = dataPacketRx->dataPacket[dataPacketRx->starterByteIndex + dataPacketRx->payloadDataLength + 4];
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f8b3 3074 	ldrh.w	r3, [r3, #116]	; 0x74
 8003840:	461a      	mov	r2, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	78db      	ldrb	r3, [r3, #3]
 8003846:	4413      	add	r3, r2
 8003848:	3304      	adds	r3, #4
 800384a:	687a      	ldr	r2, [r7, #4]
 800384c:	4413      	add	r3, r2
 800384e:	f893 3037 	ldrb.w	r3, [r3, #55]	; 0x37
 8003852:	737b      	strb	r3, [r7, #13]
			dataPacketRx->crc8 = genCrc(dataPacketRx->dataPacket + dataPacketRx->starterByteIndex, dataPacketRx->payloadDataLength + 4);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	3337      	adds	r3, #55	; 0x37
 8003858:	687a      	ldr	r2, [r7, #4]
 800385a:	f8b2 2074 	ldrh.w	r2, [r2, #116]	; 0x74
 800385e:	441a      	add	r2, r3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	78db      	ldrb	r3, [r3, #3]
 8003864:	b29b      	uxth	r3, r3
 8003866:	3304      	adds	r3, #4
 8003868:	b29b      	uxth	r3, r3
 800386a:	4619      	mov	r1, r3
 800386c:	4610      	mov	r0, r2
 800386e:	f7ff fee4 	bl	800363a <genCrc>
 8003872:	4603      	mov	r3, r0
 8003874:	461a      	mov	r2, r3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
			if (dataPacketRx->crc8 == receivedCrc8)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8003882:	7b7a      	ldrb	r2, [r7, #13]
 8003884:	429a      	cmp	r2, r3
 8003886:	d14d      	bne.n	8003924 <dataPacketRxDecode+0x17e>
				dataPacketRxSetPayloadData(dataPacketRx, dataPacketRx->dataPacket + dataPacketRx->starterByteIndex + 4, dataPacketRx->payloadDataLength);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	f103 0237 	add.w	r2, r3, #55	; 0x37
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	f8b3 3074 	ldrh.w	r3, [r3, #116]	; 0x74
 8003894:	3304      	adds	r3, #4
 8003896:	18d1      	adds	r1, r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	78db      	ldrb	r3, [r3, #3]
 800389c:	461a      	mov	r2, r3
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f000 f89e 	bl	80039e0 <dataPacketRxSetPayloadData>
				dataPacketRx->currentRxByteIndex = 0;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
				dataPacketRx->dataPacketRxStatus = VALID_RX_DATA_PACKET;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
}
 80038b4:	e036      	b.n	8003924 <dataPacketRxDecode+0x17e>
		if (dataPacketRx->dataPacketLength >= MIN_PACKET_RX_BYTES)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f8b3 306e 	ldrh.w	r3, [r3, #110]	; 0x6e
 80038bc:	2b04      	cmp	r3, #4
 80038be:	d931      	bls.n	8003924 <dataPacketRxDecode+0x17e>
			uint16_t index = 0;
 80038c0:	2300      	movs	r3, #0
 80038c2:	81fb      	strh	r3, [r7, #14]
			for (index = 0; index < dataPacketRx->dataPacketLength; index++)
 80038c4:	2300      	movs	r3, #0
 80038c6:	81fb      	strh	r3, [r7, #14]
 80038c8:	e01e      	b.n	8003908 <dataPacketRxDecode+0x162>
				if ((dataPacketRx->dataPacket[index] == dataPacketRx->start_1) && (dataPacketRx->dataPacket[index+1] == dataPacketRx->start_2))
 80038ca:	89fb      	ldrh	r3, [r7, #14]
 80038cc:	687a      	ldr	r2, [r7, #4]
 80038ce:	4413      	add	r3, r2
 80038d0:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	429a      	cmp	r2, r3
 80038da:	d112      	bne.n	8003902 <dataPacketRxDecode+0x15c>
 80038dc:	89fb      	ldrh	r3, [r7, #14]
 80038de:	3301      	adds	r3, #1
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	4413      	add	r3, r2
 80038e4:	f893 2037 	ldrb.w	r2, [r3, #55]	; 0x37
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	785b      	ldrb	r3, [r3, #1]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d108      	bne.n	8003902 <dataPacketRxDecode+0x15c>
					dataPacketRx->containsStarterBytes = TRUE;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
					dataPacketRx->starterByteIndex = index;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	89fa      	ldrh	r2, [r7, #14]
 80038fc:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
					break;
 8003900:	e008      	b.n	8003914 <dataPacketRxDecode+0x16e>
			for (index = 0; index < dataPacketRx->dataPacketLength; index++)
 8003902:	89fb      	ldrh	r3, [r7, #14]
 8003904:	3301      	adds	r3, #1
 8003906:	81fb      	strh	r3, [r7, #14]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f8b3 306e 	ldrh.w	r3, [r3, #110]	; 0x6e
 800390e:	89fa      	ldrh	r2, [r7, #14]
 8003910:	429a      	cmp	r2, r3
 8003912:	d3da      	bcc.n	80038ca <dataPacketRxDecode+0x124>
			if (dataPacketRx->containsStarterBytes == FALSE)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
 800391a:	2b00      	cmp	r3, #0
 800391c:	d102      	bne.n	8003924 <dataPacketRxDecode+0x17e>
				dataPacketRxClear(dataPacketRx);
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f000 f804 	bl	800392c <dataPacketRxClear>
}
 8003924:	bf00      	nop
 8003926:	3710      	adds	r7, #16
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}

0800392c <dataPacketRxClear>:

void dataPacketRxClear(DataPacketRx *dataPacketRx)
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b082      	sub	sp, #8
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
	dataPacketRx->dataPacketRxStatus = INVALID_RX_DATA_PACKET;
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
	dataPacketRx->containsStarterBytes = FALSE;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72
	dataPacketRx->currentRxByteIndex = 0;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2200      	movs	r2, #0
 8003948:	f8a3 2070 	strh.w	r2, [r3, #112]	; 0x70
	dataPacketRx->dataPacketLength = 0;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	dataPacketRx->payloadDataLength = 0;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	70da      	strb	r2, [r3, #3]
	dataPacketRx->command = 0x00;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2200      	movs	r2, #0
 800395e:	709a      	strb	r2, [r3, #2]
	dataPacketRx->crc8 = 0x00;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	dataPacketRx->starterByteIndex = 0;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	f8a3 2074 	strh.w	r2, [r3, #116]	; 0x74
	memset(dataPacketRx->payloadData, 0x00, QTY_PAYLOAD_RX_DATA_BYTES);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	3304      	adds	r3, #4
 8003974:	2232      	movs	r2, #50	; 0x32
 8003976:	2100      	movs	r1, #0
 8003978:	4618      	mov	r0, r3
 800397a:	f004 f873 	bl	8007a64 <memset>
	memset(dataPacketRx->dataPacket, 0x00, QTY_PACKET_RX_BYTES);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	3337      	adds	r3, #55	; 0x37
 8003982:	2237      	movs	r2, #55	; 0x37
 8003984:	2100      	movs	r1, #0
 8003986:	4618      	mov	r0, r3
 8003988:	f004 f86c 	bl	8007a64 <memset>
}
 800398c:	bf00      	nop
 800398e:	3708      	adds	r7, #8
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}

08003994 <dataPacketRxSetCommand>:
	dataPacketRx->crc8 = 0x00;
	memset(dataPacketRx->payloadData, 0x00, QTY_PAYLOAD_RX_DATA_BYTES);
}

void dataPacketRxSetCommand(DataPacketRx *dataPacketRx, uint8_t command)
{
 8003994:	b480      	push	{r7}
 8003996:	b083      	sub	sp, #12
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	460b      	mov	r3, r1
 800399e:	70fb      	strb	r3, [r7, #3]
	dataPacketRx->dataPacketRxStatus = INVALID_RX_DATA_PACKET;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2200      	movs	r2, #0
 80039a4:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76

	if ((command < 0x01) || (command > 0xFE))
 80039a8:	78fb      	ldrb	r3, [r7, #3]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d006      	beq.n	80039bc <dataPacketRxSetCommand+0x28>
 80039ae:	78fb      	ldrb	r3, [r7, #3]
 80039b0:	2bff      	cmp	r3, #255	; 0xff
 80039b2:	d003      	beq.n	80039bc <dataPacketRxSetCommand+0x28>
	{
		return;
	}

	dataPacketRx->command = command;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	78fa      	ldrb	r2, [r7, #3]
 80039b8:	709a      	strb	r2, [r3, #2]
 80039ba:	e000      	b.n	80039be <dataPacketRxSetCommand+0x2a>
		return;
 80039bc:	bf00      	nop
}
 80039be:	370c      	adds	r7, #12
 80039c0:	46bd      	mov	sp, r7
 80039c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c6:	4770      	bx	lr

080039c8 <dataPacketRxGetCommand>:

uint8_t dataPacketRxGetCommand(DataPacketRx *dataPacketRx)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
	return dataPacketRx->command;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	789b      	ldrb	r3, [r3, #2]
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	370c      	adds	r7, #12
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr

080039e0 <dataPacketRxSetPayloadData>:

void dataPacketRxSetPayloadData(DataPacketRx *dataPacketRx, uint8_t *payloadData, uint8_t payloadDataLength)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b084      	sub	sp, #16
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	4613      	mov	r3, r2
 80039ec:	71fb      	strb	r3, [r7, #7]
	dataPacketRx->dataPacketRxStatus = INVALID_RX_DATA_PACKET;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2200      	movs	r2, #0
 80039f2:	f883 2076 	strb.w	r2, [r3, #118]	; 0x76
	memcpy(dataPacketRx->payloadData, payloadData, payloadDataLength);
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	3304      	adds	r3, #4
 80039fa:	79fa      	ldrb	r2, [r7, #7]
 80039fc:	68b9      	ldr	r1, [r7, #8]
 80039fe:	4618      	mov	r0, r3
 8003a00:	f004 f822 	bl	8007a48 <memcpy>
	dataPacketRx->payloadDataLength = payloadDataLength;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	79fa      	ldrb	r2, [r7, #7]
 8003a08:	70da      	strb	r2, [r3, #3]
}
 8003a0a:	bf00      	nop
 8003a0c:	3710      	adds	r7, #16
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}

08003a12 <dataPacketRxGetPayloadData>:

uint8_t *dataPacketRxGetPayloadData(DataPacketRx *dataPacketRx)
{
 8003a12:	b480      	push	{r7}
 8003a14:	b083      	sub	sp, #12
 8003a16:	af00      	add	r7, sp, #0
 8003a18:	6078      	str	r0, [r7, #4]
	return dataPacketRx->payloadData;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	3304      	adds	r3, #4
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	370c      	adds	r7, #12
 8003a22:	46bd      	mov	sp, r7
 8003a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a28:	4770      	bx	lr

08003a2a <dataPacketRxGetPayloadDataLength>:

uint8_t dataPacketRxGetPayloadDataLength(DataPacketRx *dataPacketRx)
{
 8003a2a:	b480      	push	{r7}
 8003a2c:	b083      	sub	sp, #12
 8003a2e:	af00      	add	r7, sp, #0
 8003a30:	6078      	str	r0, [r7, #4]
	return dataPacketRx->payloadDataLength;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	78db      	ldrb	r3, [r3, #3]
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	370c      	adds	r7, #12
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr

08003a42 <dataPacketRxGetDataPacketStatus>:
{
	return dataPacketRx->dataPacketLength;
}

DataPacketRxStatus dataPacketRxGetDataPacketStatus(DataPacketRx *dataPacketRx)
{
 8003a42:	b480      	push	{r7}
 8003a44:	b083      	sub	sp, #12
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	6078      	str	r0, [r7, #4]
	return dataPacketRx->dataPacketRxStatus;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	f893 3076 	ldrb.w	r3, [r3, #118]	; 0x76
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <dataPacketTxInit>:
 */

#include "dataPacketTx.h"

void dataPacketTxInit(DataPacketTx *dataPacketTx, uint8_t start_1, uint8_t start_2)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b082      	sub	sp, #8
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	460b      	mov	r3, r1
 8003a66:	70fb      	strb	r3, [r7, #3]
 8003a68:	4613      	mov	r3, r2
 8003a6a:	70bb      	strb	r3, [r7, #2]
	dataPacketTx->start_1 = start_1;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	78fa      	ldrb	r2, [r7, #3]
 8003a70:	701a      	strb	r2, [r3, #0]
	dataPacketTx->start_2 = start_2;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	78ba      	ldrb	r2, [r7, #2]
 8003a76:	705a      	strb	r2, [r3, #1]
	dataPacketTx->command = 0x00;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	709a      	strb	r2, [r3, #2]
	dataPacketTx->payloadDataLength = 0x00;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	70da      	strb	r2, [r3, #3]
	memset(dataPacketTx->payloadData, 0x00, QTY_PAYLOAD_TX_DATA_BYTES);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	3304      	adds	r3, #4
 8003a88:	2232      	movs	r2, #50	; 0x32
 8003a8a:	2100      	movs	r1, #0
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f003 ffe9 	bl	8007a64 <memset>
	dataPacketTx->crc8 = 0x00;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	memset(dataPacketTx->dataPacket, 0x00, QTY_PACKET_TX_BYTES);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	3337      	adds	r3, #55	; 0x37
 8003a9e:	2237      	movs	r2, #55	; 0x37
 8003aa0:	2100      	movs	r1, #0
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f003 ffde 	bl	8007a64 <memset>
	dataPacketTx->dataPacketLength = 0x00;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	dataPacketTx->dataPacketTxStatus = INVALID_TX_DATA_PACKET;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
}
 8003ab8:	bf00      	nop
 8003aba:	3708      	adds	r7, #8
 8003abc:	46bd      	mov	sp, r7
 8003abe:	bd80      	pop	{r7, pc}

08003ac0 <dataPacketTxMount>:

void dataPacketTxMount(DataPacketTx *dataPacketTx)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b082      	sub	sp, #8
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
	dataPacketTx->dataPacket[0] = dataPacketTx->start_1;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	781a      	ldrb	r2, [r3, #0]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	dataPacketTx->dataPacket[1] = dataPacketTx->start_2;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	785a      	ldrb	r2, [r3, #1]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	dataPacketTx->dataPacket[2] = dataPacketTx->command;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	789a      	ldrb	r2, [r3, #2]
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	dataPacketTx->dataPacket[3] = dataPacketTx->payloadDataLength;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	78da      	ldrb	r2, [r3, #3]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	memcpy(dataPacketTx->dataPacket + 4, dataPacketTx->payloadData, dataPacketTx->payloadDataLength);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	3337      	adds	r3, #55	; 0x37
 8003af4:	1d18      	adds	r0, r3, #4
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	1d19      	adds	r1, r3, #4
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	78db      	ldrb	r3, [r3, #3]
 8003afe:	461a      	mov	r2, r3
 8003b00:	f003 ffa2 	bl	8007a48 <memcpy>
	dataPacketTx->dataPacketLength = dataPacketTx->payloadDataLength + 4 + 1;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	78db      	ldrb	r3, [r3, #3]
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	3305      	adds	r3, #5
 8003b0c:	b29a      	uxth	r2, r3
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	dataPacketTx->crc8 = genCrc(dataPacketTx->dataPacket, dataPacketTx->dataPacketLength - 1);
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	f103 0237 	add.w	r2, r3, #55	; 0x37
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	f8b3 306e 	ldrh.w	r3, [r3, #110]	; 0x6e
 8003b20:	3b01      	subs	r3, #1
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	4619      	mov	r1, r3
 8003b26:	4610      	mov	r0, r2
 8003b28:	f7ff fd87 	bl	800363a <genCrc>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	461a      	mov	r2, r3
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	dataPacketTx->dataPacket[dataPacketTx->payloadDataLength + 4] = dataPacketTx->crc8;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	78db      	ldrb	r3, [r3, #3]
 8003b3a:	3304      	adds	r3, #4
 8003b3c:	687a      	ldr	r2, [r7, #4]
 8003b3e:	f892 1036 	ldrb.w	r1, [r2, #54]	; 0x36
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	4413      	add	r3, r2
 8003b46:	460a      	mov	r2, r1
 8003b48:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
	dataPacketTx->dataPacketTxStatus = VALID_TX_DATA_PACKET;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
}
 8003b54:	bf00      	nop
 8003b56:	3708      	adds	r7, #8
 8003b58:	46bd      	mov	sp, r7
 8003b5a:	bd80      	pop	{r7, pc}

08003b5c <dataPacketTxUartSend>:

void dataPacketTxUartSend(DataPacketTx *dataPacketTx, UART_HandleTypeDef huart)
{
 8003b5c:	b084      	sub	sp, #16
 8003b5e:	b580      	push	{r7, lr}
 8003b60:	b082      	sub	sp, #8
 8003b62:	af00      	add	r7, sp, #0
 8003b64:	6078      	str	r0, [r7, #4]
 8003b66:	f107 0014 	add.w	r0, r7, #20
 8003b6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	if (dataPacketTx->dataPacketTxStatus == VALID_TX_DATA_PACKET)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	d10b      	bne.n	8003b90 <dataPacketTxUartSend+0x34>
	{
		HAL_UART_Transmit(&huart, dataPacketTx->dataPacket, dataPacketTx->dataPacketLength, HAL_MAX_DELAY);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f103 0137 	add.w	r1, r3, #55	; 0x37
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	f8b3 206e 	ldrh.w	r2, [r3, #110]	; 0x6e
 8003b84:	f107 0014 	add.w	r0, r7, #20
 8003b88:	f04f 33ff 	mov.w	r3, #4294967295
 8003b8c:	f002 fb51 	bl	8006232 <HAL_UART_Transmit>
	}
}
 8003b90:	bf00      	nop
 8003b92:	3708      	adds	r7, #8
 8003b94:	46bd      	mov	sp, r7
 8003b96:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003b9a:	b004      	add	sp, #16
 8003b9c:	4770      	bx	lr

08003b9e <dataPacketTxClear>:

void dataPacketTxClear(DataPacketTx *dataPacketTx)
{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b082      	sub	sp, #8
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	6078      	str	r0, [r7, #4]
	dataPacketTx->dataPacketTxStatus = INVALID_TX_DATA_PACKET;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2200      	movs	r2, #0
 8003baa:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
	dataPacketTx->dataPacketLength = 0;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	dataPacketTx->crc8 = 0x00;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	dataPacketTx->command = 0x00;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	709a      	strb	r2, [r3, #2]
	memset(dataPacketTx->dataPacket, 0x00, QTY_PACKET_TX_BYTES);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	3337      	adds	r3, #55	; 0x37
 8003bc8:	2237      	movs	r2, #55	; 0x37
 8003bca:	2100      	movs	r1, #0
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f003 ff49 	bl	8007a64 <memset>
}
 8003bd2:	bf00      	nop
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}

08003bda <dataPacketTxPayloadDataClear>:

void dataPacketTxPayloadDataClear(DataPacketTx *dataPacketTx)
{
 8003bda:	b580      	push	{r7, lr}
 8003bdc:	b082      	sub	sp, #8
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	6078      	str	r0, [r7, #4]
	dataPacketTx->dataPacketTxStatus = INVALID_TX_DATA_PACKET;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2200      	movs	r2, #0
 8003be6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
	dataPacketTx->dataPacketLength = 0;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	f8a3 206e 	strh.w	r2, [r3, #110]	; 0x6e
	dataPacketTx->crc8 = 0x00;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
	dataPacketTx->command = 0x00;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	709a      	strb	r2, [r3, #2]
	memset(dataPacketTx->payloadData, 0x00, QTY_PAYLOAD_TX_DATA_BYTES);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	3304      	adds	r3, #4
 8003c04:	2232      	movs	r2, #50	; 0x32
 8003c06:	2100      	movs	r1, #0
 8003c08:	4618      	mov	r0, r3
 8003c0a:	f003 ff2b 	bl	8007a64 <memset>
}
 8003c0e:	bf00      	nop
 8003c10:	3708      	adds	r7, #8
 8003c12:	46bd      	mov	sp, r7
 8003c14:	bd80      	pop	{r7, pc}

08003c16 <dataPacketTxSetCommand>:

void dataPacketTxSetCommand(DataPacketTx *dataPacketTx, uint8_t command)
{
 8003c16:	b480      	push	{r7}
 8003c18:	b083      	sub	sp, #12
 8003c1a:	af00      	add	r7, sp, #0
 8003c1c:	6078      	str	r0, [r7, #4]
 8003c1e:	460b      	mov	r3, r1
 8003c20:	70fb      	strb	r3, [r7, #3]
	dataPacketTx->dataPacketTxStatus = INVALID_TX_DATA_PACKET;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

	if ((command < 0x01) || (command > 0xFE))
 8003c2a:	78fb      	ldrb	r3, [r7, #3]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d006      	beq.n	8003c3e <dataPacketTxSetCommand+0x28>
 8003c30:	78fb      	ldrb	r3, [r7, #3]
 8003c32:	2bff      	cmp	r3, #255	; 0xff
 8003c34:	d003      	beq.n	8003c3e <dataPacketTxSetCommand+0x28>
	{
		return;
	}

	dataPacketTx->command = command;
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	78fa      	ldrb	r2, [r7, #3]
 8003c3a:	709a      	strb	r2, [r3, #2]
 8003c3c:	e000      	b.n	8003c40 <dataPacketTxSetCommand+0x2a>
		return;
 8003c3e:	bf00      	nop
}
 8003c40:	370c      	adds	r7, #12
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr

08003c4a <dataPacketTxSetPayloadData>:
{
	return dataPacketTx->command;
}

void dataPacketTxSetPayloadData(DataPacketTx *dataPacketTx, uint8_t *payloadData, uint8_t payloadDataLength)
{
 8003c4a:	b580      	push	{r7, lr}
 8003c4c:	b084      	sub	sp, #16
 8003c4e:	af00      	add	r7, sp, #0
 8003c50:	60f8      	str	r0, [r7, #12]
 8003c52:	60b9      	str	r1, [r7, #8]
 8003c54:	4613      	mov	r3, r2
 8003c56:	71fb      	strb	r3, [r7, #7]
	dataPacketTx->dataPacketTxStatus = INVALID_TX_DATA_PACKET;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
	memcpy(dataPacketTx->payloadData, payloadData, payloadDataLength);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	3304      	adds	r3, #4
 8003c64:	79fa      	ldrb	r2, [r7, #7]
 8003c66:	68b9      	ldr	r1, [r7, #8]
 8003c68:	4618      	mov	r0, r3
 8003c6a:	f003 feed 	bl	8007a48 <memcpy>
	dataPacketTx->payloadDataLength = payloadDataLength;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	79fa      	ldrb	r2, [r7, #7]
 8003c72:	70da      	strb	r2, [r3, #3]
}
 8003c74:	bf00      	nop
 8003c76:	3710      	adds	r7, #16
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}

08003c7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c80:	4b0e      	ldr	r3, [pc, #56]	; (8003cbc <HAL_Init+0x40>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a0d      	ldr	r2, [pc, #52]	; (8003cbc <HAL_Init+0x40>)
 8003c86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c8c:	4b0b      	ldr	r3, [pc, #44]	; (8003cbc <HAL_Init+0x40>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a0a      	ldr	r2, [pc, #40]	; (8003cbc <HAL_Init+0x40>)
 8003c92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c98:	4b08      	ldr	r3, [pc, #32]	; (8003cbc <HAL_Init+0x40>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a07      	ldr	r2, [pc, #28]	; (8003cbc <HAL_Init+0x40>)
 8003c9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ca2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ca4:	2003      	movs	r0, #3
 8003ca6:	f000 fd3b 	bl	8004720 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003caa:	200f      	movs	r0, #15
 8003cac:	f000 f808 	bl	8003cc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003cb0:	f7ff faec 	bl	800328c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003cb4:	2300      	movs	r3, #0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	bd80      	pop	{r7, pc}
 8003cba:	bf00      	nop
 8003cbc:	40023c00 	.word	0x40023c00

08003cc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b082      	sub	sp, #8
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003cc8:	4b12      	ldr	r3, [pc, #72]	; (8003d14 <HAL_InitTick+0x54>)
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	4b12      	ldr	r3, [pc, #72]	; (8003d18 <HAL_InitTick+0x58>)
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	4619      	mov	r1, r3
 8003cd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003cd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8003cda:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f000 fd53 	bl	800478a <HAL_SYSTICK_Config>
 8003ce4:	4603      	mov	r3, r0
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d001      	beq.n	8003cee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e00e      	b.n	8003d0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2b0f      	cmp	r3, #15
 8003cf2:	d80a      	bhi.n	8003d0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	6879      	ldr	r1, [r7, #4]
 8003cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8003cfc:	f000 fd1b 	bl	8004736 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003d00:	4a06      	ldr	r2, [pc, #24]	; (8003d1c <HAL_InitTick+0x5c>)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003d06:	2300      	movs	r3, #0
 8003d08:	e000      	b.n	8003d0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3708      	adds	r7, #8
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	20000000 	.word	0x20000000
 8003d18:	20000008 	.word	0x20000008
 8003d1c:	20000004 	.word	0x20000004

08003d20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003d20:	b480      	push	{r7}
 8003d22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003d24:	4b06      	ldr	r3, [pc, #24]	; (8003d40 <HAL_IncTick+0x20>)
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	461a      	mov	r2, r3
 8003d2a:	4b06      	ldr	r3, [pc, #24]	; (8003d44 <HAL_IncTick+0x24>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4413      	add	r3, r2
 8003d30:	4a04      	ldr	r2, [pc, #16]	; (8003d44 <HAL_IncTick+0x24>)
 8003d32:	6013      	str	r3, [r2, #0]
}
 8003d34:	bf00      	nop
 8003d36:	46bd      	mov	sp, r7
 8003d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	20000008 	.word	0x20000008
 8003d44:	20000898 	.word	0x20000898

08003d48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	af00      	add	r7, sp, #0
  return uwTick;
 8003d4c:	4b03      	ldr	r3, [pc, #12]	; (8003d5c <HAL_GetTick+0x14>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr
 8003d5a:	bf00      	nop
 8003d5c:	20000898 	.word	0x20000898

08003d60 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d101      	bne.n	8003d76 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e033      	b.n	8003dde <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d109      	bne.n	8003d92 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f7ff faac 	bl	80032dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d96:	f003 0310 	and.w	r3, r3, #16
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d118      	bne.n	8003dd0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003da6:	f023 0302 	bic.w	r3, r3, #2
 8003daa:	f043 0202 	orr.w	r2, r3, #2
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 fae8 	bl	8004388 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dc2:	f023 0303 	bic.w	r3, r3, #3
 8003dc6:	f043 0201 	orr.w	r2, r3, #1
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	641a      	str	r2, [r3, #64]	; 0x40
 8003dce:	e001      	b.n	8003dd4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3710      	adds	r7, #16
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
	...

08003de8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8003df0:	2300      	movs	r3, #0
 8003df2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d101      	bne.n	8003e02 <HAL_ADC_Start+0x1a>
 8003dfe:	2302      	movs	r3, #2
 8003e00:	e0b2      	b.n	8003f68 <HAL_ADC_Start+0x180>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	2201      	movs	r2, #1
 8003e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	f003 0301 	and.w	r3, r3, #1
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d018      	beq.n	8003e4a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	689a      	ldr	r2, [r3, #8]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f042 0201 	orr.w	r2, r2, #1
 8003e26:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003e28:	4b52      	ldr	r3, [pc, #328]	; (8003f74 <HAL_ADC_Start+0x18c>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a52      	ldr	r2, [pc, #328]	; (8003f78 <HAL_ADC_Start+0x190>)
 8003e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e32:	0c9a      	lsrs	r2, r3, #18
 8003e34:	4613      	mov	r3, r2
 8003e36:	005b      	lsls	r3, r3, #1
 8003e38:	4413      	add	r3, r2
 8003e3a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003e3c:	e002      	b.n	8003e44 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	3b01      	subs	r3, #1
 8003e42:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d1f9      	bne.n	8003e3e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	f003 0301 	and.w	r3, r3, #1
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d17a      	bne.n	8003f4e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003e60:	f023 0301 	bic.w	r3, r3, #1
 8003e64:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d007      	beq.n	8003e8a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003e82:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e8e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e96:	d106      	bne.n	8003ea6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e9c:	f023 0206 	bic.w	r2, r3, #6
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	645a      	str	r2, [r3, #68]	; 0x44
 8003ea4:	e002      	b.n	8003eac <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2200      	movs	r2, #0
 8003eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003eb4:	4b31      	ldr	r3, [pc, #196]	; (8003f7c <HAL_ADC_Start+0x194>)
 8003eb6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003ec0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	f003 031f 	and.w	r3, r3, #31
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d12a      	bne.n	8003f24 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a2b      	ldr	r2, [pc, #172]	; (8003f80 <HAL_ADC_Start+0x198>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d015      	beq.n	8003f04 <HAL_ADC_Start+0x11c>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a29      	ldr	r2, [pc, #164]	; (8003f84 <HAL_ADC_Start+0x19c>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d105      	bne.n	8003eee <HAL_ADC_Start+0x106>
 8003ee2:	4b26      	ldr	r3, [pc, #152]	; (8003f7c <HAL_ADC_Start+0x194>)
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	f003 031f 	and.w	r3, r3, #31
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d00a      	beq.n	8003f04 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a25      	ldr	r2, [pc, #148]	; (8003f88 <HAL_ADC_Start+0x1a0>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d136      	bne.n	8003f66 <HAL_ADC_Start+0x17e>
 8003ef8:	4b20      	ldr	r3, [pc, #128]	; (8003f7c <HAL_ADC_Start+0x194>)
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f003 0310 	and.w	r3, r3, #16
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d130      	bne.n	8003f66 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d129      	bne.n	8003f66 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	689a      	ldr	r2, [r3, #8]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003f20:	609a      	str	r2, [r3, #8]
 8003f22:	e020      	b.n	8003f66 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a15      	ldr	r2, [pc, #84]	; (8003f80 <HAL_ADC_Start+0x198>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d11b      	bne.n	8003f66 <HAL_ADC_Start+0x17e>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d114      	bne.n	8003f66 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	689a      	ldr	r2, [r3, #8]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003f4a:	609a      	str	r2, [r3, #8]
 8003f4c:	e00b      	b.n	8003f66 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f52:	f043 0210 	orr.w	r2, r3, #16
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f5e:	f043 0201 	orr.w	r2, r3, #1
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003f66:	2300      	movs	r3, #0
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	3714      	adds	r7, #20
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr
 8003f74:	20000000 	.word	0x20000000
 8003f78:	431bde83 	.word	0x431bde83
 8003f7c:	40012300 	.word	0x40012300
 8003f80:	40012000 	.word	0x40012000
 8003f84:	40012100 	.word	0x40012100
 8003f88:	40012200 	.word	0x40012200

08003f8c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b083      	sub	sp, #12
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d101      	bne.n	8003fa2 <HAL_ADC_Stop+0x16>
 8003f9e:	2302      	movs	r3, #2
 8003fa0:	e021      	b.n	8003fe6 <HAL_ADC_Stop+0x5a>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	689a      	ldr	r2, [r3, #8]
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f022 0201 	bic.w	r2, r2, #1
 8003fb8:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f003 0301 	and.w	r3, r3, #1
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d109      	bne.n	8003fdc <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fcc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003fd0:	f023 0301 	bic.w	r3, r3, #1
 8003fd4:	f043 0201 	orr.w	r2, r3, #1
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	370c      	adds	r7, #12
 8003fea:	46bd      	mov	sp, r7
 8003fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff0:	4770      	bx	lr

08003ff2 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003ff2:	b580      	push	{r7, lr}
 8003ff4:	b084      	sub	sp, #16
 8003ff6:	af00      	add	r7, sp, #0
 8003ff8:	6078      	str	r0, [r7, #4]
 8003ffa:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	689b      	ldr	r3, [r3, #8]
 8004006:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800400a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800400e:	d113      	bne.n	8004038 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800401a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800401e:	d10b      	bne.n	8004038 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004024:	f043 0220 	orr.w	r2, r3, #32
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e063      	b.n	8004100 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8004038:	f7ff fe86 	bl	8003d48 <HAL_GetTick>
 800403c:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800403e:	e021      	b.n	8004084 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004046:	d01d      	beq.n	8004084 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d007      	beq.n	800405e <HAL_ADC_PollForConversion+0x6c>
 800404e:	f7ff fe7b 	bl	8003d48 <HAL_GetTick>
 8004052:	4602      	mov	r2, r0
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	1ad3      	subs	r3, r2, r3
 8004058:	683a      	ldr	r2, [r7, #0]
 800405a:	429a      	cmp	r2, r3
 800405c:	d212      	bcs.n	8004084 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0302 	and.w	r3, r3, #2
 8004068:	2b02      	cmp	r3, #2
 800406a:	d00b      	beq.n	8004084 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004070:	f043 0204 	orr.w	r2, r3, #4
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8004080:	2303      	movs	r3, #3
 8004082:	e03d      	b.n	8004100 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0302 	and.w	r3, r3, #2
 800408e:	2b02      	cmp	r3, #2
 8004090:	d1d6      	bne.n	8004040 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f06f 0212 	mvn.w	r2, #18
 800409a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	689b      	ldr	r3, [r3, #8]
 80040ae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d123      	bne.n	80040fe <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d11f      	bne.n	80040fe <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040c4:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d006      	beq.n	80040da <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d111      	bne.n	80040fe <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d105      	bne.n	80040fe <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f6:	f043 0201 	orr.w	r2, r3, #1
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80040fe:	2300      	movs	r3, #0
}
 8004100:	4618      	mov	r0, r3
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004116:	4618      	mov	r0, r3
 8004118:	370c      	adds	r7, #12
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
	...

08004124 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004124:	b480      	push	{r7}
 8004126:	b085      	sub	sp, #20
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800412e:	2300      	movs	r3, #0
 8004130:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004138:	2b01      	cmp	r3, #1
 800413a:	d101      	bne.n	8004140 <HAL_ADC_ConfigChannel+0x1c>
 800413c:	2302      	movs	r3, #2
 800413e:	e113      	b.n	8004368 <HAL_ADC_ConfigChannel+0x244>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2201      	movs	r2, #1
 8004144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2b09      	cmp	r3, #9
 800414e:	d925      	bls.n	800419c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	68d9      	ldr	r1, [r3, #12]
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	b29b      	uxth	r3, r3
 800415c:	461a      	mov	r2, r3
 800415e:	4613      	mov	r3, r2
 8004160:	005b      	lsls	r3, r3, #1
 8004162:	4413      	add	r3, r2
 8004164:	3b1e      	subs	r3, #30
 8004166:	2207      	movs	r2, #7
 8004168:	fa02 f303 	lsl.w	r3, r2, r3
 800416c:	43da      	mvns	r2, r3
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	400a      	ands	r2, r1
 8004174:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	68d9      	ldr	r1, [r3, #12]
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	689a      	ldr	r2, [r3, #8]
 8004180:	683b      	ldr	r3, [r7, #0]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	b29b      	uxth	r3, r3
 8004186:	4618      	mov	r0, r3
 8004188:	4603      	mov	r3, r0
 800418a:	005b      	lsls	r3, r3, #1
 800418c:	4403      	add	r3, r0
 800418e:	3b1e      	subs	r3, #30
 8004190:	409a      	lsls	r2, r3
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	430a      	orrs	r2, r1
 8004198:	60da      	str	r2, [r3, #12]
 800419a:	e022      	b.n	80041e2 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	6919      	ldr	r1, [r3, #16]
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	461a      	mov	r2, r3
 80041aa:	4613      	mov	r3, r2
 80041ac:	005b      	lsls	r3, r3, #1
 80041ae:	4413      	add	r3, r2
 80041b0:	2207      	movs	r2, #7
 80041b2:	fa02 f303 	lsl.w	r3, r2, r3
 80041b6:	43da      	mvns	r2, r3
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	400a      	ands	r2, r1
 80041be:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	6919      	ldr	r1, [r3, #16]
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	689a      	ldr	r2, [r3, #8]
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	b29b      	uxth	r3, r3
 80041d0:	4618      	mov	r0, r3
 80041d2:	4603      	mov	r3, r0
 80041d4:	005b      	lsls	r3, r3, #1
 80041d6:	4403      	add	r3, r0
 80041d8:	409a      	lsls	r2, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	430a      	orrs	r2, r1
 80041e0:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	2b06      	cmp	r3, #6
 80041e8:	d824      	bhi.n	8004234 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	685a      	ldr	r2, [r3, #4]
 80041f4:	4613      	mov	r3, r2
 80041f6:	009b      	lsls	r3, r3, #2
 80041f8:	4413      	add	r3, r2
 80041fa:	3b05      	subs	r3, #5
 80041fc:	221f      	movs	r2, #31
 80041fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004202:	43da      	mvns	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	400a      	ands	r2, r1
 800420a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	b29b      	uxth	r3, r3
 8004218:	4618      	mov	r0, r3
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	685a      	ldr	r2, [r3, #4]
 800421e:	4613      	mov	r3, r2
 8004220:	009b      	lsls	r3, r3, #2
 8004222:	4413      	add	r3, r2
 8004224:	3b05      	subs	r3, #5
 8004226:	fa00 f203 	lsl.w	r2, r0, r3
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	430a      	orrs	r2, r1
 8004230:	635a      	str	r2, [r3, #52]	; 0x34
 8004232:	e04c      	b.n	80042ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	685b      	ldr	r3, [r3, #4]
 8004238:	2b0c      	cmp	r3, #12
 800423a:	d824      	bhi.n	8004286 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	685a      	ldr	r2, [r3, #4]
 8004246:	4613      	mov	r3, r2
 8004248:	009b      	lsls	r3, r3, #2
 800424a:	4413      	add	r3, r2
 800424c:	3b23      	subs	r3, #35	; 0x23
 800424e:	221f      	movs	r2, #31
 8004250:	fa02 f303 	lsl.w	r3, r2, r3
 8004254:	43da      	mvns	r2, r3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	400a      	ands	r2, r1
 800425c:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	b29b      	uxth	r3, r3
 800426a:	4618      	mov	r0, r3
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	685a      	ldr	r2, [r3, #4]
 8004270:	4613      	mov	r3, r2
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	4413      	add	r3, r2
 8004276:	3b23      	subs	r3, #35	; 0x23
 8004278:	fa00 f203 	lsl.w	r2, r0, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	430a      	orrs	r2, r1
 8004282:	631a      	str	r2, [r3, #48]	; 0x30
 8004284:	e023      	b.n	80042ce <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	685a      	ldr	r2, [r3, #4]
 8004290:	4613      	mov	r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	4413      	add	r3, r2
 8004296:	3b41      	subs	r3, #65	; 0x41
 8004298:	221f      	movs	r2, #31
 800429a:	fa02 f303 	lsl.w	r3, r2, r3
 800429e:	43da      	mvns	r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	400a      	ands	r2, r1
 80042a6:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	b29b      	uxth	r3, r3
 80042b4:	4618      	mov	r0, r3
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	685a      	ldr	r2, [r3, #4]
 80042ba:	4613      	mov	r3, r2
 80042bc:	009b      	lsls	r3, r3, #2
 80042be:	4413      	add	r3, r2
 80042c0:	3b41      	subs	r3, #65	; 0x41
 80042c2:	fa00 f203 	lsl.w	r2, r0, r3
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	430a      	orrs	r2, r1
 80042cc:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80042ce:	4b29      	ldr	r3, [pc, #164]	; (8004374 <HAL_ADC_ConfigChannel+0x250>)
 80042d0:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a28      	ldr	r2, [pc, #160]	; (8004378 <HAL_ADC_ConfigChannel+0x254>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d10f      	bne.n	80042fc <HAL_ADC_ConfigChannel+0x1d8>
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	2b12      	cmp	r3, #18
 80042e2:	d10b      	bne.n	80042fc <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4a1d      	ldr	r2, [pc, #116]	; (8004378 <HAL_ADC_ConfigChannel+0x254>)
 8004302:	4293      	cmp	r3, r2
 8004304:	d12b      	bne.n	800435e <HAL_ADC_ConfigChannel+0x23a>
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	4a1c      	ldr	r2, [pc, #112]	; (800437c <HAL_ADC_ConfigChannel+0x258>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d003      	beq.n	8004318 <HAL_ADC_ConfigChannel+0x1f4>
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2b11      	cmp	r3, #17
 8004316:	d122      	bne.n	800435e <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	685b      	ldr	r3, [r3, #4]
 800431c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4a11      	ldr	r2, [pc, #68]	; (800437c <HAL_ADC_ConfigChannel+0x258>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d111      	bne.n	800435e <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800433a:	4b11      	ldr	r3, [pc, #68]	; (8004380 <HAL_ADC_ConfigChannel+0x25c>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	4a11      	ldr	r2, [pc, #68]	; (8004384 <HAL_ADC_ConfigChannel+0x260>)
 8004340:	fba2 2303 	umull	r2, r3, r2, r3
 8004344:	0c9a      	lsrs	r2, r3, #18
 8004346:	4613      	mov	r3, r2
 8004348:	009b      	lsls	r3, r3, #2
 800434a:	4413      	add	r3, r2
 800434c:	005b      	lsls	r3, r3, #1
 800434e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004350:	e002      	b.n	8004358 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	3b01      	subs	r3, #1
 8004356:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d1f9      	bne.n	8004352 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004366:	2300      	movs	r3, #0
}
 8004368:	4618      	mov	r0, r3
 800436a:	3714      	adds	r7, #20
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr
 8004374:	40012300 	.word	0x40012300
 8004378:	40012000 	.word	0x40012000
 800437c:	10000012 	.word	0x10000012
 8004380:	20000000 	.word	0x20000000
 8004384:	431bde83 	.word	0x431bde83

08004388 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004388:	b480      	push	{r7}
 800438a:	b085      	sub	sp, #20
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004390:	4b79      	ldr	r3, [pc, #484]	; (8004578 <ADC_Init+0x1f0>)
 8004392:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	685a      	ldr	r2, [r3, #4]
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	431a      	orrs	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	685a      	ldr	r2, [r3, #4]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80043bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	6859      	ldr	r1, [r3, #4]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	691b      	ldr	r3, [r3, #16]
 80043c8:	021a      	lsls	r2, r3, #8
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	430a      	orrs	r2, r1
 80043d0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	685a      	ldr	r2, [r3, #4]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80043e0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	6859      	ldr	r1, [r3, #4]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	689a      	ldr	r2, [r3, #8]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	430a      	orrs	r2, r1
 80043f2:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	689a      	ldr	r2, [r3, #8]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004402:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	6899      	ldr	r1, [r3, #8]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	68da      	ldr	r2, [r3, #12]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	430a      	orrs	r2, r1
 8004414:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800441a:	4a58      	ldr	r2, [pc, #352]	; (800457c <ADC_Init+0x1f4>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d022      	beq.n	8004466 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	689a      	ldr	r2, [r3, #8]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800442e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	6899      	ldr	r1, [r3, #8]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	430a      	orrs	r2, r1
 8004440:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	689a      	ldr	r2, [r3, #8]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004450:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	6899      	ldr	r1, [r3, #8]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	430a      	orrs	r2, r1
 8004462:	609a      	str	r2, [r3, #8]
 8004464:	e00f      	b.n	8004486 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	689a      	ldr	r2, [r3, #8]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004474:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	689a      	ldr	r2, [r3, #8]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004484:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	689a      	ldr	r2, [r3, #8]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f022 0202 	bic.w	r2, r2, #2
 8004494:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	6899      	ldr	r1, [r3, #8]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	7e1b      	ldrb	r3, [r3, #24]
 80044a0:	005a      	lsls	r2, r3, #1
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	430a      	orrs	r2, r1
 80044a8:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d01b      	beq.n	80044ec <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	685a      	ldr	r2, [r3, #4]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044c2:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	685a      	ldr	r2, [r3, #4]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80044d2:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	6859      	ldr	r1, [r3, #4]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044de:	3b01      	subs	r3, #1
 80044e0:	035a      	lsls	r2, r3, #13
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	430a      	orrs	r2, r1
 80044e8:	605a      	str	r2, [r3, #4]
 80044ea:	e007      	b.n	80044fc <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	685a      	ldr	r2, [r3, #4]
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80044fa:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800450a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	69db      	ldr	r3, [r3, #28]
 8004516:	3b01      	subs	r3, #1
 8004518:	051a      	lsls	r2, r3, #20
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	430a      	orrs	r2, r1
 8004520:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	689a      	ldr	r2, [r3, #8]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004530:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	6899      	ldr	r1, [r3, #8]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800453e:	025a      	lsls	r2, r3, #9
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	430a      	orrs	r2, r1
 8004546:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	689a      	ldr	r2, [r3, #8]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004556:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	6899      	ldr	r1, [r3, #8]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	029a      	lsls	r2, r3, #10
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	430a      	orrs	r2, r1
 800456a:	609a      	str	r2, [r3, #8]
}
 800456c:	bf00      	nop
 800456e:	3714      	adds	r7, #20
 8004570:	46bd      	mov	sp, r7
 8004572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004576:	4770      	bx	lr
 8004578:	40012300 	.word	0x40012300
 800457c:	0f000001 	.word	0x0f000001

08004580 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004580:	b480      	push	{r7}
 8004582:	b085      	sub	sp, #20
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f003 0307 	and.w	r3, r3, #7
 800458e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004590:	4b0c      	ldr	r3, [pc, #48]	; (80045c4 <__NVIC_SetPriorityGrouping+0x44>)
 8004592:	68db      	ldr	r3, [r3, #12]
 8004594:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004596:	68ba      	ldr	r2, [r7, #8]
 8004598:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800459c:	4013      	ands	r3, r2
 800459e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80045a4:	68bb      	ldr	r3, [r7, #8]
 80045a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80045a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80045ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80045b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80045b2:	4a04      	ldr	r2, [pc, #16]	; (80045c4 <__NVIC_SetPriorityGrouping+0x44>)
 80045b4:	68bb      	ldr	r3, [r7, #8]
 80045b6:	60d3      	str	r3, [r2, #12]
}
 80045b8:	bf00      	nop
 80045ba:	3714      	adds	r7, #20
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr
 80045c4:	e000ed00 	.word	0xe000ed00

080045c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80045c8:	b480      	push	{r7}
 80045ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80045cc:	4b04      	ldr	r3, [pc, #16]	; (80045e0 <__NVIC_GetPriorityGrouping+0x18>)
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	0a1b      	lsrs	r3, r3, #8
 80045d2:	f003 0307 	and.w	r3, r3, #7
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr
 80045e0:	e000ed00 	.word	0xe000ed00

080045e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	4603      	mov	r3, r0
 80045ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	db0b      	blt.n	800460e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045f6:	79fb      	ldrb	r3, [r7, #7]
 80045f8:	f003 021f 	and.w	r2, r3, #31
 80045fc:	4907      	ldr	r1, [pc, #28]	; (800461c <__NVIC_EnableIRQ+0x38>)
 80045fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004602:	095b      	lsrs	r3, r3, #5
 8004604:	2001      	movs	r0, #1
 8004606:	fa00 f202 	lsl.w	r2, r0, r2
 800460a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800460e:	bf00      	nop
 8004610:	370c      	adds	r7, #12
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	e000e100 	.word	0xe000e100

08004620 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
 8004626:	4603      	mov	r3, r0
 8004628:	6039      	str	r1, [r7, #0]
 800462a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800462c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004630:	2b00      	cmp	r3, #0
 8004632:	db0a      	blt.n	800464a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	b2da      	uxtb	r2, r3
 8004638:	490c      	ldr	r1, [pc, #48]	; (800466c <__NVIC_SetPriority+0x4c>)
 800463a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800463e:	0112      	lsls	r2, r2, #4
 8004640:	b2d2      	uxtb	r2, r2
 8004642:	440b      	add	r3, r1
 8004644:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004648:	e00a      	b.n	8004660 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	b2da      	uxtb	r2, r3
 800464e:	4908      	ldr	r1, [pc, #32]	; (8004670 <__NVIC_SetPriority+0x50>)
 8004650:	79fb      	ldrb	r3, [r7, #7]
 8004652:	f003 030f 	and.w	r3, r3, #15
 8004656:	3b04      	subs	r3, #4
 8004658:	0112      	lsls	r2, r2, #4
 800465a:	b2d2      	uxtb	r2, r2
 800465c:	440b      	add	r3, r1
 800465e:	761a      	strb	r2, [r3, #24]
}
 8004660:	bf00      	nop
 8004662:	370c      	adds	r7, #12
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr
 800466c:	e000e100 	.word	0xe000e100
 8004670:	e000ed00 	.word	0xe000ed00

08004674 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004674:	b480      	push	{r7}
 8004676:	b089      	sub	sp, #36	; 0x24
 8004678:	af00      	add	r7, sp, #0
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f003 0307 	and.w	r3, r3, #7
 8004686:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	f1c3 0307 	rsb	r3, r3, #7
 800468e:	2b04      	cmp	r3, #4
 8004690:	bf28      	it	cs
 8004692:	2304      	movcs	r3, #4
 8004694:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004696:	69fb      	ldr	r3, [r7, #28]
 8004698:	3304      	adds	r3, #4
 800469a:	2b06      	cmp	r3, #6
 800469c:	d902      	bls.n	80046a4 <NVIC_EncodePriority+0x30>
 800469e:	69fb      	ldr	r3, [r7, #28]
 80046a0:	3b03      	subs	r3, #3
 80046a2:	e000      	b.n	80046a6 <NVIC_EncodePriority+0x32>
 80046a4:	2300      	movs	r3, #0
 80046a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046a8:	f04f 32ff 	mov.w	r2, #4294967295
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	fa02 f303 	lsl.w	r3, r2, r3
 80046b2:	43da      	mvns	r2, r3
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	401a      	ands	r2, r3
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80046bc:	f04f 31ff 	mov.w	r1, #4294967295
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	fa01 f303 	lsl.w	r3, r1, r3
 80046c6:	43d9      	mvns	r1, r3
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046cc:	4313      	orrs	r3, r2
         );
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3724      	adds	r7, #36	; 0x24
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr
	...

080046dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	3b01      	subs	r3, #1
 80046e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046ec:	d301      	bcc.n	80046f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80046ee:	2301      	movs	r3, #1
 80046f0:	e00f      	b.n	8004712 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046f2:	4a0a      	ldr	r2, [pc, #40]	; (800471c <SysTick_Config+0x40>)
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	3b01      	subs	r3, #1
 80046f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80046fa:	210f      	movs	r1, #15
 80046fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004700:	f7ff ff8e 	bl	8004620 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004704:	4b05      	ldr	r3, [pc, #20]	; (800471c <SysTick_Config+0x40>)
 8004706:	2200      	movs	r2, #0
 8004708:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800470a:	4b04      	ldr	r3, [pc, #16]	; (800471c <SysTick_Config+0x40>)
 800470c:	2207      	movs	r2, #7
 800470e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004710:	2300      	movs	r3, #0
}
 8004712:	4618      	mov	r0, r3
 8004714:	3708      	adds	r7, #8
 8004716:	46bd      	mov	sp, r7
 8004718:	bd80      	pop	{r7, pc}
 800471a:	bf00      	nop
 800471c:	e000e010 	.word	0xe000e010

08004720 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b082      	sub	sp, #8
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	f7ff ff29 	bl	8004580 <__NVIC_SetPriorityGrouping>
}
 800472e:	bf00      	nop
 8004730:	3708      	adds	r7, #8
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}

08004736 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004736:	b580      	push	{r7, lr}
 8004738:	b086      	sub	sp, #24
 800473a:	af00      	add	r7, sp, #0
 800473c:	4603      	mov	r3, r0
 800473e:	60b9      	str	r1, [r7, #8]
 8004740:	607a      	str	r2, [r7, #4]
 8004742:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004744:	2300      	movs	r3, #0
 8004746:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004748:	f7ff ff3e 	bl	80045c8 <__NVIC_GetPriorityGrouping>
 800474c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	68b9      	ldr	r1, [r7, #8]
 8004752:	6978      	ldr	r0, [r7, #20]
 8004754:	f7ff ff8e 	bl	8004674 <NVIC_EncodePriority>
 8004758:	4602      	mov	r2, r0
 800475a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800475e:	4611      	mov	r1, r2
 8004760:	4618      	mov	r0, r3
 8004762:	f7ff ff5d 	bl	8004620 <__NVIC_SetPriority>
}
 8004766:	bf00      	nop
 8004768:	3718      	adds	r7, #24
 800476a:	46bd      	mov	sp, r7
 800476c:	bd80      	pop	{r7, pc}

0800476e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800476e:	b580      	push	{r7, lr}
 8004770:	b082      	sub	sp, #8
 8004772:	af00      	add	r7, sp, #0
 8004774:	4603      	mov	r3, r0
 8004776:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800477c:	4618      	mov	r0, r3
 800477e:	f7ff ff31 	bl	80045e4 <__NVIC_EnableIRQ>
}
 8004782:	bf00      	nop
 8004784:	3708      	adds	r7, #8
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}

0800478a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800478a:	b580      	push	{r7, lr}
 800478c:	b082      	sub	sp, #8
 800478e:	af00      	add	r7, sp, #0
 8004790:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f7ff ffa2 	bl	80046dc <SysTick_Config>
 8004798:	4603      	mov	r3, r0
}
 800479a:	4618      	mov	r0, r3
 800479c:	3708      	adds	r7, #8
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}

080047a2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80047a2:	b580      	push	{r7, lr}
 80047a4:	b082      	sub	sp, #8
 80047a6:	af00      	add	r7, sp, #0
 80047a8:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d101      	bne.n	80047b4 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80047b0:	2301      	movs	r3, #1
 80047b2:	e014      	b.n	80047de <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	791b      	ldrb	r3, [r3, #4]
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d105      	bne.n	80047ca <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2200      	movs	r2, #0
 80047c2:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f7fe fdcd 	bl	8003364 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2202      	movs	r2, #2
 80047ce:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2201      	movs	r2, #1
 80047da:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80047dc:	2300      	movs	r3, #0
}
 80047de:	4618      	mov	r0, r3
 80047e0:	3708      	adds	r7, #8
 80047e2:	46bd      	mov	sp, r7
 80047e4:	bd80      	pop	{r7, pc}

080047e6 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80047e6:	b480      	push	{r7}
 80047e8:	b083      	sub	sp, #12
 80047ea:	af00      	add	r7, sp, #0
 80047ec:	6078      	str	r0, [r7, #4]
 80047ee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	795b      	ldrb	r3, [r3, #5]
 80047f4:	2b01      	cmp	r3, #1
 80047f6:	d101      	bne.n	80047fc <HAL_DAC_Start+0x16>
 80047f8:	2302      	movs	r3, #2
 80047fa:	e040      	b.n	800487e <HAL_DAC_Start+0x98>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2201      	movs	r2, #1
 8004800:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2202      	movs	r2, #2
 8004806:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	6819      	ldr	r1, [r3, #0]
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	f003 0310 	and.w	r3, r3, #16
 8004814:	2201      	movs	r2, #1
 8004816:	409a      	lsls	r2, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	430a      	orrs	r2, r1
 800481e:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10f      	bne.n	8004846 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8004830:	2b3c      	cmp	r3, #60	; 0x3c
 8004832:	d11d      	bne.n	8004870 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	685a      	ldr	r2, [r3, #4]
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f042 0201 	orr.w	r2, r2, #1
 8004842:	605a      	str	r2, [r3, #4]
 8004844:	e014      	b.n	8004870 <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004850:	683b      	ldr	r3, [r7, #0]
 8004852:	f003 0310 	and.w	r3, r3, #16
 8004856:	213c      	movs	r1, #60	; 0x3c
 8004858:	fa01 f303 	lsl.w	r3, r1, r3
 800485c:	429a      	cmp	r2, r3
 800485e:	d107      	bne.n	8004870 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	685a      	ldr	r2, [r3, #4]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f042 0202 	orr.w	r2, r2, #2
 800486e:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2200      	movs	r2, #0
 800487a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	370c      	adds	r7, #12
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr

0800488a <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 800488a:	b480      	push	{r7}
 800488c:	b087      	sub	sp, #28
 800488e:	af00      	add	r7, sp, #0
 8004890:	60f8      	str	r0, [r7, #12]
 8004892:	60b9      	str	r1, [r7, #8]
 8004894:	607a      	str	r2, [r7, #4]
 8004896:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8004898:	2300      	movs	r3, #0
 800489a:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d105      	bne.n	80048b4 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80048a8:	697a      	ldr	r2, [r7, #20]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4413      	add	r3, r2
 80048ae:	3308      	adds	r3, #8
 80048b0:	617b      	str	r3, [r7, #20]
 80048b2:	e004      	b.n	80048be <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80048b4:	697a      	ldr	r2, [r7, #20]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	4413      	add	r3, r2
 80048ba:	3314      	adds	r3, #20
 80048bc:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	461a      	mov	r2, r3
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80048c6:	2300      	movs	r3, #0
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	371c      	adds	r7, #28
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr

080048d4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80048d4:	b480      	push	{r7}
 80048d6:	b087      	sub	sp, #28
 80048d8:	af00      	add	r7, sp, #0
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	60b9      	str	r1, [r7, #8]
 80048de:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	795b      	ldrb	r3, [r3, #5]
 80048e4:	2b01      	cmp	r3, #1
 80048e6:	d101      	bne.n	80048ec <HAL_DAC_ConfigChannel+0x18>
 80048e8:	2302      	movs	r3, #2
 80048ea:	e03c      	b.n	8004966 <HAL_DAC_ConfigChannel+0x92>
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	2201      	movs	r2, #1
 80048f0:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2202      	movs	r2, #2
 80048f6:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f003 0310 	and.w	r3, r3, #16
 8004906:	f640 72fe 	movw	r2, #4094	; 0xffe
 800490a:	fa02 f303 	lsl.w	r3, r2, r3
 800490e:	43db      	mvns	r3, r3
 8004910:	697a      	ldr	r2, [r7, #20]
 8004912:	4013      	ands	r3, r2
 8004914:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	68bb      	ldr	r3, [r7, #8]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	4313      	orrs	r3, r2
 8004920:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	f003 0310 	and.w	r3, r3, #16
 8004928:	693a      	ldr	r2, [r7, #16]
 800492a:	fa02 f303 	lsl.w	r3, r2, r3
 800492e:	697a      	ldr	r2, [r7, #20]
 8004930:	4313      	orrs	r3, r2
 8004932:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	697a      	ldr	r2, [r7, #20]
 800493a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	6819      	ldr	r1, [r3, #0]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f003 0310 	and.w	r3, r3, #16
 8004948:	22c0      	movs	r2, #192	; 0xc0
 800494a:	fa02 f303 	lsl.w	r3, r2, r3
 800494e:	43da      	mvns	r2, r3
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	400a      	ands	r2, r1
 8004956:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2201      	movs	r2, #1
 800495c:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2200      	movs	r2, #0
 8004962:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004964:	2300      	movs	r3, #0
}
 8004966:	4618      	mov	r0, r3
 8004968:	371c      	adds	r7, #28
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr

08004972 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004972:	b580      	push	{r7, lr}
 8004974:	b084      	sub	sp, #16
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800497e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004980:	f7ff f9e2 	bl	8003d48 <HAL_GetTick>
 8004984:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800498c:	b2db      	uxtb	r3, r3
 800498e:	2b02      	cmp	r3, #2
 8004990:	d008      	beq.n	80049a4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2280      	movs	r2, #128	; 0x80
 8004996:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80049a0:	2301      	movs	r3, #1
 80049a2:	e052      	b.n	8004a4a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681a      	ldr	r2, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f022 0216 	bic.w	r2, r2, #22
 80049b2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	695a      	ldr	r2, [r3, #20]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049c2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d103      	bne.n	80049d4 <HAL_DMA_Abort+0x62>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d007      	beq.n	80049e4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f022 0208 	bic.w	r2, r2, #8
 80049e2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f022 0201 	bic.w	r2, r2, #1
 80049f2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80049f4:	e013      	b.n	8004a1e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80049f6:	f7ff f9a7 	bl	8003d48 <HAL_GetTick>
 80049fa:	4602      	mov	r2, r0
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	1ad3      	subs	r3, r2, r3
 8004a00:	2b05      	cmp	r3, #5
 8004a02:	d90c      	bls.n	8004a1e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2220      	movs	r2, #32
 8004a08:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2203      	movs	r2, #3
 8004a0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e015      	b.n	8004a4a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 0301 	and.w	r3, r3, #1
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d1e4      	bne.n	80049f6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a30:	223f      	movs	r2, #63	; 0x3f
 8004a32:	409a      	lsls	r2, r3
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3710      	adds	r7, #16
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}

08004a52 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004a52:	b480      	push	{r7}
 8004a54:	b083      	sub	sp, #12
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a60:	b2db      	uxtb	r3, r3
 8004a62:	2b02      	cmp	r3, #2
 8004a64:	d004      	beq.n	8004a70 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2280      	movs	r2, #128	; 0x80
 8004a6a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e00c      	b.n	8004a8a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2205      	movs	r2, #5
 8004a74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f022 0201 	bic.w	r2, r2, #1
 8004a86:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004a88:	2300      	movs	r3, #0
}
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	370c      	adds	r7, #12
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a94:	4770      	bx	lr
	...

08004a98 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b089      	sub	sp, #36	; 0x24
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004aae:	2300      	movs	r3, #0
 8004ab0:	61fb      	str	r3, [r7, #28]
 8004ab2:	e165      	b.n	8004d80 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8004abc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	697a      	ldr	r2, [r7, #20]
 8004ac4:	4013      	ands	r3, r2
 8004ac6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	429a      	cmp	r2, r3
 8004ace:	f040 8154 	bne.w	8004d7a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	685b      	ldr	r3, [r3, #4]
 8004ad6:	f003 0303 	and.w	r3, r3, #3
 8004ada:	2b01      	cmp	r3, #1
 8004adc:	d005      	beq.n	8004aea <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d130      	bne.n	8004b4c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	005b      	lsls	r3, r3, #1
 8004af4:	2203      	movs	r2, #3
 8004af6:	fa02 f303 	lsl.w	r3, r2, r3
 8004afa:	43db      	mvns	r3, r3
 8004afc:	69ba      	ldr	r2, [r7, #24]
 8004afe:	4013      	ands	r3, r2
 8004b00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	68da      	ldr	r2, [r3, #12]
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	005b      	lsls	r3, r3, #1
 8004b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004b0e:	69ba      	ldr	r2, [r7, #24]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	69ba      	ldr	r2, [r7, #24]
 8004b18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b20:	2201      	movs	r2, #1
 8004b22:	69fb      	ldr	r3, [r7, #28]
 8004b24:	fa02 f303 	lsl.w	r3, r2, r3
 8004b28:	43db      	mvns	r3, r3
 8004b2a:	69ba      	ldr	r2, [r7, #24]
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	091b      	lsrs	r3, r3, #4
 8004b36:	f003 0201 	and.w	r2, r3, #1
 8004b3a:	69fb      	ldr	r3, [r7, #28]
 8004b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b40:	69ba      	ldr	r2, [r7, #24]
 8004b42:	4313      	orrs	r3, r2
 8004b44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	69ba      	ldr	r2, [r7, #24]
 8004b4a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	f003 0303 	and.w	r3, r3, #3
 8004b54:	2b03      	cmp	r3, #3
 8004b56:	d017      	beq.n	8004b88 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004b5e:	69fb      	ldr	r3, [r7, #28]
 8004b60:	005b      	lsls	r3, r3, #1
 8004b62:	2203      	movs	r2, #3
 8004b64:	fa02 f303 	lsl.w	r3, r2, r3
 8004b68:	43db      	mvns	r3, r3
 8004b6a:	69ba      	ldr	r2, [r7, #24]
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	689a      	ldr	r2, [r3, #8]
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	005b      	lsls	r3, r3, #1
 8004b78:	fa02 f303 	lsl.w	r3, r2, r3
 8004b7c:	69ba      	ldr	r2, [r7, #24]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	69ba      	ldr	r2, [r7, #24]
 8004b86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	f003 0303 	and.w	r3, r3, #3
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d123      	bne.n	8004bdc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	08da      	lsrs	r2, r3, #3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	3208      	adds	r2, #8
 8004b9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	f003 0307 	and.w	r3, r3, #7
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	220f      	movs	r2, #15
 8004bac:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb0:	43db      	mvns	r3, r3
 8004bb2:	69ba      	ldr	r2, [r7, #24]
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	691a      	ldr	r2, [r3, #16]
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	f003 0307 	and.w	r3, r3, #7
 8004bc2:	009b      	lsls	r3, r3, #2
 8004bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc8:	69ba      	ldr	r2, [r7, #24]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	08da      	lsrs	r2, r3, #3
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	3208      	adds	r2, #8
 8004bd6:	69b9      	ldr	r1, [r7, #24]
 8004bd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004be2:	69fb      	ldr	r3, [r7, #28]
 8004be4:	005b      	lsls	r3, r3, #1
 8004be6:	2203      	movs	r2, #3
 8004be8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bec:	43db      	mvns	r3, r3
 8004bee:	69ba      	ldr	r2, [r7, #24]
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	f003 0203 	and.w	r2, r3, #3
 8004bfc:	69fb      	ldr	r3, [r7, #28]
 8004bfe:	005b      	lsls	r3, r3, #1
 8004c00:	fa02 f303 	lsl.w	r3, r2, r3
 8004c04:	69ba      	ldr	r2, [r7, #24]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	69ba      	ldr	r2, [r7, #24]
 8004c0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	685b      	ldr	r3, [r3, #4]
 8004c14:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	f000 80ae 	beq.w	8004d7a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004c1e:	2300      	movs	r3, #0
 8004c20:	60fb      	str	r3, [r7, #12]
 8004c22:	4b5d      	ldr	r3, [pc, #372]	; (8004d98 <HAL_GPIO_Init+0x300>)
 8004c24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c26:	4a5c      	ldr	r2, [pc, #368]	; (8004d98 <HAL_GPIO_Init+0x300>)
 8004c28:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c2c:	6453      	str	r3, [r2, #68]	; 0x44
 8004c2e:	4b5a      	ldr	r3, [pc, #360]	; (8004d98 <HAL_GPIO_Init+0x300>)
 8004c30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c36:	60fb      	str	r3, [r7, #12]
 8004c38:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004c3a:	4a58      	ldr	r2, [pc, #352]	; (8004d9c <HAL_GPIO_Init+0x304>)
 8004c3c:	69fb      	ldr	r3, [r7, #28]
 8004c3e:	089b      	lsrs	r3, r3, #2
 8004c40:	3302      	adds	r3, #2
 8004c42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004c48:	69fb      	ldr	r3, [r7, #28]
 8004c4a:	f003 0303 	and.w	r3, r3, #3
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	220f      	movs	r2, #15
 8004c52:	fa02 f303 	lsl.w	r3, r2, r3
 8004c56:	43db      	mvns	r3, r3
 8004c58:	69ba      	ldr	r2, [r7, #24]
 8004c5a:	4013      	ands	r3, r2
 8004c5c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	4a4f      	ldr	r2, [pc, #316]	; (8004da0 <HAL_GPIO_Init+0x308>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d025      	beq.n	8004cb2 <HAL_GPIO_Init+0x21a>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	4a4e      	ldr	r2, [pc, #312]	; (8004da4 <HAL_GPIO_Init+0x30c>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d01f      	beq.n	8004cae <HAL_GPIO_Init+0x216>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	4a4d      	ldr	r2, [pc, #308]	; (8004da8 <HAL_GPIO_Init+0x310>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d019      	beq.n	8004caa <HAL_GPIO_Init+0x212>
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	4a4c      	ldr	r2, [pc, #304]	; (8004dac <HAL_GPIO_Init+0x314>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d013      	beq.n	8004ca6 <HAL_GPIO_Init+0x20e>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a4b      	ldr	r2, [pc, #300]	; (8004db0 <HAL_GPIO_Init+0x318>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d00d      	beq.n	8004ca2 <HAL_GPIO_Init+0x20a>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a4a      	ldr	r2, [pc, #296]	; (8004db4 <HAL_GPIO_Init+0x31c>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d007      	beq.n	8004c9e <HAL_GPIO_Init+0x206>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	4a49      	ldr	r2, [pc, #292]	; (8004db8 <HAL_GPIO_Init+0x320>)
 8004c92:	4293      	cmp	r3, r2
 8004c94:	d101      	bne.n	8004c9a <HAL_GPIO_Init+0x202>
 8004c96:	2306      	movs	r3, #6
 8004c98:	e00c      	b.n	8004cb4 <HAL_GPIO_Init+0x21c>
 8004c9a:	2307      	movs	r3, #7
 8004c9c:	e00a      	b.n	8004cb4 <HAL_GPIO_Init+0x21c>
 8004c9e:	2305      	movs	r3, #5
 8004ca0:	e008      	b.n	8004cb4 <HAL_GPIO_Init+0x21c>
 8004ca2:	2304      	movs	r3, #4
 8004ca4:	e006      	b.n	8004cb4 <HAL_GPIO_Init+0x21c>
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	e004      	b.n	8004cb4 <HAL_GPIO_Init+0x21c>
 8004caa:	2302      	movs	r3, #2
 8004cac:	e002      	b.n	8004cb4 <HAL_GPIO_Init+0x21c>
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e000      	b.n	8004cb4 <HAL_GPIO_Init+0x21c>
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	69fa      	ldr	r2, [r7, #28]
 8004cb6:	f002 0203 	and.w	r2, r2, #3
 8004cba:	0092      	lsls	r2, r2, #2
 8004cbc:	4093      	lsls	r3, r2
 8004cbe:	69ba      	ldr	r2, [r7, #24]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004cc4:	4935      	ldr	r1, [pc, #212]	; (8004d9c <HAL_GPIO_Init+0x304>)
 8004cc6:	69fb      	ldr	r3, [r7, #28]
 8004cc8:	089b      	lsrs	r3, r3, #2
 8004cca:	3302      	adds	r3, #2
 8004ccc:	69ba      	ldr	r2, [r7, #24]
 8004cce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004cd2:	4b3a      	ldr	r3, [pc, #232]	; (8004dbc <HAL_GPIO_Init+0x324>)
 8004cd4:	689b      	ldr	r3, [r3, #8]
 8004cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	43db      	mvns	r3, r3
 8004cdc:	69ba      	ldr	r2, [r7, #24]
 8004cde:	4013      	ands	r3, r2
 8004ce0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ce2:	683b      	ldr	r3, [r7, #0]
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d003      	beq.n	8004cf6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8004cee:	69ba      	ldr	r2, [r7, #24]
 8004cf0:	693b      	ldr	r3, [r7, #16]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004cf6:	4a31      	ldr	r2, [pc, #196]	; (8004dbc <HAL_GPIO_Init+0x324>)
 8004cf8:	69bb      	ldr	r3, [r7, #24]
 8004cfa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004cfc:	4b2f      	ldr	r3, [pc, #188]	; (8004dbc <HAL_GPIO_Init+0x324>)
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d02:	693b      	ldr	r3, [r7, #16]
 8004d04:	43db      	mvns	r3, r3
 8004d06:	69ba      	ldr	r2, [r7, #24]
 8004d08:	4013      	ands	r3, r2
 8004d0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d003      	beq.n	8004d20 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8004d18:	69ba      	ldr	r2, [r7, #24]
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004d20:	4a26      	ldr	r2, [pc, #152]	; (8004dbc <HAL_GPIO_Init+0x324>)
 8004d22:	69bb      	ldr	r3, [r7, #24]
 8004d24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004d26:	4b25      	ldr	r3, [pc, #148]	; (8004dbc <HAL_GPIO_Init+0x324>)
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	43db      	mvns	r3, r3
 8004d30:	69ba      	ldr	r2, [r7, #24]
 8004d32:	4013      	ands	r3, r2
 8004d34:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d003      	beq.n	8004d4a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8004d42:	69ba      	ldr	r2, [r7, #24]
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	4313      	orrs	r3, r2
 8004d48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004d4a:	4a1c      	ldr	r2, [pc, #112]	; (8004dbc <HAL_GPIO_Init+0x324>)
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004d50:	4b1a      	ldr	r3, [pc, #104]	; (8004dbc <HAL_GPIO_Init+0x324>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	43db      	mvns	r3, r3
 8004d5a:	69ba      	ldr	r2, [r7, #24]
 8004d5c:	4013      	ands	r3, r2
 8004d5e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	685b      	ldr	r3, [r3, #4]
 8004d64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d003      	beq.n	8004d74 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004d6c:	69ba      	ldr	r2, [r7, #24]
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	4313      	orrs	r3, r2
 8004d72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004d74:	4a11      	ldr	r2, [pc, #68]	; (8004dbc <HAL_GPIO_Init+0x324>)
 8004d76:	69bb      	ldr	r3, [r7, #24]
 8004d78:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	3301      	adds	r3, #1
 8004d7e:	61fb      	str	r3, [r7, #28]
 8004d80:	69fb      	ldr	r3, [r7, #28]
 8004d82:	2b0f      	cmp	r3, #15
 8004d84:	f67f ae96 	bls.w	8004ab4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004d88:	bf00      	nop
 8004d8a:	bf00      	nop
 8004d8c:	3724      	adds	r7, #36	; 0x24
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr
 8004d96:	bf00      	nop
 8004d98:	40023800 	.word	0x40023800
 8004d9c:	40013800 	.word	0x40013800
 8004da0:	40020000 	.word	0x40020000
 8004da4:	40020400 	.word	0x40020400
 8004da8:	40020800 	.word	0x40020800
 8004dac:	40020c00 	.word	0x40020c00
 8004db0:	40021000 	.word	0x40021000
 8004db4:	40021400 	.word	0x40021400
 8004db8:	40021800 	.word	0x40021800
 8004dbc:	40013c00 	.word	0x40013c00

08004dc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	460b      	mov	r3, r1
 8004dca:	807b      	strh	r3, [r7, #2]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004dd0:	787b      	ldrb	r3, [r7, #1]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d003      	beq.n	8004dde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004dd6:	887a      	ldrh	r2, [r7, #2]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ddc:	e003      	b.n	8004de6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004dde:	887b      	ldrh	r3, [r7, #2]
 8004de0:	041a      	lsls	r2, r3, #16
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	619a      	str	r2, [r3, #24]
}
 8004de6:	bf00      	nop
 8004de8:	370c      	adds	r7, #12
 8004dea:	46bd      	mov	sp, r7
 8004dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df0:	4770      	bx	lr

08004df2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004df2:	b480      	push	{r7}
 8004df4:	b085      	sub	sp, #20
 8004df6:	af00      	add	r7, sp, #0
 8004df8:	6078      	str	r0, [r7, #4]
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	695b      	ldr	r3, [r3, #20]
 8004e02:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004e04:	887a      	ldrh	r2, [r7, #2]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	4013      	ands	r3, r2
 8004e0a:	041a      	lsls	r2, r3, #16
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	43d9      	mvns	r1, r3
 8004e10:	887b      	ldrh	r3, [r7, #2]
 8004e12:	400b      	ands	r3, r1
 8004e14:	431a      	orrs	r2, r3
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	619a      	str	r2, [r3, #24]
}
 8004e1a:	bf00      	nop
 8004e1c:	3714      	adds	r7, #20
 8004e1e:	46bd      	mov	sp, r7
 8004e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e24:	4770      	bx	lr
	...

08004e28 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	b082      	sub	sp, #8
 8004e2c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004e32:	2300      	movs	r3, #0
 8004e34:	603b      	str	r3, [r7, #0]
 8004e36:	4b20      	ldr	r3, [pc, #128]	; (8004eb8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3a:	4a1f      	ldr	r2, [pc, #124]	; (8004eb8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004e3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e40:	6413      	str	r3, [r2, #64]	; 0x40
 8004e42:	4b1d      	ldr	r3, [pc, #116]	; (8004eb8 <HAL_PWREx_EnableOverDrive+0x90>)
 8004e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e4a:	603b      	str	r3, [r7, #0]
 8004e4c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004e4e:	4b1b      	ldr	r3, [pc, #108]	; (8004ebc <HAL_PWREx_EnableOverDrive+0x94>)
 8004e50:	2201      	movs	r2, #1
 8004e52:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004e54:	f7fe ff78 	bl	8003d48 <HAL_GetTick>
 8004e58:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004e5a:	e009      	b.n	8004e70 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004e5c:	f7fe ff74 	bl	8003d48 <HAL_GetTick>
 8004e60:	4602      	mov	r2, r0
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	1ad3      	subs	r3, r2, r3
 8004e66:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e6a:	d901      	bls.n	8004e70 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004e6c:	2303      	movs	r3, #3
 8004e6e:	e01f      	b.n	8004eb0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004e70:	4b13      	ldr	r3, [pc, #76]	; (8004ec0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e7c:	d1ee      	bne.n	8004e5c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004e7e:	4b11      	ldr	r3, [pc, #68]	; (8004ec4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004e80:	2201      	movs	r2, #1
 8004e82:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004e84:	f7fe ff60 	bl	8003d48 <HAL_GetTick>
 8004e88:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004e8a:	e009      	b.n	8004ea0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004e8c:	f7fe ff5c 	bl	8003d48 <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004e9a:	d901      	bls.n	8004ea0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	e007      	b.n	8004eb0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004ea0:	4b07      	ldr	r3, [pc, #28]	; (8004ec0 <HAL_PWREx_EnableOverDrive+0x98>)
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ea8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004eac:	d1ee      	bne.n	8004e8c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3708      	adds	r7, #8
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}
 8004eb8:	40023800 	.word	0x40023800
 8004ebc:	420e0040 	.word	0x420e0040
 8004ec0:	40007000 	.word	0x40007000
 8004ec4:	420e0044 	.word	0x420e0044

08004ec8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d101      	bne.n	8004edc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e0cc      	b.n	8005076 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004edc:	4b68      	ldr	r3, [pc, #416]	; (8005080 <HAL_RCC_ClockConfig+0x1b8>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 030f 	and.w	r3, r3, #15
 8004ee4:	683a      	ldr	r2, [r7, #0]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d90c      	bls.n	8004f04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eea:	4b65      	ldr	r3, [pc, #404]	; (8005080 <HAL_RCC_ClockConfig+0x1b8>)
 8004eec:	683a      	ldr	r2, [r7, #0]
 8004eee:	b2d2      	uxtb	r2, r2
 8004ef0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ef2:	4b63      	ldr	r3, [pc, #396]	; (8005080 <HAL_RCC_ClockConfig+0x1b8>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 030f 	and.w	r3, r3, #15
 8004efa:	683a      	ldr	r2, [r7, #0]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d001      	beq.n	8004f04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e0b8      	b.n	8005076 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0302 	and.w	r3, r3, #2
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d020      	beq.n	8004f52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0304 	and.w	r3, r3, #4
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d005      	beq.n	8004f28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f1c:	4b59      	ldr	r3, [pc, #356]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	4a58      	ldr	r2, [pc, #352]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f26:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0308 	and.w	r3, r3, #8
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d005      	beq.n	8004f40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f34:	4b53      	ldr	r3, [pc, #332]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	4a52      	ldr	r2, [pc, #328]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f40:	4b50      	ldr	r3, [pc, #320]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	494d      	ldr	r1, [pc, #308]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0301 	and.w	r3, r3, #1
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d044      	beq.n	8004fe8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d107      	bne.n	8004f76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f66:	4b47      	ldr	r3, [pc, #284]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d119      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e07f      	b.n	8005076 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	d003      	beq.n	8004f86 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f82:	2b03      	cmp	r3, #3
 8004f84:	d107      	bne.n	8004f96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f86:	4b3f      	ldr	r3, [pc, #252]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d109      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e06f      	b.n	8005076 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f96:	4b3b      	ldr	r3, [pc, #236]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 0302 	and.w	r3, r3, #2
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d101      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e067      	b.n	8005076 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fa6:	4b37      	ldr	r3, [pc, #220]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	f023 0203 	bic.w	r2, r3, #3
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	4934      	ldr	r1, [pc, #208]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fb8:	f7fe fec6 	bl	8003d48 <HAL_GetTick>
 8004fbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fbe:	e00a      	b.n	8004fd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fc0:	f7fe fec2 	bl	8003d48 <HAL_GetTick>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d901      	bls.n	8004fd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fd2:	2303      	movs	r3, #3
 8004fd4:	e04f      	b.n	8005076 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fd6:	4b2b      	ldr	r3, [pc, #172]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f003 020c 	and.w	r2, r3, #12
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d1eb      	bne.n	8004fc0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fe8:	4b25      	ldr	r3, [pc, #148]	; (8005080 <HAL_RCC_ClockConfig+0x1b8>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 030f 	and.w	r3, r3, #15
 8004ff0:	683a      	ldr	r2, [r7, #0]
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	d20c      	bcs.n	8005010 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ff6:	4b22      	ldr	r3, [pc, #136]	; (8005080 <HAL_RCC_ClockConfig+0x1b8>)
 8004ff8:	683a      	ldr	r2, [r7, #0]
 8004ffa:	b2d2      	uxtb	r2, r2
 8004ffc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ffe:	4b20      	ldr	r3, [pc, #128]	; (8005080 <HAL_RCC_ClockConfig+0x1b8>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f003 030f 	and.w	r3, r3, #15
 8005006:	683a      	ldr	r2, [r7, #0]
 8005008:	429a      	cmp	r2, r3
 800500a:	d001      	beq.n	8005010 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e032      	b.n	8005076 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0304 	and.w	r3, r3, #4
 8005018:	2b00      	cmp	r3, #0
 800501a:	d008      	beq.n	800502e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800501c:	4b19      	ldr	r3, [pc, #100]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	4916      	ldr	r1, [pc, #88]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 800502a:	4313      	orrs	r3, r2
 800502c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0308 	and.w	r3, r3, #8
 8005036:	2b00      	cmp	r3, #0
 8005038:	d009      	beq.n	800504e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800503a:	4b12      	ldr	r3, [pc, #72]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	00db      	lsls	r3, r3, #3
 8005048:	490e      	ldr	r1, [pc, #56]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 800504a:	4313      	orrs	r3, r2
 800504c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800504e:	f000 f855 	bl	80050fc <HAL_RCC_GetSysClockFreq>
 8005052:	4602      	mov	r2, r0
 8005054:	4b0b      	ldr	r3, [pc, #44]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	091b      	lsrs	r3, r3, #4
 800505a:	f003 030f 	and.w	r3, r3, #15
 800505e:	490a      	ldr	r1, [pc, #40]	; (8005088 <HAL_RCC_ClockConfig+0x1c0>)
 8005060:	5ccb      	ldrb	r3, [r1, r3]
 8005062:	fa22 f303 	lsr.w	r3, r2, r3
 8005066:	4a09      	ldr	r2, [pc, #36]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8005068:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800506a:	4b09      	ldr	r3, [pc, #36]	; (8005090 <HAL_RCC_ClockConfig+0x1c8>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4618      	mov	r0, r3
 8005070:	f7fe fe26 	bl	8003cc0 <HAL_InitTick>

  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3710      	adds	r7, #16
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
 800507e:	bf00      	nop
 8005080:	40023c00 	.word	0x40023c00
 8005084:	40023800 	.word	0x40023800
 8005088:	08007a8c 	.word	0x08007a8c
 800508c:	20000000 	.word	0x20000000
 8005090:	20000004 	.word	0x20000004

08005094 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005094:	b480      	push	{r7}
 8005096:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005098:	4b03      	ldr	r3, [pc, #12]	; (80050a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800509a:	681b      	ldr	r3, [r3, #0]
}
 800509c:	4618      	mov	r0, r3
 800509e:	46bd      	mov	sp, r7
 80050a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	20000000 	.word	0x20000000

080050ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80050b0:	f7ff fff0 	bl	8005094 <HAL_RCC_GetHCLKFreq>
 80050b4:	4602      	mov	r2, r0
 80050b6:	4b05      	ldr	r3, [pc, #20]	; (80050cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	0a9b      	lsrs	r3, r3, #10
 80050bc:	f003 0307 	and.w	r3, r3, #7
 80050c0:	4903      	ldr	r1, [pc, #12]	; (80050d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80050c2:	5ccb      	ldrb	r3, [r1, r3]
 80050c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	bd80      	pop	{r7, pc}
 80050cc:	40023800 	.word	0x40023800
 80050d0:	08007a9c 	.word	0x08007a9c

080050d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80050d8:	f7ff ffdc 	bl	8005094 <HAL_RCC_GetHCLKFreq>
 80050dc:	4602      	mov	r2, r0
 80050de:	4b05      	ldr	r3, [pc, #20]	; (80050f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80050e0:	689b      	ldr	r3, [r3, #8]
 80050e2:	0b5b      	lsrs	r3, r3, #13
 80050e4:	f003 0307 	and.w	r3, r3, #7
 80050e8:	4903      	ldr	r1, [pc, #12]	; (80050f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80050ea:	5ccb      	ldrb	r3, [r1, r3]
 80050ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80050f0:	4618      	mov	r0, r3
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	40023800 	.word	0x40023800
 80050f8:	08007a9c 	.word	0x08007a9c

080050fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80050fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005100:	b0a6      	sub	sp, #152	; 0x98
 8005102:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005104:	2300      	movs	r3, #0
 8005106:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 800510a:	2300      	movs	r3, #0
 800510c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 8005110:	2300      	movs	r3, #0
 8005112:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 8005116:	2300      	movs	r3, #0
 8005118:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 800511c:	2300      	movs	r3, #0
 800511e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005122:	4bc8      	ldr	r3, [pc, #800]	; (8005444 <HAL_RCC_GetSysClockFreq+0x348>)
 8005124:	689b      	ldr	r3, [r3, #8]
 8005126:	f003 030c 	and.w	r3, r3, #12
 800512a:	2b0c      	cmp	r3, #12
 800512c:	f200 817e 	bhi.w	800542c <HAL_RCC_GetSysClockFreq+0x330>
 8005130:	a201      	add	r2, pc, #4	; (adr r2, 8005138 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005132:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005136:	bf00      	nop
 8005138:	0800516d 	.word	0x0800516d
 800513c:	0800542d 	.word	0x0800542d
 8005140:	0800542d 	.word	0x0800542d
 8005144:	0800542d 	.word	0x0800542d
 8005148:	08005175 	.word	0x08005175
 800514c:	0800542d 	.word	0x0800542d
 8005150:	0800542d 	.word	0x0800542d
 8005154:	0800542d 	.word	0x0800542d
 8005158:	0800517d 	.word	0x0800517d
 800515c:	0800542d 	.word	0x0800542d
 8005160:	0800542d 	.word	0x0800542d
 8005164:	0800542d 	.word	0x0800542d
 8005168:	080052e7 	.word	0x080052e7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800516c:	4bb6      	ldr	r3, [pc, #728]	; (8005448 <HAL_RCC_GetSysClockFreq+0x34c>)
 800516e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 8005172:	e15f      	b.n	8005434 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005174:	4bb5      	ldr	r3, [pc, #724]	; (800544c <HAL_RCC_GetSysClockFreq+0x350>)
 8005176:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800517a:	e15b      	b.n	8005434 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800517c:	4bb1      	ldr	r3, [pc, #708]	; (8005444 <HAL_RCC_GetSysClockFreq+0x348>)
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005184:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005188:	4bae      	ldr	r3, [pc, #696]	; (8005444 <HAL_RCC_GetSysClockFreq+0x348>)
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005190:	2b00      	cmp	r3, #0
 8005192:	d031      	beq.n	80051f8 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005194:	4bab      	ldr	r3, [pc, #684]	; (8005444 <HAL_RCC_GetSysClockFreq+0x348>)
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	099b      	lsrs	r3, r3, #6
 800519a:	2200      	movs	r2, #0
 800519c:	66bb      	str	r3, [r7, #104]	; 0x68
 800519e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80051a0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80051a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051a6:	663b      	str	r3, [r7, #96]	; 0x60
 80051a8:	2300      	movs	r3, #0
 80051aa:	667b      	str	r3, [r7, #100]	; 0x64
 80051ac:	4ba7      	ldr	r3, [pc, #668]	; (800544c <HAL_RCC_GetSysClockFreq+0x350>)
 80051ae:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80051b2:	462a      	mov	r2, r5
 80051b4:	fb03 f202 	mul.w	r2, r3, r2
 80051b8:	2300      	movs	r3, #0
 80051ba:	4621      	mov	r1, r4
 80051bc:	fb01 f303 	mul.w	r3, r1, r3
 80051c0:	4413      	add	r3, r2
 80051c2:	4aa2      	ldr	r2, [pc, #648]	; (800544c <HAL_RCC_GetSysClockFreq+0x350>)
 80051c4:	4621      	mov	r1, r4
 80051c6:	fba1 1202 	umull	r1, r2, r1, r2
 80051ca:	67fa      	str	r2, [r7, #124]	; 0x7c
 80051cc:	460a      	mov	r2, r1
 80051ce:	67ba      	str	r2, [r7, #120]	; 0x78
 80051d0:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80051d2:	4413      	add	r3, r2
 80051d4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80051d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80051da:	2200      	movs	r2, #0
 80051dc:	65bb      	str	r3, [r7, #88]	; 0x58
 80051de:	65fa      	str	r2, [r7, #92]	; 0x5c
 80051e0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80051e4:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80051e8:	f7fb fc2c 	bl	8000a44 <__aeabi_uldivmod>
 80051ec:	4602      	mov	r2, r0
 80051ee:	460b      	mov	r3, r1
 80051f0:	4613      	mov	r3, r2
 80051f2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80051f6:	e064      	b.n	80052c2 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051f8:	4b92      	ldr	r3, [pc, #584]	; (8005444 <HAL_RCC_GetSysClockFreq+0x348>)
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	099b      	lsrs	r3, r3, #6
 80051fe:	2200      	movs	r2, #0
 8005200:	653b      	str	r3, [r7, #80]	; 0x50
 8005202:	657a      	str	r2, [r7, #84]	; 0x54
 8005204:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005206:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800520a:	64bb      	str	r3, [r7, #72]	; 0x48
 800520c:	2300      	movs	r3, #0
 800520e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005210:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8005214:	4622      	mov	r2, r4
 8005216:	462b      	mov	r3, r5
 8005218:	f04f 0000 	mov.w	r0, #0
 800521c:	f04f 0100 	mov.w	r1, #0
 8005220:	0159      	lsls	r1, r3, #5
 8005222:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005226:	0150      	lsls	r0, r2, #5
 8005228:	4602      	mov	r2, r0
 800522a:	460b      	mov	r3, r1
 800522c:	4621      	mov	r1, r4
 800522e:	1a51      	subs	r1, r2, r1
 8005230:	6139      	str	r1, [r7, #16]
 8005232:	4629      	mov	r1, r5
 8005234:	eb63 0301 	sbc.w	r3, r3, r1
 8005238:	617b      	str	r3, [r7, #20]
 800523a:	f04f 0200 	mov.w	r2, #0
 800523e:	f04f 0300 	mov.w	r3, #0
 8005242:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005246:	4659      	mov	r1, fp
 8005248:	018b      	lsls	r3, r1, #6
 800524a:	4651      	mov	r1, sl
 800524c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005250:	4651      	mov	r1, sl
 8005252:	018a      	lsls	r2, r1, #6
 8005254:	4651      	mov	r1, sl
 8005256:	ebb2 0801 	subs.w	r8, r2, r1
 800525a:	4659      	mov	r1, fp
 800525c:	eb63 0901 	sbc.w	r9, r3, r1
 8005260:	f04f 0200 	mov.w	r2, #0
 8005264:	f04f 0300 	mov.w	r3, #0
 8005268:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800526c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005270:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005274:	4690      	mov	r8, r2
 8005276:	4699      	mov	r9, r3
 8005278:	4623      	mov	r3, r4
 800527a:	eb18 0303 	adds.w	r3, r8, r3
 800527e:	60bb      	str	r3, [r7, #8]
 8005280:	462b      	mov	r3, r5
 8005282:	eb49 0303 	adc.w	r3, r9, r3
 8005286:	60fb      	str	r3, [r7, #12]
 8005288:	f04f 0200 	mov.w	r2, #0
 800528c:	f04f 0300 	mov.w	r3, #0
 8005290:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005294:	4629      	mov	r1, r5
 8005296:	028b      	lsls	r3, r1, #10
 8005298:	4621      	mov	r1, r4
 800529a:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800529e:	4621      	mov	r1, r4
 80052a0:	028a      	lsls	r2, r1, #10
 80052a2:	4610      	mov	r0, r2
 80052a4:	4619      	mov	r1, r3
 80052a6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80052aa:	2200      	movs	r2, #0
 80052ac:	643b      	str	r3, [r7, #64]	; 0x40
 80052ae:	647a      	str	r2, [r7, #68]	; 0x44
 80052b0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80052b4:	f7fb fbc6 	bl	8000a44 <__aeabi_uldivmod>
 80052b8:	4602      	mov	r2, r0
 80052ba:	460b      	mov	r3, r1
 80052bc:	4613      	mov	r3, r2
 80052be:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80052c2:	4b60      	ldr	r3, [pc, #384]	; (8005444 <HAL_RCC_GetSysClockFreq+0x348>)
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	0c1b      	lsrs	r3, r3, #16
 80052c8:	f003 0303 	and.w	r3, r3, #3
 80052cc:	3301      	adds	r3, #1
 80052ce:	005b      	lsls	r3, r3, #1
 80052d0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 80052d4:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80052d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80052dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80052e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80052e4:	e0a6      	b.n	8005434 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80052e6:	4b57      	ldr	r3, [pc, #348]	; (8005444 <HAL_RCC_GetSysClockFreq+0x348>)
 80052e8:	685b      	ldr	r3, [r3, #4]
 80052ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80052ee:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80052f2:	4b54      	ldr	r3, [pc, #336]	; (8005444 <HAL_RCC_GetSysClockFreq+0x348>)
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d02a      	beq.n	8005354 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80052fe:	4b51      	ldr	r3, [pc, #324]	; (8005444 <HAL_RCC_GetSysClockFreq+0x348>)
 8005300:	685b      	ldr	r3, [r3, #4]
 8005302:	099b      	lsrs	r3, r3, #6
 8005304:	2200      	movs	r2, #0
 8005306:	63bb      	str	r3, [r7, #56]	; 0x38
 8005308:	63fa      	str	r2, [r7, #60]	; 0x3c
 800530a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800530c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005310:	2100      	movs	r1, #0
 8005312:	4b4e      	ldr	r3, [pc, #312]	; (800544c <HAL_RCC_GetSysClockFreq+0x350>)
 8005314:	fb03 f201 	mul.w	r2, r3, r1
 8005318:	2300      	movs	r3, #0
 800531a:	fb00 f303 	mul.w	r3, r0, r3
 800531e:	4413      	add	r3, r2
 8005320:	4a4a      	ldr	r2, [pc, #296]	; (800544c <HAL_RCC_GetSysClockFreq+0x350>)
 8005322:	fba0 1202 	umull	r1, r2, r0, r2
 8005326:	677a      	str	r2, [r7, #116]	; 0x74
 8005328:	460a      	mov	r2, r1
 800532a:	673a      	str	r2, [r7, #112]	; 0x70
 800532c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800532e:	4413      	add	r3, r2
 8005330:	677b      	str	r3, [r7, #116]	; 0x74
 8005332:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005336:	2200      	movs	r2, #0
 8005338:	633b      	str	r3, [r7, #48]	; 0x30
 800533a:	637a      	str	r2, [r7, #52]	; 0x34
 800533c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005340:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8005344:	f7fb fb7e 	bl	8000a44 <__aeabi_uldivmod>
 8005348:	4602      	mov	r2, r0
 800534a:	460b      	mov	r3, r1
 800534c:	4613      	mov	r3, r2
 800534e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8005352:	e05b      	b.n	800540c <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005354:	4b3b      	ldr	r3, [pc, #236]	; (8005444 <HAL_RCC_GetSysClockFreq+0x348>)
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	099b      	lsrs	r3, r3, #6
 800535a:	2200      	movs	r2, #0
 800535c:	62bb      	str	r3, [r7, #40]	; 0x28
 800535e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005362:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005366:	623b      	str	r3, [r7, #32]
 8005368:	2300      	movs	r3, #0
 800536a:	627b      	str	r3, [r7, #36]	; 0x24
 800536c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005370:	4642      	mov	r2, r8
 8005372:	464b      	mov	r3, r9
 8005374:	f04f 0000 	mov.w	r0, #0
 8005378:	f04f 0100 	mov.w	r1, #0
 800537c:	0159      	lsls	r1, r3, #5
 800537e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005382:	0150      	lsls	r0, r2, #5
 8005384:	4602      	mov	r2, r0
 8005386:	460b      	mov	r3, r1
 8005388:	4641      	mov	r1, r8
 800538a:	ebb2 0a01 	subs.w	sl, r2, r1
 800538e:	4649      	mov	r1, r9
 8005390:	eb63 0b01 	sbc.w	fp, r3, r1
 8005394:	f04f 0200 	mov.w	r2, #0
 8005398:	f04f 0300 	mov.w	r3, #0
 800539c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80053a0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80053a4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80053a8:	ebb2 040a 	subs.w	r4, r2, sl
 80053ac:	eb63 050b 	sbc.w	r5, r3, fp
 80053b0:	f04f 0200 	mov.w	r2, #0
 80053b4:	f04f 0300 	mov.w	r3, #0
 80053b8:	00eb      	lsls	r3, r5, #3
 80053ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80053be:	00e2      	lsls	r2, r4, #3
 80053c0:	4614      	mov	r4, r2
 80053c2:	461d      	mov	r5, r3
 80053c4:	4643      	mov	r3, r8
 80053c6:	18e3      	adds	r3, r4, r3
 80053c8:	603b      	str	r3, [r7, #0]
 80053ca:	464b      	mov	r3, r9
 80053cc:	eb45 0303 	adc.w	r3, r5, r3
 80053d0:	607b      	str	r3, [r7, #4]
 80053d2:	f04f 0200 	mov.w	r2, #0
 80053d6:	f04f 0300 	mov.w	r3, #0
 80053da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80053de:	4629      	mov	r1, r5
 80053e0:	028b      	lsls	r3, r1, #10
 80053e2:	4621      	mov	r1, r4
 80053e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80053e8:	4621      	mov	r1, r4
 80053ea:	028a      	lsls	r2, r1, #10
 80053ec:	4610      	mov	r0, r2
 80053ee:	4619      	mov	r1, r3
 80053f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80053f4:	2200      	movs	r2, #0
 80053f6:	61bb      	str	r3, [r7, #24]
 80053f8:	61fa      	str	r2, [r7, #28]
 80053fa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053fe:	f7fb fb21 	bl	8000a44 <__aeabi_uldivmod>
 8005402:	4602      	mov	r2, r0
 8005404:	460b      	mov	r3, r1
 8005406:	4613      	mov	r3, r2
 8005408:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800540c:	4b0d      	ldr	r3, [pc, #52]	; (8005444 <HAL_RCC_GetSysClockFreq+0x348>)
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	0f1b      	lsrs	r3, r3, #28
 8005412:	f003 0307 	and.w	r3, r3, #7
 8005416:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 800541a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800541e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005422:	fbb2 f3f3 	udiv	r3, r2, r3
 8005426:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800542a:	e003      	b.n	8005434 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800542c:	4b06      	ldr	r3, [pc, #24]	; (8005448 <HAL_RCC_GetSysClockFreq+0x34c>)
 800542e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8005432:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005434:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8005438:	4618      	mov	r0, r3
 800543a:	3798      	adds	r7, #152	; 0x98
 800543c:	46bd      	mov	sp, r7
 800543e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005442:	bf00      	nop
 8005444:	40023800 	.word	0x40023800
 8005448:	00f42400 	.word	0x00f42400
 800544c:	017d7840 	.word	0x017d7840

08005450 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b086      	sub	sp, #24
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d101      	bne.n	8005462 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	e28d      	b.n	800597e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0301 	and.w	r3, r3, #1
 800546a:	2b00      	cmp	r3, #0
 800546c:	f000 8083 	beq.w	8005576 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005470:	4b94      	ldr	r3, [pc, #592]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f003 030c 	and.w	r3, r3, #12
 8005478:	2b04      	cmp	r3, #4
 800547a:	d019      	beq.n	80054b0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800547c:	4b91      	ldr	r3, [pc, #580]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005484:	2b08      	cmp	r3, #8
 8005486:	d106      	bne.n	8005496 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005488:	4b8e      	ldr	r3, [pc, #568]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 800548a:	685b      	ldr	r3, [r3, #4]
 800548c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005490:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005494:	d00c      	beq.n	80054b0 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005496:	4b8b      	ldr	r3, [pc, #556]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800549e:	2b0c      	cmp	r3, #12
 80054a0:	d112      	bne.n	80054c8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80054a2:	4b88      	ldr	r3, [pc, #544]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80054ae:	d10b      	bne.n	80054c8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054b0:	4b84      	ldr	r3, [pc, #528]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d05b      	beq.n	8005574 <HAL_RCC_OscConfig+0x124>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	685b      	ldr	r3, [r3, #4]
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d157      	bne.n	8005574 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e25a      	b.n	800597e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054d0:	d106      	bne.n	80054e0 <HAL_RCC_OscConfig+0x90>
 80054d2:	4b7c      	ldr	r3, [pc, #496]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	4a7b      	ldr	r2, [pc, #492]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 80054d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80054dc:	6013      	str	r3, [r2, #0]
 80054de:	e01d      	b.n	800551c <HAL_RCC_OscConfig+0xcc>
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80054e8:	d10c      	bne.n	8005504 <HAL_RCC_OscConfig+0xb4>
 80054ea:	4b76      	ldr	r3, [pc, #472]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4a75      	ldr	r2, [pc, #468]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 80054f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80054f4:	6013      	str	r3, [r2, #0]
 80054f6:	4b73      	ldr	r3, [pc, #460]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a72      	ldr	r2, [pc, #456]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 80054fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005500:	6013      	str	r3, [r2, #0]
 8005502:	e00b      	b.n	800551c <HAL_RCC_OscConfig+0xcc>
 8005504:	4b6f      	ldr	r3, [pc, #444]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a6e      	ldr	r2, [pc, #440]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 800550a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800550e:	6013      	str	r3, [r2, #0]
 8005510:	4b6c      	ldr	r3, [pc, #432]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a6b      	ldr	r2, [pc, #428]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 8005516:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800551a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d013      	beq.n	800554c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005524:	f7fe fc10 	bl	8003d48 <HAL_GetTick>
 8005528:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800552a:	e008      	b.n	800553e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800552c:	f7fe fc0c 	bl	8003d48 <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	2b64      	cmp	r3, #100	; 0x64
 8005538:	d901      	bls.n	800553e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	e21f      	b.n	800597e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800553e:	4b61      	ldr	r3, [pc, #388]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005546:	2b00      	cmp	r3, #0
 8005548:	d0f0      	beq.n	800552c <HAL_RCC_OscConfig+0xdc>
 800554a:	e014      	b.n	8005576 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800554c:	f7fe fbfc 	bl	8003d48 <HAL_GetTick>
 8005550:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005552:	e008      	b.n	8005566 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005554:	f7fe fbf8 	bl	8003d48 <HAL_GetTick>
 8005558:	4602      	mov	r2, r0
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	2b64      	cmp	r3, #100	; 0x64
 8005560:	d901      	bls.n	8005566 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005562:	2303      	movs	r3, #3
 8005564:	e20b      	b.n	800597e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005566:	4b57      	ldr	r3, [pc, #348]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800556e:	2b00      	cmp	r3, #0
 8005570:	d1f0      	bne.n	8005554 <HAL_RCC_OscConfig+0x104>
 8005572:	e000      	b.n	8005576 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005574:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 0302 	and.w	r3, r3, #2
 800557e:	2b00      	cmp	r3, #0
 8005580:	d06f      	beq.n	8005662 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005582:	4b50      	ldr	r3, [pc, #320]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 8005584:	689b      	ldr	r3, [r3, #8]
 8005586:	f003 030c 	and.w	r3, r3, #12
 800558a:	2b00      	cmp	r3, #0
 800558c:	d017      	beq.n	80055be <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800558e:	4b4d      	ldr	r3, [pc, #308]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005596:	2b08      	cmp	r3, #8
 8005598:	d105      	bne.n	80055a6 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800559a:	4b4a      	ldr	r3, [pc, #296]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d00b      	beq.n	80055be <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055a6:	4b47      	ldr	r3, [pc, #284]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80055ae:	2b0c      	cmp	r3, #12
 80055b0:	d11c      	bne.n	80055ec <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80055b2:	4b44      	ldr	r3, [pc, #272]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 80055b4:	685b      	ldr	r3, [r3, #4]
 80055b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d116      	bne.n	80055ec <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055be:	4b41      	ldr	r3, [pc, #260]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0302 	and.w	r3, r3, #2
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d005      	beq.n	80055d6 <HAL_RCC_OscConfig+0x186>
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d001      	beq.n	80055d6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e1d3      	b.n	800597e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80055d6:	4b3b      	ldr	r3, [pc, #236]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	691b      	ldr	r3, [r3, #16]
 80055e2:	00db      	lsls	r3, r3, #3
 80055e4:	4937      	ldr	r1, [pc, #220]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 80055e6:	4313      	orrs	r3, r2
 80055e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80055ea:	e03a      	b.n	8005662 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d020      	beq.n	8005636 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80055f4:	4b34      	ldr	r3, [pc, #208]	; (80056c8 <HAL_RCC_OscConfig+0x278>)
 80055f6:	2201      	movs	r2, #1
 80055f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055fa:	f7fe fba5 	bl	8003d48 <HAL_GetTick>
 80055fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005600:	e008      	b.n	8005614 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005602:	f7fe fba1 	bl	8003d48 <HAL_GetTick>
 8005606:	4602      	mov	r2, r0
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	1ad3      	subs	r3, r2, r3
 800560c:	2b02      	cmp	r3, #2
 800560e:	d901      	bls.n	8005614 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005610:	2303      	movs	r3, #3
 8005612:	e1b4      	b.n	800597e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005614:	4b2b      	ldr	r3, [pc, #172]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f003 0302 	and.w	r3, r3, #2
 800561c:	2b00      	cmp	r3, #0
 800561e:	d0f0      	beq.n	8005602 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005620:	4b28      	ldr	r3, [pc, #160]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	691b      	ldr	r3, [r3, #16]
 800562c:	00db      	lsls	r3, r3, #3
 800562e:	4925      	ldr	r1, [pc, #148]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 8005630:	4313      	orrs	r3, r2
 8005632:	600b      	str	r3, [r1, #0]
 8005634:	e015      	b.n	8005662 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005636:	4b24      	ldr	r3, [pc, #144]	; (80056c8 <HAL_RCC_OscConfig+0x278>)
 8005638:	2200      	movs	r2, #0
 800563a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800563c:	f7fe fb84 	bl	8003d48 <HAL_GetTick>
 8005640:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005642:	e008      	b.n	8005656 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005644:	f7fe fb80 	bl	8003d48 <HAL_GetTick>
 8005648:	4602      	mov	r2, r0
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	1ad3      	subs	r3, r2, r3
 800564e:	2b02      	cmp	r3, #2
 8005650:	d901      	bls.n	8005656 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005652:	2303      	movs	r3, #3
 8005654:	e193      	b.n	800597e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005656:	4b1b      	ldr	r3, [pc, #108]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 0302 	and.w	r3, r3, #2
 800565e:	2b00      	cmp	r3, #0
 8005660:	d1f0      	bne.n	8005644 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f003 0308 	and.w	r3, r3, #8
 800566a:	2b00      	cmp	r3, #0
 800566c:	d036      	beq.n	80056dc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	695b      	ldr	r3, [r3, #20]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d016      	beq.n	80056a4 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005676:	4b15      	ldr	r3, [pc, #84]	; (80056cc <HAL_RCC_OscConfig+0x27c>)
 8005678:	2201      	movs	r2, #1
 800567a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800567c:	f7fe fb64 	bl	8003d48 <HAL_GetTick>
 8005680:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005682:	e008      	b.n	8005696 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005684:	f7fe fb60 	bl	8003d48 <HAL_GetTick>
 8005688:	4602      	mov	r2, r0
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	1ad3      	subs	r3, r2, r3
 800568e:	2b02      	cmp	r3, #2
 8005690:	d901      	bls.n	8005696 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005692:	2303      	movs	r3, #3
 8005694:	e173      	b.n	800597e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005696:	4b0b      	ldr	r3, [pc, #44]	; (80056c4 <HAL_RCC_OscConfig+0x274>)
 8005698:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800569a:	f003 0302 	and.w	r3, r3, #2
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d0f0      	beq.n	8005684 <HAL_RCC_OscConfig+0x234>
 80056a2:	e01b      	b.n	80056dc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80056a4:	4b09      	ldr	r3, [pc, #36]	; (80056cc <HAL_RCC_OscConfig+0x27c>)
 80056a6:	2200      	movs	r2, #0
 80056a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056aa:	f7fe fb4d 	bl	8003d48 <HAL_GetTick>
 80056ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056b0:	e00e      	b.n	80056d0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80056b2:	f7fe fb49 	bl	8003d48 <HAL_GetTick>
 80056b6:	4602      	mov	r2, r0
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	1ad3      	subs	r3, r2, r3
 80056bc:	2b02      	cmp	r3, #2
 80056be:	d907      	bls.n	80056d0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80056c0:	2303      	movs	r3, #3
 80056c2:	e15c      	b.n	800597e <HAL_RCC_OscConfig+0x52e>
 80056c4:	40023800 	.word	0x40023800
 80056c8:	42470000 	.word	0x42470000
 80056cc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80056d0:	4b8a      	ldr	r3, [pc, #552]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 80056d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056d4:	f003 0302 	and.w	r3, r3, #2
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d1ea      	bne.n	80056b2 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 0304 	and.w	r3, r3, #4
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	f000 8097 	beq.w	8005818 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056ea:	2300      	movs	r3, #0
 80056ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80056ee:	4b83      	ldr	r3, [pc, #524]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 80056f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d10f      	bne.n	800571a <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056fa:	2300      	movs	r3, #0
 80056fc:	60bb      	str	r3, [r7, #8]
 80056fe:	4b7f      	ldr	r3, [pc, #508]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 8005700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005702:	4a7e      	ldr	r2, [pc, #504]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 8005704:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005708:	6413      	str	r3, [r2, #64]	; 0x40
 800570a:	4b7c      	ldr	r3, [pc, #496]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 800570c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005712:	60bb      	str	r3, [r7, #8]
 8005714:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005716:	2301      	movs	r3, #1
 8005718:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800571a:	4b79      	ldr	r3, [pc, #484]	; (8005900 <HAL_RCC_OscConfig+0x4b0>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005722:	2b00      	cmp	r3, #0
 8005724:	d118      	bne.n	8005758 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005726:	4b76      	ldr	r3, [pc, #472]	; (8005900 <HAL_RCC_OscConfig+0x4b0>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	4a75      	ldr	r2, [pc, #468]	; (8005900 <HAL_RCC_OscConfig+0x4b0>)
 800572c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005730:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005732:	f7fe fb09 	bl	8003d48 <HAL_GetTick>
 8005736:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005738:	e008      	b.n	800574c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800573a:	f7fe fb05 	bl	8003d48 <HAL_GetTick>
 800573e:	4602      	mov	r2, r0
 8005740:	693b      	ldr	r3, [r7, #16]
 8005742:	1ad3      	subs	r3, r2, r3
 8005744:	2b02      	cmp	r3, #2
 8005746:	d901      	bls.n	800574c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005748:	2303      	movs	r3, #3
 800574a:	e118      	b.n	800597e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800574c:	4b6c      	ldr	r3, [pc, #432]	; (8005900 <HAL_RCC_OscConfig+0x4b0>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005754:	2b00      	cmp	r3, #0
 8005756:	d0f0      	beq.n	800573a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	2b01      	cmp	r3, #1
 800575e:	d106      	bne.n	800576e <HAL_RCC_OscConfig+0x31e>
 8005760:	4b66      	ldr	r3, [pc, #408]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 8005762:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005764:	4a65      	ldr	r2, [pc, #404]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 8005766:	f043 0301 	orr.w	r3, r3, #1
 800576a:	6713      	str	r3, [r2, #112]	; 0x70
 800576c:	e01c      	b.n	80057a8 <HAL_RCC_OscConfig+0x358>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	2b05      	cmp	r3, #5
 8005774:	d10c      	bne.n	8005790 <HAL_RCC_OscConfig+0x340>
 8005776:	4b61      	ldr	r3, [pc, #388]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 8005778:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800577a:	4a60      	ldr	r2, [pc, #384]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 800577c:	f043 0304 	orr.w	r3, r3, #4
 8005780:	6713      	str	r3, [r2, #112]	; 0x70
 8005782:	4b5e      	ldr	r3, [pc, #376]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 8005784:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005786:	4a5d      	ldr	r2, [pc, #372]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 8005788:	f043 0301 	orr.w	r3, r3, #1
 800578c:	6713      	str	r3, [r2, #112]	; 0x70
 800578e:	e00b      	b.n	80057a8 <HAL_RCC_OscConfig+0x358>
 8005790:	4b5a      	ldr	r3, [pc, #360]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 8005792:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005794:	4a59      	ldr	r2, [pc, #356]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 8005796:	f023 0301 	bic.w	r3, r3, #1
 800579a:	6713      	str	r3, [r2, #112]	; 0x70
 800579c:	4b57      	ldr	r3, [pc, #348]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 800579e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057a0:	4a56      	ldr	r2, [pc, #344]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 80057a2:	f023 0304 	bic.w	r3, r3, #4
 80057a6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	689b      	ldr	r3, [r3, #8]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d015      	beq.n	80057dc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057b0:	f7fe faca 	bl	8003d48 <HAL_GetTick>
 80057b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057b6:	e00a      	b.n	80057ce <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057b8:	f7fe fac6 	bl	8003d48 <HAL_GetTick>
 80057bc:	4602      	mov	r2, r0
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	1ad3      	subs	r3, r2, r3
 80057c2:	f241 3288 	movw	r2, #5000	; 0x1388
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d901      	bls.n	80057ce <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80057ca:	2303      	movs	r3, #3
 80057cc:	e0d7      	b.n	800597e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80057ce:	4b4b      	ldr	r3, [pc, #300]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 80057d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057d2:	f003 0302 	and.w	r3, r3, #2
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d0ee      	beq.n	80057b8 <HAL_RCC_OscConfig+0x368>
 80057da:	e014      	b.n	8005806 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057dc:	f7fe fab4 	bl	8003d48 <HAL_GetTick>
 80057e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057e2:	e00a      	b.n	80057fa <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057e4:	f7fe fab0 	bl	8003d48 <HAL_GetTick>
 80057e8:	4602      	mov	r2, r0
 80057ea:	693b      	ldr	r3, [r7, #16]
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d901      	bls.n	80057fa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80057f6:	2303      	movs	r3, #3
 80057f8:	e0c1      	b.n	800597e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057fa:	4b40      	ldr	r3, [pc, #256]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 80057fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057fe:	f003 0302 	and.w	r3, r3, #2
 8005802:	2b00      	cmp	r3, #0
 8005804:	d1ee      	bne.n	80057e4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005806:	7dfb      	ldrb	r3, [r7, #23]
 8005808:	2b01      	cmp	r3, #1
 800580a:	d105      	bne.n	8005818 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800580c:	4b3b      	ldr	r3, [pc, #236]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 800580e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005810:	4a3a      	ldr	r2, [pc, #232]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 8005812:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005816:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	699b      	ldr	r3, [r3, #24]
 800581c:	2b00      	cmp	r3, #0
 800581e:	f000 80ad 	beq.w	800597c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005822:	4b36      	ldr	r3, [pc, #216]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	f003 030c 	and.w	r3, r3, #12
 800582a:	2b08      	cmp	r3, #8
 800582c:	d060      	beq.n	80058f0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	699b      	ldr	r3, [r3, #24]
 8005832:	2b02      	cmp	r3, #2
 8005834:	d145      	bne.n	80058c2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005836:	4b33      	ldr	r3, [pc, #204]	; (8005904 <HAL_RCC_OscConfig+0x4b4>)
 8005838:	2200      	movs	r2, #0
 800583a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800583c:	f7fe fa84 	bl	8003d48 <HAL_GetTick>
 8005840:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005842:	e008      	b.n	8005856 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005844:	f7fe fa80 	bl	8003d48 <HAL_GetTick>
 8005848:	4602      	mov	r2, r0
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	1ad3      	subs	r3, r2, r3
 800584e:	2b02      	cmp	r3, #2
 8005850:	d901      	bls.n	8005856 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005852:	2303      	movs	r3, #3
 8005854:	e093      	b.n	800597e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005856:	4b29      	ldr	r3, [pc, #164]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800585e:	2b00      	cmp	r3, #0
 8005860:	d1f0      	bne.n	8005844 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	69da      	ldr	r2, [r3, #28]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a1b      	ldr	r3, [r3, #32]
 800586a:	431a      	orrs	r2, r3
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005870:	019b      	lsls	r3, r3, #6
 8005872:	431a      	orrs	r2, r3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005878:	085b      	lsrs	r3, r3, #1
 800587a:	3b01      	subs	r3, #1
 800587c:	041b      	lsls	r3, r3, #16
 800587e:	431a      	orrs	r2, r3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005884:	061b      	lsls	r3, r3, #24
 8005886:	431a      	orrs	r2, r3
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800588c:	071b      	lsls	r3, r3, #28
 800588e:	491b      	ldr	r1, [pc, #108]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 8005890:	4313      	orrs	r3, r2
 8005892:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005894:	4b1b      	ldr	r3, [pc, #108]	; (8005904 <HAL_RCC_OscConfig+0x4b4>)
 8005896:	2201      	movs	r2, #1
 8005898:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800589a:	f7fe fa55 	bl	8003d48 <HAL_GetTick>
 800589e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058a0:	e008      	b.n	80058b4 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058a2:	f7fe fa51 	bl	8003d48 <HAL_GetTick>
 80058a6:	4602      	mov	r2, r0
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	1ad3      	subs	r3, r2, r3
 80058ac:	2b02      	cmp	r3, #2
 80058ae:	d901      	bls.n	80058b4 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80058b0:	2303      	movs	r3, #3
 80058b2:	e064      	b.n	800597e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80058b4:	4b11      	ldr	r3, [pc, #68]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d0f0      	beq.n	80058a2 <HAL_RCC_OscConfig+0x452>
 80058c0:	e05c      	b.n	800597c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058c2:	4b10      	ldr	r3, [pc, #64]	; (8005904 <HAL_RCC_OscConfig+0x4b4>)
 80058c4:	2200      	movs	r2, #0
 80058c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058c8:	f7fe fa3e 	bl	8003d48 <HAL_GetTick>
 80058cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058ce:	e008      	b.n	80058e2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058d0:	f7fe fa3a 	bl	8003d48 <HAL_GetTick>
 80058d4:	4602      	mov	r2, r0
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	2b02      	cmp	r3, #2
 80058dc:	d901      	bls.n	80058e2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80058de:	2303      	movs	r3, #3
 80058e0:	e04d      	b.n	800597e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058e2:	4b06      	ldr	r3, [pc, #24]	; (80058fc <HAL_RCC_OscConfig+0x4ac>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d1f0      	bne.n	80058d0 <HAL_RCC_OscConfig+0x480>
 80058ee:	e045      	b.n	800597c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	699b      	ldr	r3, [r3, #24]
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d107      	bne.n	8005908 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80058f8:	2301      	movs	r3, #1
 80058fa:	e040      	b.n	800597e <HAL_RCC_OscConfig+0x52e>
 80058fc:	40023800 	.word	0x40023800
 8005900:	40007000 	.word	0x40007000
 8005904:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005908:	4b1f      	ldr	r3, [pc, #124]	; (8005988 <HAL_RCC_OscConfig+0x538>)
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	699b      	ldr	r3, [r3, #24]
 8005912:	2b01      	cmp	r3, #1
 8005914:	d030      	beq.n	8005978 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005920:	429a      	cmp	r2, r3
 8005922:	d129      	bne.n	8005978 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800592e:	429a      	cmp	r2, r3
 8005930:	d122      	bne.n	8005978 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005932:	68fa      	ldr	r2, [r7, #12]
 8005934:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005938:	4013      	ands	r3, r2
 800593a:	687a      	ldr	r2, [r7, #4]
 800593c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800593e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005940:	4293      	cmp	r3, r2
 8005942:	d119      	bne.n	8005978 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800594e:	085b      	lsrs	r3, r3, #1
 8005950:	3b01      	subs	r3, #1
 8005952:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005954:	429a      	cmp	r2, r3
 8005956:	d10f      	bne.n	8005978 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005962:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005964:	429a      	cmp	r2, r3
 8005966:	d107      	bne.n	8005978 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005972:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005974:	429a      	cmp	r2, r3
 8005976:	d001      	beq.n	800597c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005978:	2301      	movs	r3, #1
 800597a:	e000      	b.n	800597e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800597c:	2300      	movs	r3, #0
}
 800597e:	4618      	mov	r0, r3
 8005980:	3718      	adds	r7, #24
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	40023800 	.word	0x40023800

0800598c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b082      	sub	sp, #8
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d101      	bne.n	800599e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	e041      	b.n	8005a22 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059a4:	b2db      	uxtb	r3, r3
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d106      	bne.n	80059b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	2200      	movs	r2, #0
 80059ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f7fd fd1a 	bl	80033ec <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2202      	movs	r2, #2
 80059bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	3304      	adds	r3, #4
 80059c8:	4619      	mov	r1, r3
 80059ca:	4610      	mov	r0, r2
 80059cc:	f000 fa96 	bl	8005efc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2201      	movs	r2, #1
 80059dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2201      	movs	r2, #1
 80059ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2201      	movs	r2, #1
 80059f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2201      	movs	r2, #1
 8005a04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2201      	movs	r2, #1
 8005a14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a20:	2300      	movs	r3, #0
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3708      	adds	r7, #8
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}
	...

08005a2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b085      	sub	sp, #20
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d001      	beq.n	8005a44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	e04e      	b.n	8005ae2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2202      	movs	r2, #2
 8005a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	68da      	ldr	r2, [r3, #12]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f042 0201 	orr.w	r2, r2, #1
 8005a5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a23      	ldr	r2, [pc, #140]	; (8005af0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d022      	beq.n	8005aac <HAL_TIM_Base_Start_IT+0x80>
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a6e:	d01d      	beq.n	8005aac <HAL_TIM_Base_Start_IT+0x80>
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a1f      	ldr	r2, [pc, #124]	; (8005af4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d018      	beq.n	8005aac <HAL_TIM_Base_Start_IT+0x80>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	4a1e      	ldr	r2, [pc, #120]	; (8005af8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d013      	beq.n	8005aac <HAL_TIM_Base_Start_IT+0x80>
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a1c      	ldr	r2, [pc, #112]	; (8005afc <HAL_TIM_Base_Start_IT+0xd0>)
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d00e      	beq.n	8005aac <HAL_TIM_Base_Start_IT+0x80>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a1b      	ldr	r2, [pc, #108]	; (8005b00 <HAL_TIM_Base_Start_IT+0xd4>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d009      	beq.n	8005aac <HAL_TIM_Base_Start_IT+0x80>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	4a19      	ldr	r2, [pc, #100]	; (8005b04 <HAL_TIM_Base_Start_IT+0xd8>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d004      	beq.n	8005aac <HAL_TIM_Base_Start_IT+0x80>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a18      	ldr	r2, [pc, #96]	; (8005b08 <HAL_TIM_Base_Start_IT+0xdc>)
 8005aa8:	4293      	cmp	r3, r2
 8005aaa:	d111      	bne.n	8005ad0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f003 0307 	and.w	r3, r3, #7
 8005ab6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2b06      	cmp	r3, #6
 8005abc:	d010      	beq.n	8005ae0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f042 0201 	orr.w	r2, r2, #1
 8005acc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ace:	e007      	b.n	8005ae0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f042 0201 	orr.w	r2, r2, #1
 8005ade:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ae0:	2300      	movs	r3, #0
}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	3714      	adds	r7, #20
 8005ae6:	46bd      	mov	sp, r7
 8005ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aec:	4770      	bx	lr
 8005aee:	bf00      	nop
 8005af0:	40010000 	.word	0x40010000
 8005af4:	40000400 	.word	0x40000400
 8005af8:	40000800 	.word	0x40000800
 8005afc:	40000c00 	.word	0x40000c00
 8005b00:	40010400 	.word	0x40010400
 8005b04:	40014000 	.word	0x40014000
 8005b08:	40001800 	.word	0x40001800

08005b0c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b082      	sub	sp, #8
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	691b      	ldr	r3, [r3, #16]
 8005b1a:	f003 0302 	and.w	r3, r3, #2
 8005b1e:	2b02      	cmp	r3, #2
 8005b20:	d122      	bne.n	8005b68 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	f003 0302 	and.w	r3, r3, #2
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d11b      	bne.n	8005b68 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f06f 0202 	mvn.w	r2, #2
 8005b38:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	699b      	ldr	r3, [r3, #24]
 8005b46:	f003 0303 	and.w	r3, r3, #3
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d003      	beq.n	8005b56 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 f9b5 	bl	8005ebe <HAL_TIM_IC_CaptureCallback>
 8005b54:	e005      	b.n	8005b62 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b56:	6878      	ldr	r0, [r7, #4]
 8005b58:	f000 f9a7 	bl	8005eaa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b5c:	6878      	ldr	r0, [r7, #4]
 8005b5e:	f000 f9b8 	bl	8005ed2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2200      	movs	r2, #0
 8005b66:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	691b      	ldr	r3, [r3, #16]
 8005b6e:	f003 0304 	and.w	r3, r3, #4
 8005b72:	2b04      	cmp	r3, #4
 8005b74:	d122      	bne.n	8005bbc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	f003 0304 	and.w	r3, r3, #4
 8005b80:	2b04      	cmp	r3, #4
 8005b82:	d11b      	bne.n	8005bbc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f06f 0204 	mvn.w	r2, #4
 8005b8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2202      	movs	r2, #2
 8005b92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	699b      	ldr	r3, [r3, #24]
 8005b9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d003      	beq.n	8005baa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ba2:	6878      	ldr	r0, [r7, #4]
 8005ba4:	f000 f98b 	bl	8005ebe <HAL_TIM_IC_CaptureCallback>
 8005ba8:	e005      	b.n	8005bb6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 f97d 	bl	8005eaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bb0:	6878      	ldr	r0, [r7, #4]
 8005bb2:	f000 f98e 	bl	8005ed2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	691b      	ldr	r3, [r3, #16]
 8005bc2:	f003 0308 	and.w	r3, r3, #8
 8005bc6:	2b08      	cmp	r3, #8
 8005bc8:	d122      	bne.n	8005c10 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	68db      	ldr	r3, [r3, #12]
 8005bd0:	f003 0308 	and.w	r3, r3, #8
 8005bd4:	2b08      	cmp	r3, #8
 8005bd6:	d11b      	bne.n	8005c10 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f06f 0208 	mvn.w	r2, #8
 8005be0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2204      	movs	r2, #4
 8005be6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	69db      	ldr	r3, [r3, #28]
 8005bee:	f003 0303 	and.w	r3, r3, #3
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d003      	beq.n	8005bfe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bf6:	6878      	ldr	r0, [r7, #4]
 8005bf8:	f000 f961 	bl	8005ebe <HAL_TIM_IC_CaptureCallback>
 8005bfc:	e005      	b.n	8005c0a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f000 f953 	bl	8005eaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	f000 f964 	bl	8005ed2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	691b      	ldr	r3, [r3, #16]
 8005c16:	f003 0310 	and.w	r3, r3, #16
 8005c1a:	2b10      	cmp	r3, #16
 8005c1c:	d122      	bne.n	8005c64 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	f003 0310 	and.w	r3, r3, #16
 8005c28:	2b10      	cmp	r3, #16
 8005c2a:	d11b      	bne.n	8005c64 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f06f 0210 	mvn.w	r2, #16
 8005c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	2208      	movs	r2, #8
 8005c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	69db      	ldr	r3, [r3, #28]
 8005c42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d003      	beq.n	8005c52 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c4a:	6878      	ldr	r0, [r7, #4]
 8005c4c:	f000 f937 	bl	8005ebe <HAL_TIM_IC_CaptureCallback>
 8005c50:	e005      	b.n	8005c5e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f000 f929 	bl	8005eaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 f93a 	bl	8005ed2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	2200      	movs	r2, #0
 8005c62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	691b      	ldr	r3, [r3, #16]
 8005c6a:	f003 0301 	and.w	r3, r3, #1
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d10e      	bne.n	8005c90 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	68db      	ldr	r3, [r3, #12]
 8005c78:	f003 0301 	and.w	r3, r3, #1
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d107      	bne.n	8005c90 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f06f 0201 	mvn.w	r2, #1
 8005c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f7fc ffcc 	bl	8002c28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	691b      	ldr	r3, [r3, #16]
 8005c96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c9a:	2b80      	cmp	r3, #128	; 0x80
 8005c9c:	d10e      	bne.n	8005cbc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	68db      	ldr	r3, [r3, #12]
 8005ca4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ca8:	2b80      	cmp	r3, #128	; 0x80
 8005caa:	d107      	bne.n	8005cbc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005cb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005cb6:	6878      	ldr	r0, [r7, #4]
 8005cb8:	f000 fa64 	bl	8006184 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	691b      	ldr	r3, [r3, #16]
 8005cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cc6:	2b40      	cmp	r3, #64	; 0x40
 8005cc8:	d10e      	bne.n	8005ce8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	68db      	ldr	r3, [r3, #12]
 8005cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cd4:	2b40      	cmp	r3, #64	; 0x40
 8005cd6:	d107      	bne.n	8005ce8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005ce0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 f8ff 	bl	8005ee6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	691b      	ldr	r3, [r3, #16]
 8005cee:	f003 0320 	and.w	r3, r3, #32
 8005cf2:	2b20      	cmp	r3, #32
 8005cf4:	d10e      	bne.n	8005d14 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	f003 0320 	and.w	r3, r3, #32
 8005d00:	2b20      	cmp	r3, #32
 8005d02:	d107      	bne.n	8005d14 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f06f 0220 	mvn.w	r2, #32
 8005d0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005d0e:	6878      	ldr	r0, [r7, #4]
 8005d10:	f000 fa2e 	bl	8006170 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005d14:	bf00      	nop
 8005d16:	3708      	adds	r7, #8
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}

08005d1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b084      	sub	sp, #16
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
 8005d24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d26:	2300      	movs	r3, #0
 8005d28:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d30:	2b01      	cmp	r3, #1
 8005d32:	d101      	bne.n	8005d38 <HAL_TIM_ConfigClockSource+0x1c>
 8005d34:	2302      	movs	r3, #2
 8005d36:	e0b4      	b.n	8005ea2 <HAL_TIM_ConfigClockSource+0x186>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2202      	movs	r2, #2
 8005d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	689b      	ldr	r3, [r3, #8]
 8005d4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005d56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d5e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	68ba      	ldr	r2, [r7, #8]
 8005d66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d68:	683b      	ldr	r3, [r7, #0]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d70:	d03e      	beq.n	8005df0 <HAL_TIM_ConfigClockSource+0xd4>
 8005d72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d76:	f200 8087 	bhi.w	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
 8005d7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d7e:	f000 8086 	beq.w	8005e8e <HAL_TIM_ConfigClockSource+0x172>
 8005d82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d86:	d87f      	bhi.n	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
 8005d88:	2b70      	cmp	r3, #112	; 0x70
 8005d8a:	d01a      	beq.n	8005dc2 <HAL_TIM_ConfigClockSource+0xa6>
 8005d8c:	2b70      	cmp	r3, #112	; 0x70
 8005d8e:	d87b      	bhi.n	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
 8005d90:	2b60      	cmp	r3, #96	; 0x60
 8005d92:	d050      	beq.n	8005e36 <HAL_TIM_ConfigClockSource+0x11a>
 8005d94:	2b60      	cmp	r3, #96	; 0x60
 8005d96:	d877      	bhi.n	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
 8005d98:	2b50      	cmp	r3, #80	; 0x50
 8005d9a:	d03c      	beq.n	8005e16 <HAL_TIM_ConfigClockSource+0xfa>
 8005d9c:	2b50      	cmp	r3, #80	; 0x50
 8005d9e:	d873      	bhi.n	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
 8005da0:	2b40      	cmp	r3, #64	; 0x40
 8005da2:	d058      	beq.n	8005e56 <HAL_TIM_ConfigClockSource+0x13a>
 8005da4:	2b40      	cmp	r3, #64	; 0x40
 8005da6:	d86f      	bhi.n	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
 8005da8:	2b30      	cmp	r3, #48	; 0x30
 8005daa:	d064      	beq.n	8005e76 <HAL_TIM_ConfigClockSource+0x15a>
 8005dac:	2b30      	cmp	r3, #48	; 0x30
 8005dae:	d86b      	bhi.n	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
 8005db0:	2b20      	cmp	r3, #32
 8005db2:	d060      	beq.n	8005e76 <HAL_TIM_ConfigClockSource+0x15a>
 8005db4:	2b20      	cmp	r3, #32
 8005db6:	d867      	bhi.n	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d05c      	beq.n	8005e76 <HAL_TIM_ConfigClockSource+0x15a>
 8005dbc:	2b10      	cmp	r3, #16
 8005dbe:	d05a      	beq.n	8005e76 <HAL_TIM_ConfigClockSource+0x15a>
 8005dc0:	e062      	b.n	8005e88 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6818      	ldr	r0, [r3, #0]
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	6899      	ldr	r1, [r3, #8]
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	685a      	ldr	r2, [r3, #4]
 8005dce:	683b      	ldr	r3, [r7, #0]
 8005dd0:	68db      	ldr	r3, [r3, #12]
 8005dd2:	f000 f9ad 	bl	8006130 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005de4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	68ba      	ldr	r2, [r7, #8]
 8005dec:	609a      	str	r2, [r3, #8]
      break;
 8005dee:	e04f      	b.n	8005e90 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6818      	ldr	r0, [r3, #0]
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	6899      	ldr	r1, [r3, #8]
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	685a      	ldr	r2, [r3, #4]
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	68db      	ldr	r3, [r3, #12]
 8005e00:	f000 f996 	bl	8006130 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	689a      	ldr	r2, [r3, #8]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005e12:	609a      	str	r2, [r3, #8]
      break;
 8005e14:	e03c      	b.n	8005e90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6818      	ldr	r0, [r3, #0]
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	6859      	ldr	r1, [r3, #4]
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	461a      	mov	r2, r3
 8005e24:	f000 f90a 	bl	800603c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	2150      	movs	r1, #80	; 0x50
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f000 f963 	bl	80060fa <TIM_ITRx_SetConfig>
      break;
 8005e34:	e02c      	b.n	8005e90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6818      	ldr	r0, [r3, #0]
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	6859      	ldr	r1, [r3, #4]
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	68db      	ldr	r3, [r3, #12]
 8005e42:	461a      	mov	r2, r3
 8005e44:	f000 f929 	bl	800609a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2160      	movs	r1, #96	; 0x60
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f000 f953 	bl	80060fa <TIM_ITRx_SetConfig>
      break;
 8005e54:	e01c      	b.n	8005e90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6818      	ldr	r0, [r3, #0]
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	6859      	ldr	r1, [r3, #4]
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	461a      	mov	r2, r3
 8005e64:	f000 f8ea 	bl	800603c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	2140      	movs	r1, #64	; 0x40
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f000 f943 	bl	80060fa <TIM_ITRx_SetConfig>
      break;
 8005e74:	e00c      	b.n	8005e90 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4619      	mov	r1, r3
 8005e80:	4610      	mov	r0, r2
 8005e82:	f000 f93a 	bl	80060fa <TIM_ITRx_SetConfig>
      break;
 8005e86:	e003      	b.n	8005e90 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005e88:	2301      	movs	r3, #1
 8005e8a:	73fb      	strb	r3, [r7, #15]
      break;
 8005e8c:	e000      	b.n	8005e90 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005e8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ea0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	3710      	adds	r7, #16
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bd80      	pop	{r7, pc}

08005eaa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005eaa:	b480      	push	{r7}
 8005eac:	b083      	sub	sp, #12
 8005eae:	af00      	add	r7, sp, #0
 8005eb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005eb2:	bf00      	nop
 8005eb4:	370c      	adds	r7, #12
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr

08005ebe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ebe:	b480      	push	{r7}
 8005ec0:	b083      	sub	sp, #12
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ec6:	bf00      	nop
 8005ec8:	370c      	adds	r7, #12
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr

08005ed2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005ed2:	b480      	push	{r7}
 8005ed4:	b083      	sub	sp, #12
 8005ed6:	af00      	add	r7, sp, #0
 8005ed8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005eda:	bf00      	nop
 8005edc:	370c      	adds	r7, #12
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr

08005ee6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ee6:	b480      	push	{r7}
 8005ee8:	b083      	sub	sp, #12
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005eee:	bf00      	nop
 8005ef0:	370c      	adds	r7, #12
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef8:	4770      	bx	lr
	...

08005efc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b085      	sub	sp, #20
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	4a40      	ldr	r2, [pc, #256]	; (8006010 <TIM_Base_SetConfig+0x114>)
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d013      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f1a:	d00f      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	4a3d      	ldr	r2, [pc, #244]	; (8006014 <TIM_Base_SetConfig+0x118>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d00b      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4a3c      	ldr	r2, [pc, #240]	; (8006018 <TIM_Base_SetConfig+0x11c>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d007      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	4a3b      	ldr	r2, [pc, #236]	; (800601c <TIM_Base_SetConfig+0x120>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d003      	beq.n	8005f3c <TIM_Base_SetConfig+0x40>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	4a3a      	ldr	r2, [pc, #232]	; (8006020 <TIM_Base_SetConfig+0x124>)
 8005f38:	4293      	cmp	r3, r2
 8005f3a:	d108      	bne.n	8005f4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f44:	683b      	ldr	r3, [r7, #0]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	68fa      	ldr	r2, [r7, #12]
 8005f4a:	4313      	orrs	r3, r2
 8005f4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	4a2f      	ldr	r2, [pc, #188]	; (8006010 <TIM_Base_SetConfig+0x114>)
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d02b      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f5c:	d027      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	4a2c      	ldr	r2, [pc, #176]	; (8006014 <TIM_Base_SetConfig+0x118>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d023      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	4a2b      	ldr	r2, [pc, #172]	; (8006018 <TIM_Base_SetConfig+0x11c>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d01f      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	4a2a      	ldr	r2, [pc, #168]	; (800601c <TIM_Base_SetConfig+0x120>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d01b      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	4a29      	ldr	r2, [pc, #164]	; (8006020 <TIM_Base_SetConfig+0x124>)
 8005f7a:	4293      	cmp	r3, r2
 8005f7c:	d017      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	4a28      	ldr	r2, [pc, #160]	; (8006024 <TIM_Base_SetConfig+0x128>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d013      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4a27      	ldr	r2, [pc, #156]	; (8006028 <TIM_Base_SetConfig+0x12c>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d00f      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	4a26      	ldr	r2, [pc, #152]	; (800602c <TIM_Base_SetConfig+0x130>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d00b      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	4a25      	ldr	r2, [pc, #148]	; (8006030 <TIM_Base_SetConfig+0x134>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d007      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	4a24      	ldr	r2, [pc, #144]	; (8006034 <TIM_Base_SetConfig+0x138>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d003      	beq.n	8005fae <TIM_Base_SetConfig+0xb2>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a23      	ldr	r2, [pc, #140]	; (8006038 <TIM_Base_SetConfig+0x13c>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d108      	bne.n	8005fc0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	68db      	ldr	r3, [r3, #12]
 8005fba:	68fa      	ldr	r2, [r7, #12]
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	695b      	ldr	r3, [r3, #20]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	68fa      	ldr	r2, [r7, #12]
 8005fd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	689a      	ldr	r2, [r3, #8]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	4a0a      	ldr	r2, [pc, #40]	; (8006010 <TIM_Base_SetConfig+0x114>)
 8005fe8:	4293      	cmp	r3, r2
 8005fea:	d003      	beq.n	8005ff4 <TIM_Base_SetConfig+0xf8>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	4a0c      	ldr	r2, [pc, #48]	; (8006020 <TIM_Base_SetConfig+0x124>)
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	d103      	bne.n	8005ffc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	691a      	ldr	r2, [r3, #16]
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	615a      	str	r2, [r3, #20]
}
 8006002:	bf00      	nop
 8006004:	3714      	adds	r7, #20
 8006006:	46bd      	mov	sp, r7
 8006008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600c:	4770      	bx	lr
 800600e:	bf00      	nop
 8006010:	40010000 	.word	0x40010000
 8006014:	40000400 	.word	0x40000400
 8006018:	40000800 	.word	0x40000800
 800601c:	40000c00 	.word	0x40000c00
 8006020:	40010400 	.word	0x40010400
 8006024:	40014000 	.word	0x40014000
 8006028:	40014400 	.word	0x40014400
 800602c:	40014800 	.word	0x40014800
 8006030:	40001800 	.word	0x40001800
 8006034:	40001c00 	.word	0x40001c00
 8006038:	40002000 	.word	0x40002000

0800603c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800603c:	b480      	push	{r7}
 800603e:	b087      	sub	sp, #28
 8006040:	af00      	add	r7, sp, #0
 8006042:	60f8      	str	r0, [r7, #12]
 8006044:	60b9      	str	r1, [r7, #8]
 8006046:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	6a1b      	ldr	r3, [r3, #32]
 800604c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	6a1b      	ldr	r3, [r3, #32]
 8006052:	f023 0201 	bic.w	r2, r3, #1
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	699b      	ldr	r3, [r3, #24]
 800605e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006066:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	011b      	lsls	r3, r3, #4
 800606c:	693a      	ldr	r2, [r7, #16]
 800606e:	4313      	orrs	r3, r2
 8006070:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	f023 030a 	bic.w	r3, r3, #10
 8006078:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800607a:	697a      	ldr	r2, [r7, #20]
 800607c:	68bb      	ldr	r3, [r7, #8]
 800607e:	4313      	orrs	r3, r2
 8006080:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	693a      	ldr	r2, [r7, #16]
 8006086:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	697a      	ldr	r2, [r7, #20]
 800608c:	621a      	str	r2, [r3, #32]
}
 800608e:	bf00      	nop
 8006090:	371c      	adds	r7, #28
 8006092:	46bd      	mov	sp, r7
 8006094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006098:	4770      	bx	lr

0800609a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800609a:	b480      	push	{r7}
 800609c:	b087      	sub	sp, #28
 800609e:	af00      	add	r7, sp, #0
 80060a0:	60f8      	str	r0, [r7, #12]
 80060a2:	60b9      	str	r1, [r7, #8]
 80060a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	6a1b      	ldr	r3, [r3, #32]
 80060aa:	f023 0210 	bic.w	r2, r3, #16
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	699b      	ldr	r3, [r3, #24]
 80060b6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	6a1b      	ldr	r3, [r3, #32]
 80060bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80060c4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	031b      	lsls	r3, r3, #12
 80060ca:	697a      	ldr	r2, [r7, #20]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80060d6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	011b      	lsls	r3, r3, #4
 80060dc:	693a      	ldr	r2, [r7, #16]
 80060de:	4313      	orrs	r3, r2
 80060e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	697a      	ldr	r2, [r7, #20]
 80060e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	693a      	ldr	r2, [r7, #16]
 80060ec:	621a      	str	r2, [r3, #32]
}
 80060ee:	bf00      	nop
 80060f0:	371c      	adds	r7, #28
 80060f2:	46bd      	mov	sp, r7
 80060f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f8:	4770      	bx	lr

080060fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80060fa:	b480      	push	{r7}
 80060fc:	b085      	sub	sp, #20
 80060fe:	af00      	add	r7, sp, #0
 8006100:	6078      	str	r0, [r7, #4]
 8006102:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	689b      	ldr	r3, [r3, #8]
 8006108:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006110:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006112:	683a      	ldr	r2, [r7, #0]
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	4313      	orrs	r3, r2
 8006118:	f043 0307 	orr.w	r3, r3, #7
 800611c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	609a      	str	r2, [r3, #8]
}
 8006124:	bf00      	nop
 8006126:	3714      	adds	r7, #20
 8006128:	46bd      	mov	sp, r7
 800612a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800612e:	4770      	bx	lr

08006130 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006130:	b480      	push	{r7}
 8006132:	b087      	sub	sp, #28
 8006134:	af00      	add	r7, sp, #0
 8006136:	60f8      	str	r0, [r7, #12]
 8006138:	60b9      	str	r1, [r7, #8]
 800613a:	607a      	str	r2, [r7, #4]
 800613c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800614a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800614c:	683b      	ldr	r3, [r7, #0]
 800614e:	021a      	lsls	r2, r3, #8
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	431a      	orrs	r2, r3
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	4313      	orrs	r3, r2
 8006158:	697a      	ldr	r2, [r7, #20]
 800615a:	4313      	orrs	r3, r2
 800615c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	697a      	ldr	r2, [r7, #20]
 8006162:	609a      	str	r2, [r3, #8]
}
 8006164:	bf00      	nop
 8006166:	371c      	adds	r7, #28
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006170:	b480      	push	{r7}
 8006172:	b083      	sub	sp, #12
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006178:	bf00      	nop
 800617a:	370c      	adds	r7, #12
 800617c:	46bd      	mov	sp, r7
 800617e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006182:	4770      	bx	lr

08006184 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006184:	b480      	push	{r7}
 8006186:	b083      	sub	sp, #12
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800618c:	bf00      	nop
 800618e:	370c      	adds	r7, #12
 8006190:	46bd      	mov	sp, r7
 8006192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006196:	4770      	bx	lr

08006198 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b082      	sub	sp, #8
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d101      	bne.n	80061aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061a6:	2301      	movs	r3, #1
 80061a8:	e03f      	b.n	800622a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d106      	bne.n	80061c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f7fd f93c 	bl	800343c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2224      	movs	r2, #36	; 0x24
 80061c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68da      	ldr	r2, [r3, #12]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80061da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f000 fddf 	bl	8006da0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	691a      	ldr	r2, [r3, #16]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80061f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	695a      	ldr	r2, [r3, #20]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006200:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	68da      	ldr	r2, [r3, #12]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006210:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2220      	movs	r2, #32
 800621c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2220      	movs	r2, #32
 8006224:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006228:	2300      	movs	r3, #0
}
 800622a:	4618      	mov	r0, r3
 800622c:	3708      	adds	r7, #8
 800622e:	46bd      	mov	sp, r7
 8006230:	bd80      	pop	{r7, pc}

08006232 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006232:	b580      	push	{r7, lr}
 8006234:	b08a      	sub	sp, #40	; 0x28
 8006236:	af02      	add	r7, sp, #8
 8006238:	60f8      	str	r0, [r7, #12]
 800623a:	60b9      	str	r1, [r7, #8]
 800623c:	603b      	str	r3, [r7, #0]
 800623e:	4613      	mov	r3, r2
 8006240:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006242:	2300      	movs	r3, #0
 8006244:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800624c:	b2db      	uxtb	r3, r3
 800624e:	2b20      	cmp	r3, #32
 8006250:	d17c      	bne.n	800634c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d002      	beq.n	800625e <HAL_UART_Transmit+0x2c>
 8006258:	88fb      	ldrh	r3, [r7, #6]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d101      	bne.n	8006262 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e075      	b.n	800634e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006268:	2b01      	cmp	r3, #1
 800626a:	d101      	bne.n	8006270 <HAL_UART_Transmit+0x3e>
 800626c:	2302      	movs	r3, #2
 800626e:	e06e      	b.n	800634e <HAL_UART_Transmit+0x11c>
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2201      	movs	r2, #1
 8006274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2200      	movs	r2, #0
 800627c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	2221      	movs	r2, #33	; 0x21
 8006282:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006286:	f7fd fd5f 	bl	8003d48 <HAL_GetTick>
 800628a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	88fa      	ldrh	r2, [r7, #6]
 8006290:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	88fa      	ldrh	r2, [r7, #6]
 8006296:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80062a0:	d108      	bne.n	80062b4 <HAL_UART_Transmit+0x82>
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	691b      	ldr	r3, [r3, #16]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d104      	bne.n	80062b4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80062aa:	2300      	movs	r3, #0
 80062ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	61bb      	str	r3, [r7, #24]
 80062b2:	e003      	b.n	80062bc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80062b4:	68bb      	ldr	r3, [r7, #8]
 80062b6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80062b8:	2300      	movs	r3, #0
 80062ba:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2200      	movs	r2, #0
 80062c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80062c4:	e02a      	b.n	800631c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	9300      	str	r3, [sp, #0]
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	2200      	movs	r2, #0
 80062ce:	2180      	movs	r1, #128	; 0x80
 80062d0:	68f8      	ldr	r0, [r7, #12]
 80062d2:	f000 fb1f 	bl	8006914 <UART_WaitOnFlagUntilTimeout>
 80062d6:	4603      	mov	r3, r0
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d001      	beq.n	80062e0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80062dc:	2303      	movs	r3, #3
 80062de:	e036      	b.n	800634e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80062e0:	69fb      	ldr	r3, [r7, #28]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d10b      	bne.n	80062fe <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80062e6:	69bb      	ldr	r3, [r7, #24]
 80062e8:	881b      	ldrh	r3, [r3, #0]
 80062ea:	461a      	mov	r2, r3
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80062f4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	3302      	adds	r3, #2
 80062fa:	61bb      	str	r3, [r7, #24]
 80062fc:	e007      	b.n	800630e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80062fe:	69fb      	ldr	r3, [r7, #28]
 8006300:	781a      	ldrb	r2, [r3, #0]
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006308:	69fb      	ldr	r3, [r7, #28]
 800630a:	3301      	adds	r3, #1
 800630c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006312:	b29b      	uxth	r3, r3
 8006314:	3b01      	subs	r3, #1
 8006316:	b29a      	uxth	r2, r3
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006320:	b29b      	uxth	r3, r3
 8006322:	2b00      	cmp	r3, #0
 8006324:	d1cf      	bne.n	80062c6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	9300      	str	r3, [sp, #0]
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	2200      	movs	r2, #0
 800632e:	2140      	movs	r1, #64	; 0x40
 8006330:	68f8      	ldr	r0, [r7, #12]
 8006332:	f000 faef 	bl	8006914 <UART_WaitOnFlagUntilTimeout>
 8006336:	4603      	mov	r3, r0
 8006338:	2b00      	cmp	r3, #0
 800633a:	d001      	beq.n	8006340 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800633c:	2303      	movs	r3, #3
 800633e:	e006      	b.n	800634e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2220      	movs	r2, #32
 8006344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006348:	2300      	movs	r3, #0
 800634a:	e000      	b.n	800634e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800634c:	2302      	movs	r3, #2
  }
}
 800634e:	4618      	mov	r0, r3
 8006350:	3720      	adds	r7, #32
 8006352:	46bd      	mov	sp, r7
 8006354:	bd80      	pop	{r7, pc}

08006356 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006356:	b580      	push	{r7, lr}
 8006358:	b084      	sub	sp, #16
 800635a:	af00      	add	r7, sp, #0
 800635c:	60f8      	str	r0, [r7, #12]
 800635e:	60b9      	str	r1, [r7, #8]
 8006360:	4613      	mov	r3, r2
 8006362:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800636a:	b2db      	uxtb	r3, r3
 800636c:	2b20      	cmp	r3, #32
 800636e:	d11d      	bne.n	80063ac <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d002      	beq.n	800637c <HAL_UART_Receive_IT+0x26>
 8006376:	88fb      	ldrh	r3, [r7, #6]
 8006378:	2b00      	cmp	r3, #0
 800637a:	d101      	bne.n	8006380 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e016      	b.n	80063ae <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006386:	2b01      	cmp	r3, #1
 8006388:	d101      	bne.n	800638e <HAL_UART_Receive_IT+0x38>
 800638a:	2302      	movs	r3, #2
 800638c:	e00f      	b.n	80063ae <HAL_UART_Receive_IT+0x58>
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	2201      	movs	r2, #1
 8006392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	2200      	movs	r2, #0
 800639a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800639c:	88fb      	ldrh	r3, [r7, #6]
 800639e:	461a      	mov	r2, r3
 80063a0:	68b9      	ldr	r1, [r7, #8]
 80063a2:	68f8      	ldr	r0, [r7, #12]
 80063a4:	f000 fb24 	bl	80069f0 <UART_Start_Receive_IT>
 80063a8:	4603      	mov	r3, r0
 80063aa:	e000      	b.n	80063ae <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80063ac:	2302      	movs	r3, #2
  }
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3710      	adds	r7, #16
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bd80      	pop	{r7, pc}
	...

080063b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b0ba      	sub	sp, #232	; 0xe8
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	68db      	ldr	r3, [r3, #12]
 80063d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	695b      	ldr	r3, [r3, #20]
 80063da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80063de:	2300      	movs	r3, #0
 80063e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80063e4:	2300      	movs	r3, #0
 80063e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80063ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80063ee:	f003 030f 	and.w	r3, r3, #15
 80063f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80063f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d10f      	bne.n	800641e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80063fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006402:	f003 0320 	and.w	r3, r3, #32
 8006406:	2b00      	cmp	r3, #0
 8006408:	d009      	beq.n	800641e <HAL_UART_IRQHandler+0x66>
 800640a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800640e:	f003 0320 	and.w	r3, r3, #32
 8006412:	2b00      	cmp	r3, #0
 8006414:	d003      	beq.n	800641e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006416:	6878      	ldr	r0, [r7, #4]
 8006418:	f000 fc07 	bl	8006c2a <UART_Receive_IT>
      return;
 800641c:	e256      	b.n	80068cc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800641e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006422:	2b00      	cmp	r3, #0
 8006424:	f000 80de 	beq.w	80065e4 <HAL_UART_IRQHandler+0x22c>
 8006428:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800642c:	f003 0301 	and.w	r3, r3, #1
 8006430:	2b00      	cmp	r3, #0
 8006432:	d106      	bne.n	8006442 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006434:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006438:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800643c:	2b00      	cmp	r3, #0
 800643e:	f000 80d1 	beq.w	80065e4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006446:	f003 0301 	and.w	r3, r3, #1
 800644a:	2b00      	cmp	r3, #0
 800644c:	d00b      	beq.n	8006466 <HAL_UART_IRQHandler+0xae>
 800644e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006452:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006456:	2b00      	cmp	r3, #0
 8006458:	d005      	beq.n	8006466 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800645e:	f043 0201 	orr.w	r2, r3, #1
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800646a:	f003 0304 	and.w	r3, r3, #4
 800646e:	2b00      	cmp	r3, #0
 8006470:	d00b      	beq.n	800648a <HAL_UART_IRQHandler+0xd2>
 8006472:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006476:	f003 0301 	and.w	r3, r3, #1
 800647a:	2b00      	cmp	r3, #0
 800647c:	d005      	beq.n	800648a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006482:	f043 0202 	orr.w	r2, r3, #2
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800648a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800648e:	f003 0302 	and.w	r3, r3, #2
 8006492:	2b00      	cmp	r3, #0
 8006494:	d00b      	beq.n	80064ae <HAL_UART_IRQHandler+0xf6>
 8006496:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800649a:	f003 0301 	and.w	r3, r3, #1
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d005      	beq.n	80064ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a6:	f043 0204 	orr.w	r2, r3, #4
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80064ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064b2:	f003 0308 	and.w	r3, r3, #8
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d011      	beq.n	80064de <HAL_UART_IRQHandler+0x126>
 80064ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064be:	f003 0320 	and.w	r3, r3, #32
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d105      	bne.n	80064d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80064c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064ca:	f003 0301 	and.w	r3, r3, #1
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d005      	beq.n	80064de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064d6:	f043 0208 	orr.w	r2, r3, #8
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	f000 81ed 	beq.w	80068c2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80064e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064ec:	f003 0320 	and.w	r3, r3, #32
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d008      	beq.n	8006506 <HAL_UART_IRQHandler+0x14e>
 80064f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064f8:	f003 0320 	and.w	r3, r3, #32
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d002      	beq.n	8006506 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f000 fb92 	bl	8006c2a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	695b      	ldr	r3, [r3, #20]
 800650c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006510:	2b40      	cmp	r3, #64	; 0x40
 8006512:	bf0c      	ite	eq
 8006514:	2301      	moveq	r3, #1
 8006516:	2300      	movne	r3, #0
 8006518:	b2db      	uxtb	r3, r3
 800651a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006522:	f003 0308 	and.w	r3, r3, #8
 8006526:	2b00      	cmp	r3, #0
 8006528:	d103      	bne.n	8006532 <HAL_UART_IRQHandler+0x17a>
 800652a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800652e:	2b00      	cmp	r3, #0
 8006530:	d04f      	beq.n	80065d2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 fa9a 	bl	8006a6c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	695b      	ldr	r3, [r3, #20]
 800653e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006542:	2b40      	cmp	r3, #64	; 0x40
 8006544:	d141      	bne.n	80065ca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	3314      	adds	r3, #20
 800654c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006550:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006554:	e853 3f00 	ldrex	r3, [r3]
 8006558:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800655c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006560:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006564:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	3314      	adds	r3, #20
 800656e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006572:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006576:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800657a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800657e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006582:	e841 2300 	strex	r3, r2, [r1]
 8006586:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800658a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800658e:	2b00      	cmp	r3, #0
 8006590:	d1d9      	bne.n	8006546 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006596:	2b00      	cmp	r3, #0
 8006598:	d013      	beq.n	80065c2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800659e:	4a7d      	ldr	r2, [pc, #500]	; (8006794 <HAL_UART_IRQHandler+0x3dc>)
 80065a0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065a6:	4618      	mov	r0, r3
 80065a8:	f7fe fa53 	bl	8004a52 <HAL_DMA_Abort_IT>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d016      	beq.n	80065e0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065b8:	687a      	ldr	r2, [r7, #4]
 80065ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80065bc:	4610      	mov	r0, r2
 80065be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065c0:	e00e      	b.n	80065e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f000 f990 	bl	80068e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065c8:	e00a      	b.n	80065e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80065ca:	6878      	ldr	r0, [r7, #4]
 80065cc:	f000 f98c 	bl	80068e8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065d0:	e006      	b.n	80065e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 f988 	bl	80068e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80065de:	e170      	b.n	80068c2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065e0:	bf00      	nop
    return;
 80065e2:	e16e      	b.n	80068c2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065e8:	2b01      	cmp	r3, #1
 80065ea:	f040 814a 	bne.w	8006882 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80065ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80065f2:	f003 0310 	and.w	r3, r3, #16
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	f000 8143 	beq.w	8006882 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80065fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006600:	f003 0310 	and.w	r3, r3, #16
 8006604:	2b00      	cmp	r3, #0
 8006606:	f000 813c 	beq.w	8006882 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800660a:	2300      	movs	r3, #0
 800660c:	60bb      	str	r3, [r7, #8]
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	60bb      	str	r3, [r7, #8]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	60bb      	str	r3, [r7, #8]
 800661e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800662a:	2b40      	cmp	r3, #64	; 0x40
 800662c:	f040 80b4 	bne.w	8006798 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800663c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006640:	2b00      	cmp	r3, #0
 8006642:	f000 8140 	beq.w	80068c6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800664a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800664e:	429a      	cmp	r2, r3
 8006650:	f080 8139 	bcs.w	80068c6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800665a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006660:	69db      	ldr	r3, [r3, #28]
 8006662:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006666:	f000 8088 	beq.w	800677a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	330c      	adds	r3, #12
 8006670:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006674:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006678:	e853 3f00 	ldrex	r3, [r3]
 800667c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006680:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006684:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006688:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	330c      	adds	r3, #12
 8006692:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006696:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800669a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800669e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80066a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80066a6:	e841 2300 	strex	r3, r2, [r1]
 80066aa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80066ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d1d9      	bne.n	800666a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	3314      	adds	r3, #20
 80066bc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80066c0:	e853 3f00 	ldrex	r3, [r3]
 80066c4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80066c6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80066c8:	f023 0301 	bic.w	r3, r3, #1
 80066cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	3314      	adds	r3, #20
 80066d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80066da:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80066de:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066e0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80066e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80066e6:	e841 2300 	strex	r3, r2, [r1]
 80066ea:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80066ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d1e1      	bne.n	80066b6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	3314      	adds	r3, #20
 80066f8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80066fc:	e853 3f00 	ldrex	r3, [r3]
 8006700:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006702:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006704:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006708:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	3314      	adds	r3, #20
 8006712:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006716:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006718:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800671c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800671e:	e841 2300 	strex	r3, r2, [r1]
 8006722:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006724:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006726:	2b00      	cmp	r3, #0
 8006728:	d1e3      	bne.n	80066f2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2220      	movs	r2, #32
 800672e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	2200      	movs	r2, #0
 8006736:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	330c      	adds	r3, #12
 800673e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006740:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006742:	e853 3f00 	ldrex	r3, [r3]
 8006746:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006748:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800674a:	f023 0310 	bic.w	r3, r3, #16
 800674e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	330c      	adds	r3, #12
 8006758:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800675c:	65ba      	str	r2, [r7, #88]	; 0x58
 800675e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006760:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006762:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006764:	e841 2300 	strex	r3, r2, [r1]
 8006768:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800676a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800676c:	2b00      	cmp	r3, #0
 800676e:	d1e3      	bne.n	8006738 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006774:	4618      	mov	r0, r3
 8006776:	f7fe f8fc 	bl	8004972 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006782:	b29b      	uxth	r3, r3
 8006784:	1ad3      	subs	r3, r2, r3
 8006786:	b29b      	uxth	r3, r3
 8006788:	4619      	mov	r1, r3
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 f8b6 	bl	80068fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006790:	e099      	b.n	80068c6 <HAL_UART_IRQHandler+0x50e>
 8006792:	bf00      	nop
 8006794:	08006b33 	.word	0x08006b33
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067a0:	b29b      	uxth	r3, r3
 80067a2:	1ad3      	subs	r3, r2, r3
 80067a4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80067ac:	b29b      	uxth	r3, r3
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	f000 808b 	beq.w	80068ca <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80067b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	f000 8086 	beq.w	80068ca <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	330c      	adds	r3, #12
 80067c4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067c8:	e853 3f00 	ldrex	r3, [r3]
 80067cc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80067ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80067d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80067d4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	330c      	adds	r3, #12
 80067de:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80067e2:	647a      	str	r2, [r7, #68]	; 0x44
 80067e4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80067e8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80067ea:	e841 2300 	strex	r3, r2, [r1]
 80067ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80067f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d1e3      	bne.n	80067be <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	3314      	adds	r3, #20
 80067fc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006800:	e853 3f00 	ldrex	r3, [r3]
 8006804:	623b      	str	r3, [r7, #32]
   return(result);
 8006806:	6a3b      	ldr	r3, [r7, #32]
 8006808:	f023 0301 	bic.w	r3, r3, #1
 800680c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	3314      	adds	r3, #20
 8006816:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800681a:	633a      	str	r2, [r7, #48]	; 0x30
 800681c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800681e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006820:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006822:	e841 2300 	strex	r3, r2, [r1]
 8006826:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800682a:	2b00      	cmp	r3, #0
 800682c:	d1e3      	bne.n	80067f6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2220      	movs	r2, #32
 8006832:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2200      	movs	r2, #0
 800683a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	330c      	adds	r3, #12
 8006842:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006844:	693b      	ldr	r3, [r7, #16]
 8006846:	e853 3f00 	ldrex	r3, [r3]
 800684a:	60fb      	str	r3, [r7, #12]
   return(result);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f023 0310 	bic.w	r3, r3, #16
 8006852:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	330c      	adds	r3, #12
 800685c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006860:	61fa      	str	r2, [r7, #28]
 8006862:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006864:	69b9      	ldr	r1, [r7, #24]
 8006866:	69fa      	ldr	r2, [r7, #28]
 8006868:	e841 2300 	strex	r3, r2, [r1]
 800686c:	617b      	str	r3, [r7, #20]
   return(result);
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d1e3      	bne.n	800683c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006874:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006878:	4619      	mov	r1, r3
 800687a:	6878      	ldr	r0, [r7, #4]
 800687c:	f000 f83e 	bl	80068fc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006880:	e023      	b.n	80068ca <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006886:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800688a:	2b00      	cmp	r3, #0
 800688c:	d009      	beq.n	80068a2 <HAL_UART_IRQHandler+0x4ea>
 800688e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006892:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006896:	2b00      	cmp	r3, #0
 8006898:	d003      	beq.n	80068a2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f000 f95d 	bl	8006b5a <UART_Transmit_IT>
    return;
 80068a0:	e014      	b.n	80068cc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80068a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d00e      	beq.n	80068cc <HAL_UART_IRQHandler+0x514>
 80068ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80068b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d008      	beq.n	80068cc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f000 f99d 	bl	8006bfa <UART_EndTransmit_IT>
    return;
 80068c0:	e004      	b.n	80068cc <HAL_UART_IRQHandler+0x514>
    return;
 80068c2:	bf00      	nop
 80068c4:	e002      	b.n	80068cc <HAL_UART_IRQHandler+0x514>
      return;
 80068c6:	bf00      	nop
 80068c8:	e000      	b.n	80068cc <HAL_UART_IRQHandler+0x514>
      return;
 80068ca:	bf00      	nop
  }
}
 80068cc:	37e8      	adds	r7, #232	; 0xe8
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop

080068d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80068d4:	b480      	push	{r7}
 80068d6:	b083      	sub	sp, #12
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80068dc:	bf00      	nop
 80068de:	370c      	adds	r7, #12
 80068e0:	46bd      	mov	sp, r7
 80068e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e6:	4770      	bx	lr

080068e8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80068e8:	b480      	push	{r7}
 80068ea:	b083      	sub	sp, #12
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80068f0:	bf00      	nop
 80068f2:	370c      	adds	r7, #12
 80068f4:	46bd      	mov	sp, r7
 80068f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068fa:	4770      	bx	lr

080068fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b083      	sub	sp, #12
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
 8006904:	460b      	mov	r3, r1
 8006906:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006908:	bf00      	nop
 800690a:	370c      	adds	r7, #12
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr

08006914 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b090      	sub	sp, #64	; 0x40
 8006918:	af00      	add	r7, sp, #0
 800691a:	60f8      	str	r0, [r7, #12]
 800691c:	60b9      	str	r1, [r7, #8]
 800691e:	603b      	str	r3, [r7, #0]
 8006920:	4613      	mov	r3, r2
 8006922:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006924:	e050      	b.n	80069c8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006926:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006928:	f1b3 3fff 	cmp.w	r3, #4294967295
 800692c:	d04c      	beq.n	80069c8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800692e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006930:	2b00      	cmp	r3, #0
 8006932:	d007      	beq.n	8006944 <UART_WaitOnFlagUntilTimeout+0x30>
 8006934:	f7fd fa08 	bl	8003d48 <HAL_GetTick>
 8006938:	4602      	mov	r2, r0
 800693a:	683b      	ldr	r3, [r7, #0]
 800693c:	1ad3      	subs	r3, r2, r3
 800693e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006940:	429a      	cmp	r2, r3
 8006942:	d241      	bcs.n	80069c8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	330c      	adds	r3, #12
 800694a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800694c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800694e:	e853 3f00 	ldrex	r3, [r3]
 8006952:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006956:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800695a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	330c      	adds	r3, #12
 8006962:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006964:	637a      	str	r2, [r7, #52]	; 0x34
 8006966:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006968:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800696a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800696c:	e841 2300 	strex	r3, r2, [r1]
 8006970:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006972:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006974:	2b00      	cmp	r3, #0
 8006976:	d1e5      	bne.n	8006944 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	3314      	adds	r3, #20
 800697e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006980:	697b      	ldr	r3, [r7, #20]
 8006982:	e853 3f00 	ldrex	r3, [r3]
 8006986:	613b      	str	r3, [r7, #16]
   return(result);
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	f023 0301 	bic.w	r3, r3, #1
 800698e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	3314      	adds	r3, #20
 8006996:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006998:	623a      	str	r2, [r7, #32]
 800699a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800699c:	69f9      	ldr	r1, [r7, #28]
 800699e:	6a3a      	ldr	r2, [r7, #32]
 80069a0:	e841 2300 	strex	r3, r2, [r1]
 80069a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80069a6:	69bb      	ldr	r3, [r7, #24]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d1e5      	bne.n	8006978 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2220      	movs	r2, #32
 80069b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	2220      	movs	r2, #32
 80069b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	2200      	movs	r2, #0
 80069c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80069c4:	2303      	movs	r3, #3
 80069c6:	e00f      	b.n	80069e8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	681a      	ldr	r2, [r3, #0]
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	4013      	ands	r3, r2
 80069d2:	68ba      	ldr	r2, [r7, #8]
 80069d4:	429a      	cmp	r2, r3
 80069d6:	bf0c      	ite	eq
 80069d8:	2301      	moveq	r3, #1
 80069da:	2300      	movne	r3, #0
 80069dc:	b2db      	uxtb	r3, r3
 80069de:	461a      	mov	r2, r3
 80069e0:	79fb      	ldrb	r3, [r7, #7]
 80069e2:	429a      	cmp	r2, r3
 80069e4:	d09f      	beq.n	8006926 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80069e6:	2300      	movs	r3, #0
}
 80069e8:	4618      	mov	r0, r3
 80069ea:	3740      	adds	r7, #64	; 0x40
 80069ec:	46bd      	mov	sp, r7
 80069ee:	bd80      	pop	{r7, pc}

080069f0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b085      	sub	sp, #20
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	60f8      	str	r0, [r7, #12]
 80069f8:	60b9      	str	r1, [r7, #8]
 80069fa:	4613      	mov	r3, r2
 80069fc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	68ba      	ldr	r2, [r7, #8]
 8006a02:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	88fa      	ldrh	r2, [r7, #6]
 8006a08:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	88fa      	ldrh	r2, [r7, #6]
 8006a0e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	2200      	movs	r2, #0
 8006a14:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	2222      	movs	r2, #34	; 0x22
 8006a1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2200      	movs	r2, #0
 8006a22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	691b      	ldr	r3, [r3, #16]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d007      	beq.n	8006a3e <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	68da      	ldr	r2, [r3, #12]
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006a3c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	695a      	ldr	r2, [r3, #20]
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f042 0201 	orr.w	r2, r2, #1
 8006a4c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	68da      	ldr	r2, [r3, #12]
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	f042 0220 	orr.w	r2, r2, #32
 8006a5c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006a5e:	2300      	movs	r3, #0
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3714      	adds	r7, #20
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr

08006a6c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b095      	sub	sp, #84	; 0x54
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	330c      	adds	r3, #12
 8006a7a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a7e:	e853 3f00 	ldrex	r3, [r3]
 8006a82:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a86:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006a8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	330c      	adds	r3, #12
 8006a92:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006a94:	643a      	str	r2, [r7, #64]	; 0x40
 8006a96:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a98:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006a9a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006a9c:	e841 2300 	strex	r3, r2, [r1]
 8006aa0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d1e5      	bne.n	8006a74 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	3314      	adds	r3, #20
 8006aae:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ab0:	6a3b      	ldr	r3, [r7, #32]
 8006ab2:	e853 3f00 	ldrex	r3, [r3]
 8006ab6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ab8:	69fb      	ldr	r3, [r7, #28]
 8006aba:	f023 0301 	bic.w	r3, r3, #1
 8006abe:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	3314      	adds	r3, #20
 8006ac6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ac8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006aca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006acc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006ace:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006ad0:	e841 2300 	strex	r3, r2, [r1]
 8006ad4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d1e5      	bne.n	8006aa8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	d119      	bne.n	8006b18 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	330c      	adds	r3, #12
 8006aea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	e853 3f00 	ldrex	r3, [r3]
 8006af2:	60bb      	str	r3, [r7, #8]
   return(result);
 8006af4:	68bb      	ldr	r3, [r7, #8]
 8006af6:	f023 0310 	bic.w	r3, r3, #16
 8006afa:	647b      	str	r3, [r7, #68]	; 0x44
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	330c      	adds	r3, #12
 8006b02:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b04:	61ba      	str	r2, [r7, #24]
 8006b06:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b08:	6979      	ldr	r1, [r7, #20]
 8006b0a:	69ba      	ldr	r2, [r7, #24]
 8006b0c:	e841 2300 	strex	r3, r2, [r1]
 8006b10:	613b      	str	r3, [r7, #16]
   return(result);
 8006b12:	693b      	ldr	r3, [r7, #16]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d1e5      	bne.n	8006ae4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2220      	movs	r2, #32
 8006b1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2200      	movs	r2, #0
 8006b24:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006b26:	bf00      	nop
 8006b28:	3754      	adds	r7, #84	; 0x54
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b30:	4770      	bx	lr

08006b32 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b32:	b580      	push	{r7, lr}
 8006b34:	b084      	sub	sp, #16
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b3e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	2200      	movs	r2, #0
 8006b44:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2200      	movs	r2, #0
 8006b4a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b4c:	68f8      	ldr	r0, [r7, #12]
 8006b4e:	f7ff fecb 	bl	80068e8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b52:	bf00      	nop
 8006b54:	3710      	adds	r7, #16
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}

08006b5a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006b5a:	b480      	push	{r7}
 8006b5c:	b085      	sub	sp, #20
 8006b5e:	af00      	add	r7, sp, #0
 8006b60:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b68:	b2db      	uxtb	r3, r3
 8006b6a:	2b21      	cmp	r3, #33	; 0x21
 8006b6c:	d13e      	bne.n	8006bec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	689b      	ldr	r3, [r3, #8]
 8006b72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b76:	d114      	bne.n	8006ba2 <UART_Transmit_IT+0x48>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	691b      	ldr	r3, [r3, #16]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d110      	bne.n	8006ba2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6a1b      	ldr	r3, [r3, #32]
 8006b84:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	881b      	ldrh	r3, [r3, #0]
 8006b8a:	461a      	mov	r2, r3
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b94:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6a1b      	ldr	r3, [r3, #32]
 8006b9a:	1c9a      	adds	r2, r3, #2
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	621a      	str	r2, [r3, #32]
 8006ba0:	e008      	b.n	8006bb4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6a1b      	ldr	r3, [r3, #32]
 8006ba6:	1c59      	adds	r1, r3, #1
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	6211      	str	r1, [r2, #32]
 8006bac:	781a      	ldrb	r2, [r3, #0]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	3b01      	subs	r3, #1
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	4619      	mov	r1, r3
 8006bc2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d10f      	bne.n	8006be8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	68da      	ldr	r2, [r3, #12]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006bd6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	68da      	ldr	r2, [r3, #12]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006be6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006be8:	2300      	movs	r3, #0
 8006bea:	e000      	b.n	8006bee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006bec:	2302      	movs	r3, #2
  }
}
 8006bee:	4618      	mov	r0, r3
 8006bf0:	3714      	adds	r7, #20
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf8:	4770      	bx	lr

08006bfa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006bfa:	b580      	push	{r7, lr}
 8006bfc:	b082      	sub	sp, #8
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	68da      	ldr	r2, [r3, #12]
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c10:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2220      	movs	r2, #32
 8006c16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f7ff fe5a 	bl	80068d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006c20:	2300      	movs	r3, #0
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3708      	adds	r7, #8
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}

08006c2a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006c2a:	b580      	push	{r7, lr}
 8006c2c:	b08c      	sub	sp, #48	; 0x30
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c38:	b2db      	uxtb	r3, r3
 8006c3a:	2b22      	cmp	r3, #34	; 0x22
 8006c3c:	f040 80ab 	bne.w	8006d96 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	689b      	ldr	r3, [r3, #8]
 8006c44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c48:	d117      	bne.n	8006c7a <UART_Receive_IT+0x50>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	691b      	ldr	r3, [r3, #16]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d113      	bne.n	8006c7a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006c52:	2300      	movs	r3, #0
 8006c54:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c5a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	685b      	ldr	r3, [r3, #4]
 8006c62:	b29b      	uxth	r3, r3
 8006c64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c68:	b29a      	uxth	r2, r3
 8006c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c6c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c72:	1c9a      	adds	r2, r3, #2
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	629a      	str	r2, [r3, #40]	; 0x28
 8006c78:	e026      	b.n	8006cc8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c7e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006c80:	2300      	movs	r3, #0
 8006c82:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	689b      	ldr	r3, [r3, #8]
 8006c88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c8c:	d007      	beq.n	8006c9e <UART_Receive_IT+0x74>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d10a      	bne.n	8006cac <UART_Receive_IT+0x82>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	691b      	ldr	r3, [r3, #16]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d106      	bne.n	8006cac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	b2da      	uxtb	r2, r3
 8006ca6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ca8:	701a      	strb	r2, [r3, #0]
 8006caa:	e008      	b.n	8006cbe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	b2db      	uxtb	r3, r3
 8006cb4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006cb8:	b2da      	uxtb	r2, r3
 8006cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006cbc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cc2:	1c5a      	adds	r2, r3, #1
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ccc:	b29b      	uxth	r3, r3
 8006cce:	3b01      	subs	r3, #1
 8006cd0:	b29b      	uxth	r3, r3
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	4619      	mov	r1, r3
 8006cd6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d15a      	bne.n	8006d92 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	68da      	ldr	r2, [r3, #12]
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f022 0220 	bic.w	r2, r2, #32
 8006cea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	68da      	ldr	r2, [r3, #12]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006cfa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	695a      	ldr	r2, [r3, #20]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f022 0201 	bic.w	r2, r2, #1
 8006d0a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2220      	movs	r2, #32
 8006d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d18:	2b01      	cmp	r3, #1
 8006d1a:	d135      	bne.n	8006d88 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	330c      	adds	r3, #12
 8006d28:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2a:	697b      	ldr	r3, [r7, #20]
 8006d2c:	e853 3f00 	ldrex	r3, [r3]
 8006d30:	613b      	str	r3, [r7, #16]
   return(result);
 8006d32:	693b      	ldr	r3, [r7, #16]
 8006d34:	f023 0310 	bic.w	r3, r3, #16
 8006d38:	627b      	str	r3, [r7, #36]	; 0x24
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	330c      	adds	r3, #12
 8006d40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d42:	623a      	str	r2, [r7, #32]
 8006d44:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d46:	69f9      	ldr	r1, [r7, #28]
 8006d48:	6a3a      	ldr	r2, [r7, #32]
 8006d4a:	e841 2300 	strex	r3, r2, [r1]
 8006d4e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d50:	69bb      	ldr	r3, [r7, #24]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d1e5      	bne.n	8006d22 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f003 0310 	and.w	r3, r3, #16
 8006d60:	2b10      	cmp	r3, #16
 8006d62:	d10a      	bne.n	8006d7a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006d64:	2300      	movs	r3, #0
 8006d66:	60fb      	str	r3, [r7, #12]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	60fb      	str	r3, [r7, #12]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	685b      	ldr	r3, [r3, #4]
 8006d76:	60fb      	str	r3, [r7, #12]
 8006d78:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006d7e:	4619      	mov	r1, r3
 8006d80:	6878      	ldr	r0, [r7, #4]
 8006d82:	f7ff fdbb 	bl	80068fc <HAL_UARTEx_RxEventCallback>
 8006d86:	e002      	b.n	8006d8e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006d88:	6878      	ldr	r0, [r7, #4]
 8006d8a:	f7fb ff8d 	bl	8002ca8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006d8e:	2300      	movs	r3, #0
 8006d90:	e002      	b.n	8006d98 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006d92:	2300      	movs	r3, #0
 8006d94:	e000      	b.n	8006d98 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006d96:	2302      	movs	r3, #2
  }
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3730      	adds	r7, #48	; 0x30
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}

08006da0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006da0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006da4:	b0c0      	sub	sp, #256	; 0x100
 8006da6:	af00      	add	r7, sp, #0
 8006da8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006dac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	691b      	ldr	r3, [r3, #16]
 8006db4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006db8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006dbc:	68d9      	ldr	r1, [r3, #12]
 8006dbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	ea40 0301 	orr.w	r3, r0, r1
 8006dc8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006dca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006dce:	689a      	ldr	r2, [r3, #8]
 8006dd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006dd4:	691b      	ldr	r3, [r3, #16]
 8006dd6:	431a      	orrs	r2, r3
 8006dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ddc:	695b      	ldr	r3, [r3, #20]
 8006dde:	431a      	orrs	r2, r3
 8006de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006de4:	69db      	ldr	r3, [r3, #28]
 8006de6:	4313      	orrs	r3, r2
 8006de8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	68db      	ldr	r3, [r3, #12]
 8006df4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006df8:	f021 010c 	bic.w	r1, r1, #12
 8006dfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e00:	681a      	ldr	r2, [r3, #0]
 8006e02:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006e06:	430b      	orrs	r3, r1
 8006e08:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	695b      	ldr	r3, [r3, #20]
 8006e12:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006e16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e1a:	6999      	ldr	r1, [r3, #24]
 8006e1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	ea40 0301 	orr.w	r3, r0, r1
 8006e26:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e2c:	681a      	ldr	r2, [r3, #0]
 8006e2e:	4b8f      	ldr	r3, [pc, #572]	; (800706c <UART_SetConfig+0x2cc>)
 8006e30:	429a      	cmp	r2, r3
 8006e32:	d005      	beq.n	8006e40 <UART_SetConfig+0xa0>
 8006e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	4b8d      	ldr	r3, [pc, #564]	; (8007070 <UART_SetConfig+0x2d0>)
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	d104      	bne.n	8006e4a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006e40:	f7fe f948 	bl	80050d4 <HAL_RCC_GetPCLK2Freq>
 8006e44:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006e48:	e003      	b.n	8006e52 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006e4a:	f7fe f92f 	bl	80050ac <HAL_RCC_GetPCLK1Freq>
 8006e4e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e56:	69db      	ldr	r3, [r3, #28]
 8006e58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e5c:	f040 810c 	bne.w	8007078 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006e60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e64:	2200      	movs	r2, #0
 8006e66:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006e6a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006e6e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006e72:	4622      	mov	r2, r4
 8006e74:	462b      	mov	r3, r5
 8006e76:	1891      	adds	r1, r2, r2
 8006e78:	65b9      	str	r1, [r7, #88]	; 0x58
 8006e7a:	415b      	adcs	r3, r3
 8006e7c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006e7e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006e82:	4621      	mov	r1, r4
 8006e84:	eb12 0801 	adds.w	r8, r2, r1
 8006e88:	4629      	mov	r1, r5
 8006e8a:	eb43 0901 	adc.w	r9, r3, r1
 8006e8e:	f04f 0200 	mov.w	r2, #0
 8006e92:	f04f 0300 	mov.w	r3, #0
 8006e96:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006e9a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006e9e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006ea2:	4690      	mov	r8, r2
 8006ea4:	4699      	mov	r9, r3
 8006ea6:	4623      	mov	r3, r4
 8006ea8:	eb18 0303 	adds.w	r3, r8, r3
 8006eac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006eb0:	462b      	mov	r3, r5
 8006eb2:	eb49 0303 	adc.w	r3, r9, r3
 8006eb6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006eba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ebe:	685b      	ldr	r3, [r3, #4]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006ec6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006eca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006ece:	460b      	mov	r3, r1
 8006ed0:	18db      	adds	r3, r3, r3
 8006ed2:	653b      	str	r3, [r7, #80]	; 0x50
 8006ed4:	4613      	mov	r3, r2
 8006ed6:	eb42 0303 	adc.w	r3, r2, r3
 8006eda:	657b      	str	r3, [r7, #84]	; 0x54
 8006edc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006ee0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006ee4:	f7f9 fdae 	bl	8000a44 <__aeabi_uldivmod>
 8006ee8:	4602      	mov	r2, r0
 8006eea:	460b      	mov	r3, r1
 8006eec:	4b61      	ldr	r3, [pc, #388]	; (8007074 <UART_SetConfig+0x2d4>)
 8006eee:	fba3 2302 	umull	r2, r3, r3, r2
 8006ef2:	095b      	lsrs	r3, r3, #5
 8006ef4:	011c      	lsls	r4, r3, #4
 8006ef6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006efa:	2200      	movs	r2, #0
 8006efc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006f00:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006f04:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006f08:	4642      	mov	r2, r8
 8006f0a:	464b      	mov	r3, r9
 8006f0c:	1891      	adds	r1, r2, r2
 8006f0e:	64b9      	str	r1, [r7, #72]	; 0x48
 8006f10:	415b      	adcs	r3, r3
 8006f12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f14:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006f18:	4641      	mov	r1, r8
 8006f1a:	eb12 0a01 	adds.w	sl, r2, r1
 8006f1e:	4649      	mov	r1, r9
 8006f20:	eb43 0b01 	adc.w	fp, r3, r1
 8006f24:	f04f 0200 	mov.w	r2, #0
 8006f28:	f04f 0300 	mov.w	r3, #0
 8006f2c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006f30:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006f34:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006f38:	4692      	mov	sl, r2
 8006f3a:	469b      	mov	fp, r3
 8006f3c:	4643      	mov	r3, r8
 8006f3e:	eb1a 0303 	adds.w	r3, sl, r3
 8006f42:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006f46:	464b      	mov	r3, r9
 8006f48:	eb4b 0303 	adc.w	r3, fp, r3
 8006f4c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006f50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006f5c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006f60:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006f64:	460b      	mov	r3, r1
 8006f66:	18db      	adds	r3, r3, r3
 8006f68:	643b      	str	r3, [r7, #64]	; 0x40
 8006f6a:	4613      	mov	r3, r2
 8006f6c:	eb42 0303 	adc.w	r3, r2, r3
 8006f70:	647b      	str	r3, [r7, #68]	; 0x44
 8006f72:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006f76:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006f7a:	f7f9 fd63 	bl	8000a44 <__aeabi_uldivmod>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	460b      	mov	r3, r1
 8006f82:	4611      	mov	r1, r2
 8006f84:	4b3b      	ldr	r3, [pc, #236]	; (8007074 <UART_SetConfig+0x2d4>)
 8006f86:	fba3 2301 	umull	r2, r3, r3, r1
 8006f8a:	095b      	lsrs	r3, r3, #5
 8006f8c:	2264      	movs	r2, #100	; 0x64
 8006f8e:	fb02 f303 	mul.w	r3, r2, r3
 8006f92:	1acb      	subs	r3, r1, r3
 8006f94:	00db      	lsls	r3, r3, #3
 8006f96:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006f9a:	4b36      	ldr	r3, [pc, #216]	; (8007074 <UART_SetConfig+0x2d4>)
 8006f9c:	fba3 2302 	umull	r2, r3, r3, r2
 8006fa0:	095b      	lsrs	r3, r3, #5
 8006fa2:	005b      	lsls	r3, r3, #1
 8006fa4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006fa8:	441c      	add	r4, r3
 8006faa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006fae:	2200      	movs	r2, #0
 8006fb0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006fb4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006fb8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006fbc:	4642      	mov	r2, r8
 8006fbe:	464b      	mov	r3, r9
 8006fc0:	1891      	adds	r1, r2, r2
 8006fc2:	63b9      	str	r1, [r7, #56]	; 0x38
 8006fc4:	415b      	adcs	r3, r3
 8006fc6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fc8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006fcc:	4641      	mov	r1, r8
 8006fce:	1851      	adds	r1, r2, r1
 8006fd0:	6339      	str	r1, [r7, #48]	; 0x30
 8006fd2:	4649      	mov	r1, r9
 8006fd4:	414b      	adcs	r3, r1
 8006fd6:	637b      	str	r3, [r7, #52]	; 0x34
 8006fd8:	f04f 0200 	mov.w	r2, #0
 8006fdc:	f04f 0300 	mov.w	r3, #0
 8006fe0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006fe4:	4659      	mov	r1, fp
 8006fe6:	00cb      	lsls	r3, r1, #3
 8006fe8:	4651      	mov	r1, sl
 8006fea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006fee:	4651      	mov	r1, sl
 8006ff0:	00ca      	lsls	r2, r1, #3
 8006ff2:	4610      	mov	r0, r2
 8006ff4:	4619      	mov	r1, r3
 8006ff6:	4603      	mov	r3, r0
 8006ff8:	4642      	mov	r2, r8
 8006ffa:	189b      	adds	r3, r3, r2
 8006ffc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007000:	464b      	mov	r3, r9
 8007002:	460a      	mov	r2, r1
 8007004:	eb42 0303 	adc.w	r3, r2, r3
 8007008:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800700c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	2200      	movs	r2, #0
 8007014:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007018:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800701c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007020:	460b      	mov	r3, r1
 8007022:	18db      	adds	r3, r3, r3
 8007024:	62bb      	str	r3, [r7, #40]	; 0x28
 8007026:	4613      	mov	r3, r2
 8007028:	eb42 0303 	adc.w	r3, r2, r3
 800702c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800702e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007032:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007036:	f7f9 fd05 	bl	8000a44 <__aeabi_uldivmod>
 800703a:	4602      	mov	r2, r0
 800703c:	460b      	mov	r3, r1
 800703e:	4b0d      	ldr	r3, [pc, #52]	; (8007074 <UART_SetConfig+0x2d4>)
 8007040:	fba3 1302 	umull	r1, r3, r3, r2
 8007044:	095b      	lsrs	r3, r3, #5
 8007046:	2164      	movs	r1, #100	; 0x64
 8007048:	fb01 f303 	mul.w	r3, r1, r3
 800704c:	1ad3      	subs	r3, r2, r3
 800704e:	00db      	lsls	r3, r3, #3
 8007050:	3332      	adds	r3, #50	; 0x32
 8007052:	4a08      	ldr	r2, [pc, #32]	; (8007074 <UART_SetConfig+0x2d4>)
 8007054:	fba2 2303 	umull	r2, r3, r2, r3
 8007058:	095b      	lsrs	r3, r3, #5
 800705a:	f003 0207 	and.w	r2, r3, #7
 800705e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4422      	add	r2, r4
 8007066:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007068:	e105      	b.n	8007276 <UART_SetConfig+0x4d6>
 800706a:	bf00      	nop
 800706c:	40011000 	.word	0x40011000
 8007070:	40011400 	.word	0x40011400
 8007074:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007078:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800707c:	2200      	movs	r2, #0
 800707e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007082:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007086:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800708a:	4642      	mov	r2, r8
 800708c:	464b      	mov	r3, r9
 800708e:	1891      	adds	r1, r2, r2
 8007090:	6239      	str	r1, [r7, #32]
 8007092:	415b      	adcs	r3, r3
 8007094:	627b      	str	r3, [r7, #36]	; 0x24
 8007096:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800709a:	4641      	mov	r1, r8
 800709c:	1854      	adds	r4, r2, r1
 800709e:	4649      	mov	r1, r9
 80070a0:	eb43 0501 	adc.w	r5, r3, r1
 80070a4:	f04f 0200 	mov.w	r2, #0
 80070a8:	f04f 0300 	mov.w	r3, #0
 80070ac:	00eb      	lsls	r3, r5, #3
 80070ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80070b2:	00e2      	lsls	r2, r4, #3
 80070b4:	4614      	mov	r4, r2
 80070b6:	461d      	mov	r5, r3
 80070b8:	4643      	mov	r3, r8
 80070ba:	18e3      	adds	r3, r4, r3
 80070bc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80070c0:	464b      	mov	r3, r9
 80070c2:	eb45 0303 	adc.w	r3, r5, r3
 80070c6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80070ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	2200      	movs	r2, #0
 80070d2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80070d6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80070da:	f04f 0200 	mov.w	r2, #0
 80070de:	f04f 0300 	mov.w	r3, #0
 80070e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80070e6:	4629      	mov	r1, r5
 80070e8:	008b      	lsls	r3, r1, #2
 80070ea:	4621      	mov	r1, r4
 80070ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070f0:	4621      	mov	r1, r4
 80070f2:	008a      	lsls	r2, r1, #2
 80070f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80070f8:	f7f9 fca4 	bl	8000a44 <__aeabi_uldivmod>
 80070fc:	4602      	mov	r2, r0
 80070fe:	460b      	mov	r3, r1
 8007100:	4b60      	ldr	r3, [pc, #384]	; (8007284 <UART_SetConfig+0x4e4>)
 8007102:	fba3 2302 	umull	r2, r3, r3, r2
 8007106:	095b      	lsrs	r3, r3, #5
 8007108:	011c      	lsls	r4, r3, #4
 800710a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800710e:	2200      	movs	r2, #0
 8007110:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007114:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007118:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800711c:	4642      	mov	r2, r8
 800711e:	464b      	mov	r3, r9
 8007120:	1891      	adds	r1, r2, r2
 8007122:	61b9      	str	r1, [r7, #24]
 8007124:	415b      	adcs	r3, r3
 8007126:	61fb      	str	r3, [r7, #28]
 8007128:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800712c:	4641      	mov	r1, r8
 800712e:	1851      	adds	r1, r2, r1
 8007130:	6139      	str	r1, [r7, #16]
 8007132:	4649      	mov	r1, r9
 8007134:	414b      	adcs	r3, r1
 8007136:	617b      	str	r3, [r7, #20]
 8007138:	f04f 0200 	mov.w	r2, #0
 800713c:	f04f 0300 	mov.w	r3, #0
 8007140:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007144:	4659      	mov	r1, fp
 8007146:	00cb      	lsls	r3, r1, #3
 8007148:	4651      	mov	r1, sl
 800714a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800714e:	4651      	mov	r1, sl
 8007150:	00ca      	lsls	r2, r1, #3
 8007152:	4610      	mov	r0, r2
 8007154:	4619      	mov	r1, r3
 8007156:	4603      	mov	r3, r0
 8007158:	4642      	mov	r2, r8
 800715a:	189b      	adds	r3, r3, r2
 800715c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007160:	464b      	mov	r3, r9
 8007162:	460a      	mov	r2, r1
 8007164:	eb42 0303 	adc.w	r3, r2, r3
 8007168:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800716c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	67bb      	str	r3, [r7, #120]	; 0x78
 8007176:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007178:	f04f 0200 	mov.w	r2, #0
 800717c:	f04f 0300 	mov.w	r3, #0
 8007180:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007184:	4649      	mov	r1, r9
 8007186:	008b      	lsls	r3, r1, #2
 8007188:	4641      	mov	r1, r8
 800718a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800718e:	4641      	mov	r1, r8
 8007190:	008a      	lsls	r2, r1, #2
 8007192:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007196:	f7f9 fc55 	bl	8000a44 <__aeabi_uldivmod>
 800719a:	4602      	mov	r2, r0
 800719c:	460b      	mov	r3, r1
 800719e:	4b39      	ldr	r3, [pc, #228]	; (8007284 <UART_SetConfig+0x4e4>)
 80071a0:	fba3 1302 	umull	r1, r3, r3, r2
 80071a4:	095b      	lsrs	r3, r3, #5
 80071a6:	2164      	movs	r1, #100	; 0x64
 80071a8:	fb01 f303 	mul.w	r3, r1, r3
 80071ac:	1ad3      	subs	r3, r2, r3
 80071ae:	011b      	lsls	r3, r3, #4
 80071b0:	3332      	adds	r3, #50	; 0x32
 80071b2:	4a34      	ldr	r2, [pc, #208]	; (8007284 <UART_SetConfig+0x4e4>)
 80071b4:	fba2 2303 	umull	r2, r3, r2, r3
 80071b8:	095b      	lsrs	r3, r3, #5
 80071ba:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80071be:	441c      	add	r4, r3
 80071c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071c4:	2200      	movs	r2, #0
 80071c6:	673b      	str	r3, [r7, #112]	; 0x70
 80071c8:	677a      	str	r2, [r7, #116]	; 0x74
 80071ca:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80071ce:	4642      	mov	r2, r8
 80071d0:	464b      	mov	r3, r9
 80071d2:	1891      	adds	r1, r2, r2
 80071d4:	60b9      	str	r1, [r7, #8]
 80071d6:	415b      	adcs	r3, r3
 80071d8:	60fb      	str	r3, [r7, #12]
 80071da:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80071de:	4641      	mov	r1, r8
 80071e0:	1851      	adds	r1, r2, r1
 80071e2:	6039      	str	r1, [r7, #0]
 80071e4:	4649      	mov	r1, r9
 80071e6:	414b      	adcs	r3, r1
 80071e8:	607b      	str	r3, [r7, #4]
 80071ea:	f04f 0200 	mov.w	r2, #0
 80071ee:	f04f 0300 	mov.w	r3, #0
 80071f2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80071f6:	4659      	mov	r1, fp
 80071f8:	00cb      	lsls	r3, r1, #3
 80071fa:	4651      	mov	r1, sl
 80071fc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007200:	4651      	mov	r1, sl
 8007202:	00ca      	lsls	r2, r1, #3
 8007204:	4610      	mov	r0, r2
 8007206:	4619      	mov	r1, r3
 8007208:	4603      	mov	r3, r0
 800720a:	4642      	mov	r2, r8
 800720c:	189b      	adds	r3, r3, r2
 800720e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007210:	464b      	mov	r3, r9
 8007212:	460a      	mov	r2, r1
 8007214:	eb42 0303 	adc.w	r3, r2, r3
 8007218:	66fb      	str	r3, [r7, #108]	; 0x6c
 800721a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	2200      	movs	r2, #0
 8007222:	663b      	str	r3, [r7, #96]	; 0x60
 8007224:	667a      	str	r2, [r7, #100]	; 0x64
 8007226:	f04f 0200 	mov.w	r2, #0
 800722a:	f04f 0300 	mov.w	r3, #0
 800722e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007232:	4649      	mov	r1, r9
 8007234:	008b      	lsls	r3, r1, #2
 8007236:	4641      	mov	r1, r8
 8007238:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800723c:	4641      	mov	r1, r8
 800723e:	008a      	lsls	r2, r1, #2
 8007240:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007244:	f7f9 fbfe 	bl	8000a44 <__aeabi_uldivmod>
 8007248:	4602      	mov	r2, r0
 800724a:	460b      	mov	r3, r1
 800724c:	4b0d      	ldr	r3, [pc, #52]	; (8007284 <UART_SetConfig+0x4e4>)
 800724e:	fba3 1302 	umull	r1, r3, r3, r2
 8007252:	095b      	lsrs	r3, r3, #5
 8007254:	2164      	movs	r1, #100	; 0x64
 8007256:	fb01 f303 	mul.w	r3, r1, r3
 800725a:	1ad3      	subs	r3, r2, r3
 800725c:	011b      	lsls	r3, r3, #4
 800725e:	3332      	adds	r3, #50	; 0x32
 8007260:	4a08      	ldr	r2, [pc, #32]	; (8007284 <UART_SetConfig+0x4e4>)
 8007262:	fba2 2303 	umull	r2, r3, r2, r3
 8007266:	095b      	lsrs	r3, r3, #5
 8007268:	f003 020f 	and.w	r2, r3, #15
 800726c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4422      	add	r2, r4
 8007274:	609a      	str	r2, [r3, #8]
}
 8007276:	bf00      	nop
 8007278:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800727c:	46bd      	mov	sp, r7
 800727e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007282:	bf00      	nop
 8007284:	51eb851f 	.word	0x51eb851f

08007288 <movingAverageInit>:
 */

#include "movingAverage.h"

void movingAverageInit(MovingAverage *movingAverage, uint16_t window)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b082      	sub	sp, #8
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
 8007290:	460b      	mov	r3, r1
 8007292:	807b      	strh	r3, [r7, #2]
	movingAverage->index = 0;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2200      	movs	r2, #0
 8007298:	801a      	strh	r2, [r3, #0]
	movingAverage->window = window;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	887a      	ldrh	r2, [r7, #2]
 800729e:	805a      	strh	r2, [r3, #2]
	memset(movingAverage->buffer, 0x00, MOV_AVG_FIL_MAX_QTY_OF_ELEMENTS * sizeof(int32_t));
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	3304      	adds	r3, #4
 80072a4:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 80072a8:	2100      	movs	r1, #0
 80072aa:	4618      	mov	r0, r3
 80072ac:	f000 fbda 	bl	8007a64 <memset>
	movingAverage->sum = 0;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2200      	movs	r2, #0
 80072b4:	f8c3 24b4 	str.w	r2, [r3, #1204]	; 0x4b4
	movingAverage->movingAverage = 0;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	f8c3 24b8 	str.w	r2, [r3, #1208]	; 0x4b8
}
 80072c0:	bf00      	nop
 80072c2:	3708      	adds	r7, #8
 80072c4:	46bd      	mov	sp, r7
 80072c6:	bd80      	pop	{r7, pc}

080072c8 <movingAverageAddValue>:

void movingAverageAddValue(MovingAverage *movingAverage, int32_t newValue)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b083      	sub	sp, #12
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	6078      	str	r0, [r7, #4]
 80072d0:	6039      	str	r1, [r7, #0]
	movingAverage->sum = movingAverage->sum - movingAverage->buffer[movingAverage->index] + newValue;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f8d3 24b4 	ldr.w	r2, [r3, #1204]	; 0x4b4
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80072de:	6879      	ldr	r1, [r7, #4]
 80072e0:	009b      	lsls	r3, r3, #2
 80072e2:	440b      	add	r3, r1
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	1ad2      	subs	r2, r2, r3
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	441a      	add	r2, r3
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f8c3 24b4 	str.w	r2, [r3, #1204]	; 0x4b4
	movingAverage->buffer[movingAverage->index] = newValue;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80072f8:	687a      	ldr	r2, [r7, #4]
 80072fa:	009b      	lsls	r3, r3, #2
 80072fc:	4413      	add	r3, r2
 80072fe:	683a      	ldr	r2, [r7, #0]
 8007300:	605a      	str	r2, [r3, #4]
	movingAverage->movingAverage = movingAverage->sum / movingAverage->window;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f8d3 34b4 	ldr.w	r3, [r3, #1204]	; 0x4b4
 8007308:	687a      	ldr	r2, [r7, #4]
 800730a:	8852      	ldrh	r2, [r2, #2]
 800730c:	fb93 f2f2 	sdiv	r2, r3, r2
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f8c3 24b8 	str.w	r2, [r3, #1208]	; 0x4b8
	movingAverage->index = (movingAverage->index + 1) % movingAverage->window;
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f9b3 3000 	ldrsh.w	r3, [r3]
 800731c:	3301      	adds	r3, #1
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	8852      	ldrh	r2, [r2, #2]
 8007322:	fb93 f1f2 	sdiv	r1, r3, r2
 8007326:	fb01 f202 	mul.w	r2, r1, r2
 800732a:	1a9b      	subs	r3, r3, r2
 800732c:	b21a      	sxth	r2, r3
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	801a      	strh	r2, [r3, #0]
}
 8007332:	bf00      	nop
 8007334:	370c      	adds	r7, #12
 8007336:	46bd      	mov	sp, r7
 8007338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733c:	4770      	bx	lr

0800733e <movingAverageGetMean>:

int32_t movingAverageGetMean(MovingAverage *movingAverage)
{
 800733e:	b480      	push	{r7}
 8007340:	b083      	sub	sp, #12
 8007342:	af00      	add	r7, sp, #0
 8007344:	6078      	str	r0, [r7, #4]
	return movingAverage->movingAverage;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	f8d3 34b8 	ldr.w	r3, [r3, #1208]	; 0x4b8
}
 800734c:	4618      	mov	r0, r3
 800734e:	370c      	adds	r7, #12
 8007350:	46bd      	mov	sp, r7
 8007352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007356:	4770      	bx	lr

08007358 <movingAverageGetWindow>:

uint16_t movingAverageGetWindow(MovingAverage *movingAverage)
{
 8007358:	b480      	push	{r7}
 800735a:	b083      	sub	sp, #12
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
	return movingAverage->window;
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	885b      	ldrh	r3, [r3, #2]
}
 8007364:	4618      	mov	r0, r3
 8007366:	370c      	adds	r7, #12
 8007368:	46bd      	mov	sp, r7
 800736a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800736e:	4770      	bx	lr

08007370 <movingAverageSetWindow>:

void movingAverageSetWindow(MovingAverage *movingAverage, uint16_t window)
{
 8007370:	b480      	push	{r7}
 8007372:	b083      	sub	sp, #12
 8007374:	af00      	add	r7, sp, #0
 8007376:	6078      	str	r0, [r7, #4]
 8007378:	460b      	mov	r3, r1
 800737a:	807b      	strh	r3, [r7, #2]
	if (window > MOV_AVG_FIL_MAX_QTY_OF_ELEMENTS)
 800737c:	887b      	ldrh	r3, [r7, #2]
 800737e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8007382:	d902      	bls.n	800738a <movingAverageSetWindow+0x1a>
	{
		window = MOV_AVG_FIL_MAX_QTY_OF_ELEMENTS;
 8007384:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8007388:	807b      	strh	r3, [r7, #2]
	}
	movingAverage->window = window;
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	887a      	ldrh	r2, [r7, #2]
 800738e:	805a      	strh	r2, [r3, #2]
}
 8007390:	bf00      	nop
 8007392:	370c      	adds	r7, #12
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr

0800739c <pidInit>:

#include "pid.h"
#include "defs.h"

void pidInit(PidController *pidController, float kp, float ki, float kd, float offset, float bias, ControllerTopology controllerTopology)
{
 800739c:	b480      	push	{r7}
 800739e:	b089      	sub	sp, #36	; 0x24
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	61f8      	str	r0, [r7, #28]
 80073a4:	ed87 0a06 	vstr	s0, [r7, #24]
 80073a8:	edc7 0a05 	vstr	s1, [r7, #20]
 80073ac:	ed87 1a04 	vstr	s2, [r7, #16]
 80073b0:	edc7 1a03 	vstr	s3, [r7, #12]
 80073b4:	ed87 2a02 	vstr	s4, [r7, #8]
 80073b8:	460b      	mov	r3, r1
 80073ba:	71fb      	strb	r3, [r7, #7]
	pidController->kp = kp;
 80073bc:	69fb      	ldr	r3, [r7, #28]
 80073be:	69ba      	ldr	r2, [r7, #24]
 80073c0:	601a      	str	r2, [r3, #0]
	pidController->ki = ki;
 80073c2:	69fb      	ldr	r3, [r7, #28]
 80073c4:	697a      	ldr	r2, [r7, #20]
 80073c6:	605a      	str	r2, [r3, #4]
	pidController->kd = kd;
 80073c8:	69fb      	ldr	r3, [r7, #28]
 80073ca:	693a      	ldr	r2, [r7, #16]
 80073cc:	609a      	str	r2, [r3, #8]
	pidController->controllerTopology = controllerTopology;
 80073ce:	69fb      	ldr	r3, [r7, #28]
 80073d0:	79fa      	ldrb	r2, [r7, #7]
 80073d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	pidController->currentError = 0;
 80073d6:	69fb      	ldr	r3, [r7, #28]
 80073d8:	f04f 0200 	mov.w	r2, #0
 80073dc:	60da      	str	r2, [r3, #12]
	pidController->previousError = 0;
 80073de:	69fb      	ldr	r3, [r7, #28]
 80073e0:	f04f 0200 	mov.w	r2, #0
 80073e4:	611a      	str	r2, [r3, #16]
	pidController->sumOfErrors = 0;
 80073e6:	69fb      	ldr	r3, [r7, #28]
 80073e8:	f04f 0200 	mov.w	r2, #0
 80073ec:	615a      	str	r2, [r3, #20]
	pidController->setpoint = 0;
 80073ee:	69fb      	ldr	r3, [r7, #28]
 80073f0:	f04f 0200 	mov.w	r2, #0
 80073f4:	619a      	str	r2, [r3, #24]
	pidController->controlledVariable = 0;
 80073f6:	69fb      	ldr	r3, [r7, #28]
 80073f8:	f04f 0200 	mov.w	r2, #0
 80073fc:	61da      	str	r2, [r3, #28]
	pidController->processVariable = 0;
 80073fe:	69fb      	ldr	r3, [r7, #28]
 8007400:	f04f 0200 	mov.w	r2, #0
 8007404:	621a      	str	r2, [r3, #32]
	pidController->differenceOfErrors = 0;
 8007406:	69fb      	ldr	r3, [r7, #28]
 8007408:	f04f 0200 	mov.w	r2, #0
 800740c:	625a      	str	r2, [r3, #36]	; 0x24
	pidController->minSumOfErrors = -10000;
 800740e:	69fb      	ldr	r3, [r7, #28]
 8007410:	4a0d      	ldr	r2, [pc, #52]	; (8007448 <pidInit+0xac>)
 8007412:	635a      	str	r2, [r3, #52]	; 0x34
	pidController->maxSumOfErrors = 10000;
 8007414:	69fb      	ldr	r3, [r7, #28]
 8007416:	f242 7210 	movw	r2, #10000	; 0x2710
 800741a:	639a      	str	r2, [r3, #56]	; 0x38
	pidController->minControlledVariable = 0;
 800741c:	69fb      	ldr	r3, [r7, #28]
 800741e:	2200      	movs	r2, #0
 8007420:	63da      	str	r2, [r3, #60]	; 0x3c
	pidController->maxControlledVariable = 4095;
 8007422:	69fb      	ldr	r3, [r7, #28]
 8007424:	f640 72ff 	movw	r2, #4095	; 0xfff
 8007428:	641a      	str	r2, [r3, #64]	; 0x40
	pidController->offset = offset;
 800742a:	69fb      	ldr	r3, [r7, #28]
 800742c:	68fa      	ldr	r2, [r7, #12]
 800742e:	62da      	str	r2, [r3, #44]	; 0x2c
	pidController->bias = bias;
 8007430:	69fb      	ldr	r3, [r7, #28]
 8007432:	68ba      	ldr	r2, [r7, #8]
 8007434:	631a      	str	r2, [r3, #48]	; 0x30
	// pidController->interval = ((float) DELAY_25_MILISECONDS) / 10000;
	pidController->interval = ((float) DELAY_5_MILISECONDS) / 10000;
 8007436:	69fb      	ldr	r3, [r7, #28]
 8007438:	4a04      	ldr	r2, [pc, #16]	; (800744c <pidInit+0xb0>)
 800743a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800743c:	bf00      	nop
 800743e:	3724      	adds	r7, #36	; 0x24
 8007440:	46bd      	mov	sp, r7
 8007442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007446:	4770      	bx	lr
 8007448:	ffffd8f0 	.word	0xffffd8f0
 800744c:	3ba3d70a 	.word	0x3ba3d70a

08007450 <pidCompute>:

void pidCompute(PidController *pidController)
{
 8007450:	b480      	push	{r7}
 8007452:	b089      	sub	sp, #36	; 0x24
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
	pidController->currentError = pidController->setpoint - pidController->processVariable;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	ed93 7a06 	vldr	s14, [r3, #24]
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	edd3 7a08 	vldr	s15, [r3, #32]
 8007464:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	edc3 7a03 	vstr	s15, [r3, #12]
	pidController->sumOfErrors += pidController->currentError;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	ed93 7a05 	vldr	s14, [r3, #20]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	edd3 7a03 	vldr	s15, [r3, #12]
 800747a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	edc3 7a05 	vstr	s15, [r3, #20]
	pidController->differenceOfErrors = pidController->currentError - pidController->previousError;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	ed93 7a03 	vldr	s14, [r3, #12]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	edd3 7a04 	vldr	s15, [r3, #16]
 8007490:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

	if (pidController->sumOfErrors > pidController->maxSumOfErrors)
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	ed93 7a05 	vldr	s14, [r3, #20]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074a4:	ee07 3a90 	vmov	s15, r3
 80074a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80074ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80074b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074b4:	dd09      	ble.n	80074ca <pidCompute+0x7a>
	{
		pidController->sumOfErrors = pidController->maxSumOfErrors;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80074ba:	ee07 3a90 	vmov	s15, r3
 80074be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	edc3 7a05 	vstr	s15, [r3, #20]
 80074c8:	e016      	b.n	80074f8 <pidCompute+0xa8>
	}
	else if (pidController->sumOfErrors < pidController->minSumOfErrors)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	ed93 7a05 	vldr	s14, [r3, #20]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074d4:	ee07 3a90 	vmov	s15, r3
 80074d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80074dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80074e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074e4:	d508      	bpl.n	80074f8 <pidCompute+0xa8>
	{
		pidController->sumOfErrors = pidController->minSumOfErrors;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80074ea:	ee07 3a90 	vmov	s15, r3
 80074ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	edc3 7a05 	vstr	s15, [r3, #20]
	}

	if (pidController->controllerTopology == P_CONTROLLER)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d114      	bne.n	800752c <pidCompute+0xdc>
	{
		float proportionalTerm = pidController->kp * pidController->currentError;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	ed93 7a00 	vldr	s14, [r3]
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	edd3 7a03 	vldr	s15, [r3, #12]
 800750e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007512:	edc7 7a02 	vstr	s15, [r7, #8]
		pidController->controlledVariable = proportionalTerm + pidController->bias;
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 800751c:	edd7 7a02 	vldr	s15, [r7, #8]
 8007520:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	edc3 7a07 	vstr	s15, [r3, #28]
 800752a:	e061      	b.n	80075f0 <pidCompute+0x1a0>
	}
	else if (pidController->controllerTopology == PI_CONTROLLER)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007532:	2b01      	cmp	r3, #1
 8007534:	d122      	bne.n	800757c <pidCompute+0x12c>
	{
		float proportionalTerm = pidController->kp * pidController->currentError;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	ed93 7a00 	vldr	s14, [r3]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	edd3 7a03 	vldr	s15, [r3, #12]
 8007542:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007546:	edc7 7a04 	vstr	s15, [r7, #16]
		float integralTerm = pidController->ki * pidController->sumOfErrors;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	ed93 7a01 	vldr	s14, [r3, #4]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	edd3 7a05 	vldr	s15, [r3, #20]
 8007556:	ee67 7a27 	vmul.f32	s15, s14, s15
 800755a:	edc7 7a03 	vstr	s15, [r7, #12]
		pidController->controlledVariable = proportionalTerm + integralTerm + pidController->bias;
 800755e:	ed97 7a04 	vldr	s14, [r7, #16]
 8007562:	edd7 7a03 	vldr	s15, [r7, #12]
 8007566:	ee37 7a27 	vadd.f32	s14, s14, s15
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8007570:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	edc3 7a07 	vstr	s15, [r3, #28]
 800757a:	e039      	b.n	80075f0 <pidCompute+0x1a0>
	}
	else if (pidController->controllerTopology == PID_CONTROLLER)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007582:	2b02      	cmp	r3, #2
 8007584:	d130      	bne.n	80075e8 <pidCompute+0x198>
	{
		float proportionalTerm = pidController->kp * pidController->currentError;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	ed93 7a00 	vldr	s14, [r3]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	edd3 7a03 	vldr	s15, [r3, #12]
 8007592:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007596:	edc7 7a07 	vstr	s15, [r7, #28]
		float integralTerm = pidController->ki * pidController->sumOfErrors;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	ed93 7a01 	vldr	s14, [r3, #4]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	edd3 7a05 	vldr	s15, [r3, #20]
 80075a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075aa:	edc7 7a06 	vstr	s15, [r7, #24]
		float derivativeTerm = pidController->kd * pidController->differenceOfErrors;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	ed93 7a02 	vldr	s14, [r3, #8]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80075ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075be:	edc7 7a05 	vstr	s15, [r7, #20]
		pidController->controlledVariable = proportionalTerm + integralTerm + derivativeTerm + pidController->bias;
 80075c2:	ed97 7a07 	vldr	s14, [r7, #28]
 80075c6:	edd7 7a06 	vldr	s15, [r7, #24]
 80075ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80075ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80075d2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 80075dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	edc3 7a07 	vstr	s15, [r3, #28]
 80075e6:	e003      	b.n	80075f0 <pidCompute+0x1a0>
	}
	else
	{
		pidController->controlledVariable = 0;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f04f 0200 	mov.w	r2, #0
 80075ee:	61da      	str	r2, [r3, #28]
	}

	if (pidController->controlledVariable > pidController->maxControlledVariable)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	ed93 7a07 	vldr	s14, [r3, #28]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075fa:	ee07 3a90 	vmov	s15, r3
 80075fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007602:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007606:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800760a:	dd09      	ble.n	8007620 <pidCompute+0x1d0>
	{
		pidController->controlledVariable = pidController->maxControlledVariable;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007610:	ee07 3a90 	vmov	s15, r3
 8007614:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	edc3 7a07 	vstr	s15, [r3, #28]
 800761e:	e016      	b.n	800764e <pidCompute+0x1fe>
	}
	else if (pidController->controlledVariable < pidController->minControlledVariable)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	ed93 7a07 	vldr	s14, [r3, #28]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800762a:	ee07 3a90 	vmov	s15, r3
 800762e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007632:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007636:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800763a:	d508      	bpl.n	800764e <pidCompute+0x1fe>
	{
		pidController->controlledVariable = pidController->minControlledVariable;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007640:	ee07 3a90 	vmov	s15, r3
 8007644:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	edc3 7a07 	vstr	s15, [r3, #28]
	}

	pidController->previousError = pidController->currentError;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	68da      	ldr	r2, [r3, #12]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	611a      	str	r2, [r3, #16]
}
 8007656:	bf00      	nop
 8007658:	3724      	adds	r7, #36	; 0x24
 800765a:	46bd      	mov	sp, r7
 800765c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007660:	4770      	bx	lr

08007662 <pidClearParameters>:

void pidClearParameters(PidController *pidController)
{
 8007662:	b480      	push	{r7}
 8007664:	b083      	sub	sp, #12
 8007666:	af00      	add	r7, sp, #0
 8007668:	6078      	str	r0, [r7, #4]
	pidController->controlledVariable = 0;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f04f 0200 	mov.w	r2, #0
 8007670:	61da      	str	r2, [r3, #28]
	pidController->currentError = 0;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f04f 0200 	mov.w	r2, #0
 8007678:	60da      	str	r2, [r3, #12]
	pidController->differenceOfErrors = 0;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f04f 0200 	mov.w	r2, #0
 8007680:	625a      	str	r2, [r3, #36]	; 0x24
	pidController->previousError = 0;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f04f 0200 	mov.w	r2, #0
 8007688:	611a      	str	r2, [r3, #16]
	pidController->processVariable = 0;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	f04f 0200 	mov.w	r2, #0
 8007690:	621a      	str	r2, [r3, #32]
	pidController->sumOfErrors = 0;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f04f 0200 	mov.w	r2, #0
 8007698:	615a      	str	r2, [r3, #20]
}
 800769a:	bf00      	nop
 800769c:	370c      	adds	r7, #12
 800769e:	46bd      	mov	sp, r7
 80076a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a4:	4770      	bx	lr

080076a6 <pidGetKp>:

float pidGetKp(PidController *pidController)
{
 80076a6:	b480      	push	{r7}
 80076a8:	b083      	sub	sp, #12
 80076aa:	af00      	add	r7, sp, #0
 80076ac:	6078      	str	r0, [r7, #4]
	return pidController->kp;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	ee07 3a90 	vmov	s15, r3
}
 80076b6:	eeb0 0a67 	vmov.f32	s0, s15
 80076ba:	370c      	adds	r7, #12
 80076bc:	46bd      	mov	sp, r7
 80076be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c2:	4770      	bx	lr

080076c4 <pidSetKp>:

void pidSetKp(PidController *pidController, float kp)
{
 80076c4:	b480      	push	{r7}
 80076c6:	b083      	sub	sp, #12
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
 80076cc:	ed87 0a00 	vstr	s0, [r7]
	pidController->kp = kp;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	683a      	ldr	r2, [r7, #0]
 80076d4:	601a      	str	r2, [r3, #0]
}
 80076d6:	bf00      	nop
 80076d8:	370c      	adds	r7, #12
 80076da:	46bd      	mov	sp, r7
 80076dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e0:	4770      	bx	lr

080076e2 <pidGetKi>:

float pidGetKi(PidController *pidController)
{
 80076e2:	b480      	push	{r7}
 80076e4:	b083      	sub	sp, #12
 80076e6:	af00      	add	r7, sp, #0
 80076e8:	6078      	str	r0, [r7, #4]
	return pidController->ki;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	ee07 3a90 	vmov	s15, r3
}
 80076f2:	eeb0 0a67 	vmov.f32	s0, s15
 80076f6:	370c      	adds	r7, #12
 80076f8:	46bd      	mov	sp, r7
 80076fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fe:	4770      	bx	lr

08007700 <pidSetKi>:

void pidSetKi(PidController *pidController, float ki)
{
 8007700:	b480      	push	{r7}
 8007702:	b083      	sub	sp, #12
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
 8007708:	ed87 0a00 	vstr	s0, [r7]
	pidController->ki = ki;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	683a      	ldr	r2, [r7, #0]
 8007710:	605a      	str	r2, [r3, #4]
}
 8007712:	bf00      	nop
 8007714:	370c      	adds	r7, #12
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr

0800771e <pidGetKd>:

float pidGetKd(PidController *pidController)
{
 800771e:	b480      	push	{r7}
 8007720:	b083      	sub	sp, #12
 8007722:	af00      	add	r7, sp, #0
 8007724:	6078      	str	r0, [r7, #4]
	return pidController->kd;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	689b      	ldr	r3, [r3, #8]
 800772a:	ee07 3a90 	vmov	s15, r3
}
 800772e:	eeb0 0a67 	vmov.f32	s0, s15
 8007732:	370c      	adds	r7, #12
 8007734:	46bd      	mov	sp, r7
 8007736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800773a:	4770      	bx	lr

0800773c <pidSetKd>:

void pidSetKd(PidController *pidController, float kd)
{
 800773c:	b480      	push	{r7}
 800773e:	b083      	sub	sp, #12
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	ed87 0a00 	vstr	s0, [r7]
	pidController->kd = kd;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	683a      	ldr	r2, [r7, #0]
 800774c:	609a      	str	r2, [r3, #8]
}
 800774e:	bf00      	nop
 8007750:	370c      	adds	r7, #12
 8007752:	46bd      	mov	sp, r7
 8007754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007758:	4770      	bx	lr

0800775a <pidGetInterval>:

float pidGetInterval(PidController *pidController)
{
 800775a:	b480      	push	{r7}
 800775c:	b083      	sub	sp, #12
 800775e:	af00      	add	r7, sp, #0
 8007760:	6078      	str	r0, [r7, #4]
	return pidController->interval;
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007766:	ee07 3a90 	vmov	s15, r3
}
 800776a:	eeb0 0a67 	vmov.f32	s0, s15
 800776e:	370c      	adds	r7, #12
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr

08007778 <pidSetInterval>:

void pidSetInterval(PidController *pidController, float interval)
{
 8007778:	b480      	push	{r7}
 800777a:	b083      	sub	sp, #12
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
 8007780:	ed87 0a00 	vstr	s0, [r7]
	pidController->interval = interval;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	683a      	ldr	r2, [r7, #0]
 8007788:	629a      	str	r2, [r3, #40]	; 0x28
}
 800778a:	bf00      	nop
 800778c:	370c      	adds	r7, #12
 800778e:	46bd      	mov	sp, r7
 8007790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007794:	4770      	bx	lr

08007796 <pidGetSetpoint>:

float pidGetSetpoint(PidController *pidController)
{
 8007796:	b480      	push	{r7}
 8007798:	b083      	sub	sp, #12
 800779a:	af00      	add	r7, sp, #0
 800779c:	6078      	str	r0, [r7, #4]
	return pidController->setpoint;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	699b      	ldr	r3, [r3, #24]
 80077a2:	ee07 3a90 	vmov	s15, r3
}
 80077a6:	eeb0 0a67 	vmov.f32	s0, s15
 80077aa:	370c      	adds	r7, #12
 80077ac:	46bd      	mov	sp, r7
 80077ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b2:	4770      	bx	lr

080077b4 <pidSetSetpoint>:

void pidSetSetpoint(PidController *pidController, float setpoint)
{
 80077b4:	b480      	push	{r7}
 80077b6:	b083      	sub	sp, #12
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
 80077bc:	ed87 0a00 	vstr	s0, [r7]
	pidController->setpoint = setpoint;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	683a      	ldr	r2, [r7, #0]
 80077c4:	619a      	str	r2, [r3, #24]
}
 80077c6:	bf00      	nop
 80077c8:	370c      	adds	r7, #12
 80077ca:	46bd      	mov	sp, r7
 80077cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d0:	4770      	bx	lr

080077d2 <pidGetProcessVariable>:

float pidGetProcessVariable(PidController *pidController)
{
 80077d2:	b480      	push	{r7}
 80077d4:	b083      	sub	sp, #12
 80077d6:	af00      	add	r7, sp, #0
 80077d8:	6078      	str	r0, [r7, #4]
	return pidController->processVariable;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6a1b      	ldr	r3, [r3, #32]
 80077de:	ee07 3a90 	vmov	s15, r3
}
 80077e2:	eeb0 0a67 	vmov.f32	s0, s15
 80077e6:	370c      	adds	r7, #12
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr

080077f0 <pidSetProcessVariable>:

void pidSetProcessVariable(PidController *pidController, float processVariable)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b083      	sub	sp, #12
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	ed87 0a00 	vstr	s0, [r7]
	pidController->processVariable = processVariable + pidController->offset;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8007802:	edd7 7a00 	vldr	s15, [r7]
 8007806:	ee77 7a27 	vadd.f32	s15, s14, s15
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8007810:	bf00      	nop
 8007812:	370c      	adds	r7, #12
 8007814:	46bd      	mov	sp, r7
 8007816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781a:	4770      	bx	lr

0800781c <pidGetControlledVariable>:

float pidGetControlledVariable(PidController *pidController)
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
	return pidController->controlledVariable;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	69db      	ldr	r3, [r3, #28]
 8007828:	ee07 3a90 	vmov	s15, r3
}
 800782c:	eeb0 0a67 	vmov.f32	s0, s15
 8007830:	370c      	adds	r7, #12
 8007832:	46bd      	mov	sp, r7
 8007834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007838:	4770      	bx	lr

0800783a <pidGetOffset>:

float pidGetOffset(PidController *pidController)
{
 800783a:	b480      	push	{r7}
 800783c:	b083      	sub	sp, #12
 800783e:	af00      	add	r7, sp, #0
 8007840:	6078      	str	r0, [r7, #4]
	return pidController->offset;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007846:	ee07 3a90 	vmov	s15, r3
}
 800784a:	eeb0 0a67 	vmov.f32	s0, s15
 800784e:	370c      	adds	r7, #12
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <pidSetOffset>:

void pidSetOffset(PidController *pidController, float offset)
{
 8007858:	b480      	push	{r7}
 800785a:	b083      	sub	sp, #12
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
 8007860:	ed87 0a00 	vstr	s0, [r7]
	pidController->offset = offset;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	683a      	ldr	r2, [r7, #0]
 8007868:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800786a:	bf00      	nop
 800786c:	370c      	adds	r7, #12
 800786e:	46bd      	mov	sp, r7
 8007870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007874:	4770      	bx	lr

08007876 <pidGetBias>:

float pidGetBias(PidController *pidController)
{
 8007876:	b480      	push	{r7}
 8007878:	b083      	sub	sp, #12
 800787a:	af00      	add	r7, sp, #0
 800787c:	6078      	str	r0, [r7, #4]
	return pidController->bias;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007882:	ee07 3a90 	vmov	s15, r3
}
 8007886:	eeb0 0a67 	vmov.f32	s0, s15
 800788a:	370c      	adds	r7, #12
 800788c:	46bd      	mov	sp, r7
 800788e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007892:	4770      	bx	lr

08007894 <pidSetBias>:

void pidSetBias(PidController *pidController, float bias)
{
 8007894:	b480      	push	{r7}
 8007896:	b083      	sub	sp, #12
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	ed87 0a00 	vstr	s0, [r7]
	pidController->bias = bias;
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	683a      	ldr	r2, [r7, #0]
 80078a4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80078a6:	bf00      	nop
 80078a8:	370c      	adds	r7, #12
 80078aa:	46bd      	mov	sp, r7
 80078ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b0:	4770      	bx	lr

080078b2 <pidGetMinSumOfErrors>:

int32_t pidGetMinSumOfErrors(PidController *pidController)
{
 80078b2:	b480      	push	{r7}
 80078b4:	b083      	sub	sp, #12
 80078b6:	af00      	add	r7, sp, #0
 80078b8:	6078      	str	r0, [r7, #4]
	return pidController->minSumOfErrors;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 80078be:	4618      	mov	r0, r3
 80078c0:	370c      	adds	r7, #12
 80078c2:	46bd      	mov	sp, r7
 80078c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c8:	4770      	bx	lr
	...

080078cc <pidSetMinSumOfErrors>:

void pidSetMinSumOfErrors(PidController *pidController, int32_t minSumOfErrors)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
 80078d4:	6039      	str	r1, [r7, #0]
	if (minSumOfErrors < MIN_SUM_OF_ERRORS_ALLOWED)
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	4a0a      	ldr	r2, [pc, #40]	; (8007904 <pidSetMinSumOfErrors+0x38>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	da02      	bge.n	80078e4 <pidSetMinSumOfErrors+0x18>
	{
		minSumOfErrors = MIN_SUM_OF_ERRORS_ALLOWED;
 80078de:	4b09      	ldr	r3, [pc, #36]	; (8007904 <pidSetMinSumOfErrors+0x38>)
 80078e0:	603b      	str	r3, [r7, #0]
 80078e2:	e005      	b.n	80078f0 <pidSetMinSumOfErrors+0x24>
	}
	else if (minSumOfErrors > MAX_SUM_OF_ERRORS_ALLOWED)
 80078e4:	683b      	ldr	r3, [r7, #0]
 80078e6:	4a08      	ldr	r2, [pc, #32]	; (8007908 <pidSetMinSumOfErrors+0x3c>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	dd01      	ble.n	80078f0 <pidSetMinSumOfErrors+0x24>
	{
		minSumOfErrors = MAX_SUM_OF_ERRORS_ALLOWED;
 80078ec:	4b06      	ldr	r3, [pc, #24]	; (8007908 <pidSetMinSumOfErrors+0x3c>)
 80078ee:	603b      	str	r3, [r7, #0]
	}
	pidController->minSumOfErrors = minSumOfErrors;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	683a      	ldr	r2, [r7, #0]
 80078f4:	635a      	str	r2, [r3, #52]	; 0x34
}
 80078f6:	bf00      	nop
 80078f8:	370c      	adds	r7, #12
 80078fa:	46bd      	mov	sp, r7
 80078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007900:	4770      	bx	lr
 8007902:	bf00      	nop
 8007904:	c4653600 	.word	0xc4653600
 8007908:	3b9aca00 	.word	0x3b9aca00

0800790c <pidGetMaxSumOfErrors>:

int32_t pidGetMaxSumOfErrors(PidController *pidController)
{
 800790c:	b480      	push	{r7}
 800790e:	b083      	sub	sp, #12
 8007910:	af00      	add	r7, sp, #0
 8007912:	6078      	str	r0, [r7, #4]
	return pidController->maxSumOfErrors;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	6b9b      	ldr	r3, [r3, #56]	; 0x38
}
 8007918:	4618      	mov	r0, r3
 800791a:	370c      	adds	r7, #12
 800791c:	46bd      	mov	sp, r7
 800791e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007922:	4770      	bx	lr

08007924 <pidSetMaxSumOfErrors>:

void pidSetMaxSumOfErrors(PidController *pidController, int32_t maxSumOfErrors)
{
 8007924:	b480      	push	{r7}
 8007926:	b083      	sub	sp, #12
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
 800792c:	6039      	str	r1, [r7, #0]
	if (maxSumOfErrors < MIN_SUM_OF_ERRORS_ALLOWED)
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	4a0a      	ldr	r2, [pc, #40]	; (800795c <pidSetMaxSumOfErrors+0x38>)
 8007932:	4293      	cmp	r3, r2
 8007934:	da02      	bge.n	800793c <pidSetMaxSumOfErrors+0x18>
	{
		maxSumOfErrors = MIN_SUM_OF_ERRORS_ALLOWED;
 8007936:	4b09      	ldr	r3, [pc, #36]	; (800795c <pidSetMaxSumOfErrors+0x38>)
 8007938:	603b      	str	r3, [r7, #0]
 800793a:	e005      	b.n	8007948 <pidSetMaxSumOfErrors+0x24>
	}
	else if (maxSumOfErrors > MAX_SUM_OF_ERRORS_ALLOWED)
 800793c:	683b      	ldr	r3, [r7, #0]
 800793e:	4a08      	ldr	r2, [pc, #32]	; (8007960 <pidSetMaxSumOfErrors+0x3c>)
 8007940:	4293      	cmp	r3, r2
 8007942:	dd01      	ble.n	8007948 <pidSetMaxSumOfErrors+0x24>
	{
		maxSumOfErrors = MAX_SUM_OF_ERRORS_ALLOWED;
 8007944:	4b06      	ldr	r3, [pc, #24]	; (8007960 <pidSetMaxSumOfErrors+0x3c>)
 8007946:	603b      	str	r3, [r7, #0]
	}
	pidController->maxSumOfErrors = maxSumOfErrors;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	683a      	ldr	r2, [r7, #0]
 800794c:	639a      	str	r2, [r3, #56]	; 0x38
}
 800794e:	bf00      	nop
 8007950:	370c      	adds	r7, #12
 8007952:	46bd      	mov	sp, r7
 8007954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007958:	4770      	bx	lr
 800795a:	bf00      	nop
 800795c:	c4653600 	.word	0xc4653600
 8007960:	3b9aca00 	.word	0x3b9aca00

08007964 <pidGetMinControlledVariable>:

int32_t pidGetMinControlledVariable(PidController *pidController)
{
 8007964:	b480      	push	{r7}
 8007966:	b083      	sub	sp, #12
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
	return pidController->minControlledVariable;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 8007970:	4618      	mov	r0, r3
 8007972:	370c      	adds	r7, #12
 8007974:	46bd      	mov	sp, r7
 8007976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797a:	4770      	bx	lr

0800797c <pidSetMinControlledVariable>:

void pidSetMinControlledVariable(PidController *pidController, int32_t minControlledVariable)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
 8007984:	6039      	str	r1, [r7, #0]
	if (minControlledVariable < MIN_CONTROLLED_VARIABLE_ALLOWED)
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	2b00      	cmp	r3, #0
 800798a:	da02      	bge.n	8007992 <pidSetMinControlledVariable+0x16>
	{
		minControlledVariable = MIN_CONTROLLED_VARIABLE_ALLOWED;
 800798c:	2300      	movs	r3, #0
 800798e:	603b      	str	r3, [r7, #0]
 8007990:	e006      	b.n	80079a0 <pidSetMinControlledVariable+0x24>
	}
	else if (minControlledVariable > MAX_CONTROLLED_VARIABLE_ALLOWED)
 8007992:	683b      	ldr	r3, [r7, #0]
 8007994:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007998:	db02      	blt.n	80079a0 <pidSetMinControlledVariable+0x24>
	{
		minControlledVariable = MAX_CONTROLLED_VARIABLE_ALLOWED;
 800799a:	f640 73ff 	movw	r3, #4095	; 0xfff
 800799e:	603b      	str	r3, [r7, #0]
	}
	pidController->minControlledVariable = minControlledVariable;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	683a      	ldr	r2, [r7, #0]
 80079a4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80079a6:	bf00      	nop
 80079a8:	370c      	adds	r7, #12
 80079aa:	46bd      	mov	sp, r7
 80079ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b0:	4770      	bx	lr

080079b2 <pidGetMaxControlledVariable>:

int32_t pidGetMaxControlledVariable(PidController *pidController)
{
 80079b2:	b480      	push	{r7}
 80079b4:	b083      	sub	sp, #12
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	6078      	str	r0, [r7, #4]
	return pidController->maxControlledVariable;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80079be:	4618      	mov	r0, r3
 80079c0:	370c      	adds	r7, #12
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr

080079ca <pidSetMaxControlledVariable>:

void pidSetMaxControlledVariable(PidController *pidController, int32_t maxControlledVariable)
{
 80079ca:	b480      	push	{r7}
 80079cc:	b083      	sub	sp, #12
 80079ce:	af00      	add	r7, sp, #0
 80079d0:	6078      	str	r0, [r7, #4]
 80079d2:	6039      	str	r1, [r7, #0]
	if (maxControlledVariable < MIN_CONTROLLED_VARIABLE_ALLOWED)
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	da02      	bge.n	80079e0 <pidSetMaxControlledVariable+0x16>
	{
		maxControlledVariable = MIN_CONTROLLED_VARIABLE_ALLOWED;
 80079da:	2300      	movs	r3, #0
 80079dc:	603b      	str	r3, [r7, #0]
 80079de:	e006      	b.n	80079ee <pidSetMaxControlledVariable+0x24>
	}
	else if (maxControlledVariable > MAX_CONTROLLED_VARIABLE_ALLOWED)
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079e6:	db02      	blt.n	80079ee <pidSetMaxControlledVariable+0x24>
	{
		maxControlledVariable = MAX_CONTROLLED_VARIABLE_ALLOWED;
 80079e8:	f640 73ff 	movw	r3, #4095	; 0xfff
 80079ec:	603b      	str	r3, [r7, #0]
	}
	pidController->maxControlledVariable = maxControlledVariable;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	683a      	ldr	r2, [r7, #0]
 80079f2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80079f4:	bf00      	nop
 80079f6:	370c      	adds	r7, #12
 80079f8:	46bd      	mov	sp, r7
 80079fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fe:	4770      	bx	lr

08007a00 <__libc_init_array>:
 8007a00:	b570      	push	{r4, r5, r6, lr}
 8007a02:	4d0d      	ldr	r5, [pc, #52]	; (8007a38 <__libc_init_array+0x38>)
 8007a04:	4c0d      	ldr	r4, [pc, #52]	; (8007a3c <__libc_init_array+0x3c>)
 8007a06:	1b64      	subs	r4, r4, r5
 8007a08:	10a4      	asrs	r4, r4, #2
 8007a0a:	2600      	movs	r6, #0
 8007a0c:	42a6      	cmp	r6, r4
 8007a0e:	d109      	bne.n	8007a24 <__libc_init_array+0x24>
 8007a10:	4d0b      	ldr	r5, [pc, #44]	; (8007a40 <__libc_init_array+0x40>)
 8007a12:	4c0c      	ldr	r4, [pc, #48]	; (8007a44 <__libc_init_array+0x44>)
 8007a14:	f000 f82e 	bl	8007a74 <_init>
 8007a18:	1b64      	subs	r4, r4, r5
 8007a1a:	10a4      	asrs	r4, r4, #2
 8007a1c:	2600      	movs	r6, #0
 8007a1e:	42a6      	cmp	r6, r4
 8007a20:	d105      	bne.n	8007a2e <__libc_init_array+0x2e>
 8007a22:	bd70      	pop	{r4, r5, r6, pc}
 8007a24:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a28:	4798      	blx	r3
 8007a2a:	3601      	adds	r6, #1
 8007a2c:	e7ee      	b.n	8007a0c <__libc_init_array+0xc>
 8007a2e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007a32:	4798      	blx	r3
 8007a34:	3601      	adds	r6, #1
 8007a36:	e7f2      	b.n	8007a1e <__libc_init_array+0x1e>
 8007a38:	08007bac 	.word	0x08007bac
 8007a3c:	08007bac 	.word	0x08007bac
 8007a40:	08007bac 	.word	0x08007bac
 8007a44:	08007bb0 	.word	0x08007bb0

08007a48 <memcpy>:
 8007a48:	440a      	add	r2, r1
 8007a4a:	4291      	cmp	r1, r2
 8007a4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a50:	d100      	bne.n	8007a54 <memcpy+0xc>
 8007a52:	4770      	bx	lr
 8007a54:	b510      	push	{r4, lr}
 8007a56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007a5e:	4291      	cmp	r1, r2
 8007a60:	d1f9      	bne.n	8007a56 <memcpy+0xe>
 8007a62:	bd10      	pop	{r4, pc}

08007a64 <memset>:
 8007a64:	4402      	add	r2, r0
 8007a66:	4603      	mov	r3, r0
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d100      	bne.n	8007a6e <memset+0xa>
 8007a6c:	4770      	bx	lr
 8007a6e:	f803 1b01 	strb.w	r1, [r3], #1
 8007a72:	e7f9      	b.n	8007a68 <memset+0x4>

08007a74 <_init>:
 8007a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a76:	bf00      	nop
 8007a78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a7a:	bc08      	pop	{r3}
 8007a7c:	469e      	mov	lr, r3
 8007a7e:	4770      	bx	lr

08007a80 <_fini>:
 8007a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a82:	bf00      	nop
 8007a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a86:	bc08      	pop	{r3}
 8007a88:	469e      	mov	lr, r3
 8007a8a:	4770      	bx	lr
