design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="$ref_dir/../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/2fd3/hdl"incdir="../../../../ultra96_basic.gen/sources_1/bd/design_1/ipshared/62b6"
glbl.v,Verilog,xil_defaultlib,glbl.v
