Classic Timing Analyzer report for sync_counter
Thu Apr 21 17:13:25 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.981 ns                                       ; enable ; cnt[7] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.971 ns                                       ; cnt[2] ; q[2]   ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.828 ns                                      ; reset  ; cnt[7] ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[0] ; cnt[7] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                   ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[0] ; cnt[7] ; clk        ; clk      ; None                        ; None                      ; 0.890 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[0] ; cnt[6] ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[1] ; cnt[7] ; clk        ; clk      ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[0] ; cnt[5] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[1] ; cnt[6] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[2] ; cnt[7] ; clk        ; clk      ; None                        ; None                      ; 0.820 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[0] ; cnt[4] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[1] ; cnt[5] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[2] ; cnt[6] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[3] ; cnt[7] ; clk        ; clk      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[0] ; cnt[3] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[1] ; cnt[4] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[2] ; cnt[5] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[3] ; cnt[6] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[4] ; cnt[7] ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[0] ; cnt[2] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[1] ; cnt[3] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[2] ; cnt[4] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[3] ; cnt[5] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[4] ; cnt[6] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[5] ; cnt[7] ; clk        ; clk      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[0] ; cnt[1] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[1] ; cnt[2] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[2] ; cnt[3] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[3] ; cnt[4] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[4] ; cnt[5] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[5] ; cnt[6] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[6] ; cnt[7] ; clk        ; clk      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[0] ; cnt[0] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[1] ; cnt[1] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[2] ; cnt[2] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[3] ; cnt[3] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[4] ; cnt[4] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[5] ; cnt[5] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[6] ; cnt[6] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; cnt[7] ; cnt[7] ; clk        ; clk      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+--------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To     ; To Clock ;
+-------+--------------+------------+--------+--------+----------+
; N/A   ; None         ; 3.981 ns   ; enable ; cnt[7] ; clk      ;
; N/A   ; None         ; 3.946 ns   ; enable ; cnt[6] ; clk      ;
; N/A   ; None         ; 3.911 ns   ; enable ; cnt[5] ; clk      ;
; N/A   ; None         ; 3.876 ns   ; enable ; cnt[4] ; clk      ;
; N/A   ; None         ; 3.841 ns   ; enable ; cnt[3] ; clk      ;
; N/A   ; None         ; 3.806 ns   ; enable ; cnt[2] ; clk      ;
; N/A   ; None         ; 3.771 ns   ; enable ; cnt[1] ; clk      ;
; N/A   ; None         ; 3.701 ns   ; enable ; cnt[0] ; clk      ;
; N/A   ; None         ; 3.067 ns   ; reset  ; cnt[0] ; clk      ;
; N/A   ; None         ; 3.067 ns   ; reset  ; cnt[1] ; clk      ;
; N/A   ; None         ; 3.067 ns   ; reset  ; cnt[2] ; clk      ;
; N/A   ; None         ; 3.067 ns   ; reset  ; cnt[3] ; clk      ;
; N/A   ; None         ; 3.067 ns   ; reset  ; cnt[4] ; clk      ;
; N/A   ; None         ; 3.067 ns   ; reset  ; cnt[5] ; clk      ;
; N/A   ; None         ; 3.067 ns   ; reset  ; cnt[6] ; clk      ;
; N/A   ; None         ; 3.067 ns   ; reset  ; cnt[7] ; clk      ;
+-------+--------------+------------+--------+--------+----------+


+----------------------------------------------------------------+
; tco                                                            ;
+-------+--------------+------------+--------+------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To   ; From Clock ;
+-------+--------------+------------+--------+------+------------+
; N/A   ; None         ; 6.971 ns   ; cnt[2] ; q[2] ; clk        ;
; N/A   ; None         ; 6.495 ns   ; cnt[1] ; q[1] ; clk        ;
; N/A   ; None         ; 6.101 ns   ; cnt[5] ; q[5] ; clk        ;
; N/A   ; None         ; 5.591 ns   ; cnt[4] ; q[4] ; clk        ;
; N/A   ; None         ; 5.098 ns   ; cnt[3] ; q[3] ; clk        ;
; N/A   ; None         ; 5.044 ns   ; cnt[6] ; q[6] ; clk        ;
; N/A   ; None         ; 5.007 ns   ; cnt[0] ; q[0] ; clk        ;
; N/A   ; None         ; 4.995 ns   ; cnt[7] ; q[7] ; clk        ;
+-------+--------------+------------+--------+------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+--------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To     ; To Clock ;
+---------------+-------------+-----------+--------+--------+----------+
; N/A           ; None        ; -2.828 ns ; reset  ; cnt[0] ; clk      ;
; N/A           ; None        ; -2.828 ns ; reset  ; cnt[1] ; clk      ;
; N/A           ; None        ; -2.828 ns ; reset  ; cnt[2] ; clk      ;
; N/A           ; None        ; -2.828 ns ; reset  ; cnt[3] ; clk      ;
; N/A           ; None        ; -2.828 ns ; reset  ; cnt[4] ; clk      ;
; N/A           ; None        ; -2.828 ns ; reset  ; cnt[5] ; clk      ;
; N/A           ; None        ; -2.828 ns ; reset  ; cnt[6] ; clk      ;
; N/A           ; None        ; -2.828 ns ; reset  ; cnt[7] ; clk      ;
; N/A           ; None        ; -3.462 ns ; enable ; cnt[0] ; clk      ;
; N/A           ; None        ; -3.532 ns ; enable ; cnt[1] ; clk      ;
; N/A           ; None        ; -3.567 ns ; enable ; cnt[2] ; clk      ;
; N/A           ; None        ; -3.602 ns ; enable ; cnt[3] ; clk      ;
; N/A           ; None        ; -3.637 ns ; enable ; cnt[4] ; clk      ;
; N/A           ; None        ; -3.672 ns ; enable ; cnt[5] ; clk      ;
; N/A           ; None        ; -3.707 ns ; enable ; cnt[6] ; clk      ;
; N/A           ; None        ; -3.742 ns ; enable ; cnt[7] ; clk      ;
+---------------+-------------+-----------+--------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Thu Apr 21 17:13:25 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sync_counter -c sync_counter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "cnt[0]" and destination register "cnt[7]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.890 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y1_N17; Fanout = 3; REG Node = 'cnt[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X17_Y1_N16; Fanout = 2; COMB Node = 'Add0~2'
            Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X17_Y1_N18; Fanout = 2; COMB Node = 'Add0~6'
            Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X17_Y1_N20; Fanout = 2; COMB Node = 'Add0~10'
            Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 0.563 ns; Loc. = LCCOMB_X17_Y1_N22; Fanout = 2; COMB Node = 'Add0~14'
            Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 0.598 ns; Loc. = LCCOMB_X17_Y1_N24; Fanout = 2; COMB Node = 'Add0~18'
            Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 0.633 ns; Loc. = LCCOMB_X17_Y1_N26; Fanout = 2; COMB Node = 'Add0~22'
            Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 0.668 ns; Loc. = LCCOMB_X17_Y1_N28; Fanout = 1; COMB Node = 'Add0~26'
            Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 0.793 ns; Loc. = LCCOMB_X17_Y1_N30; Fanout = 1; COMB Node = 'Add0~29'
            Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 0.890 ns; Loc. = LCFF_X17_Y1_N31; Fanout = 2; REG Node = 'cnt[7]'
            Info: Total cell delay = 0.890 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.475 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y1_N31; Fanout = 2; REG Node = 'cnt[7]'
                Info: Total cell delay = 1.472 ns ( 59.47 % )
                Info: Total interconnect delay = 1.003 ns ( 40.53 % )
            Info: - Longest clock path from clock "clk" to source register is 2.475 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y1_N17; Fanout = 3; REG Node = 'cnt[0]'
                Info: Total cell delay = 1.472 ns ( 59.47 % )
                Info: Total interconnect delay = 1.003 ns ( 40.53 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "cnt[7]" (data pin = "enable", clock pin = "clk") is 3.981 ns
    Info: + Longest pin to register delay is 6.366 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_H11; Fanout = 2; PIN Node = 'enable'
        Info: 2: + IC(4.691 ns) + CELL(0.436 ns) = 5.934 ns; Loc. = LCCOMB_X17_Y1_N16; Fanout = 2; COMB Node = 'Add0~2'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.969 ns; Loc. = LCCOMB_X17_Y1_N18; Fanout = 2; COMB Node = 'Add0~6'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.004 ns; Loc. = LCCOMB_X17_Y1_N20; Fanout = 2; COMB Node = 'Add0~10'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.039 ns; Loc. = LCCOMB_X17_Y1_N22; Fanout = 2; COMB Node = 'Add0~14'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.074 ns; Loc. = LCCOMB_X17_Y1_N24; Fanout = 2; COMB Node = 'Add0~18'
        Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.109 ns; Loc. = LCCOMB_X17_Y1_N26; Fanout = 2; COMB Node = 'Add0~22'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 6.144 ns; Loc. = LCCOMB_X17_Y1_N28; Fanout = 1; COMB Node = 'Add0~26'
        Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 6.269 ns; Loc. = LCCOMB_X17_Y1_N30; Fanout = 1; COMB Node = 'Add0~29'
        Info: 10: + IC(0.000 ns) + CELL(0.097 ns) = 6.366 ns; Loc. = LCFF_X17_Y1_N31; Fanout = 2; REG Node = 'cnt[7]'
        Info: Total cell delay = 1.675 ns ( 26.31 % )
        Info: Total interconnect delay = 4.691 ns ( 73.69 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.475 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y1_N31; Fanout = 2; REG Node = 'cnt[7]'
        Info: Total cell delay = 1.472 ns ( 59.47 % )
        Info: Total interconnect delay = 1.003 ns ( 40.53 % )
Info: tco from clock "clk" to destination pin "q[2]" through register "cnt[2]" is 6.971 ns
    Info: + Longest clock path from clock "clk" to source register is 2.475 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y1_N21; Fanout = 3; REG Node = 'cnt[2]'
        Info: Total cell delay = 1.472 ns ( 59.47 % )
        Info: Total interconnect delay = 1.003 ns ( 40.53 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.402 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y1_N21; Fanout = 3; REG Node = 'cnt[2]'
        Info: 2: + IC(2.414 ns) + CELL(1.988 ns) = 4.402 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'q[2]'
        Info: Total cell delay = 1.988 ns ( 45.16 % )
        Info: Total interconnect delay = 2.414 ns ( 54.84 % )
Info: th for register "cnt[0]" (data pin = "reset", clock pin = "clk") is -2.828 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.475 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X17_Y1_N17; Fanout = 3; REG Node = 'cnt[0]'
        Info: Total cell delay = 1.472 ns ( 59.47 % )
        Info: Total interconnect delay = 1.003 ns ( 40.53 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.452 ns
        Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V1; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(4.119 ns) + CELL(0.503 ns) = 5.452 ns; Loc. = LCFF_X17_Y1_N17; Fanout = 3; REG Node = 'cnt[0]'
        Info: Total cell delay = 1.333 ns ( 24.45 % )
        Info: Total interconnect delay = 4.119 ns ( 75.55 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Thu Apr 21 17:13:25 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


