// Seed: 1403227335
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri id_3 = id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input uwire id_1
    , id_15,
    input tri1 id_2,
    output wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    output wand id_7,
    output wire id_8,
    input uwire id_9,
    input uwire id_10,
    input wand id_11,
    input supply1 id_12,
    input supply1 id_13
);
  wire id_16;
  module_0(
      id_16, id_15
  );
  assign id_0 = id_10;
  wire id_17;
  id_18(
      1, {(1), 1, 1'b0}, 1'b0
  );
endmodule
