
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libuuid.so.1.3.0_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000001560 <.init>:
    1560:	stp	x29, x30, [sp, #-16]!
    1564:	mov	x29, sp
    1568:	bl	1880 <*ABS*+0x28@plt>
    156c:	ldp	x29, x30, [sp], #16
    1570:	ret

Disassembly of section .plt:

0000000000001580 <memcpy@plt-0x20>:
    1580:	stp	x16, x30, [sp, #-16]!
    1584:	adrp	x16, 15000 <uuid_get_template@@UUID_2.31+0x12420>
    1588:	ldr	x17, [x16, #4088]
    158c:	add	x16, x16, #0xff8
    1590:	br	x17
    1594:	nop
    1598:	nop
    159c:	nop

00000000000015a0 <memcpy@plt>:
    15a0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    15a4:	ldr	x17, [x16]
    15a8:	add	x16, x16, #0x0
    15ac:	br	x17

00000000000015b0 <strtoul@plt>:
    15b0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    15b4:	ldr	x17, [x16, #8]
    15b8:	add	x16, x16, #0x8
    15bc:	br	x17

00000000000015c0 <strlen@plt>:
    15c0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    15c4:	ldr	x17, [x16, #16]
    15c8:	add	x16, x16, #0x10
    15cc:	br	x17

00000000000015d0 <__cxa_finalize@plt>:
    15d0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    15d4:	ldr	x17, [x16, #24]
    15d8:	add	x16, x16, #0x18
    15dc:	br	x17

00000000000015e0 <sprintf@plt>:
    15e0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    15e4:	ldr	x17, [x16, #32]
    15e8:	add	x16, x16, #0x20
    15ec:	br	x17

00000000000015f0 <getuid@plt>:
    15f0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    15f4:	ldr	x17, [x16, #40]
    15f8:	add	x16, x16, #0x28
    15fc:	br	x17

0000000000001600 <fclose@plt>:
    1600:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1604:	ldr	x17, [x16, #48]
    1608:	add	x16, x16, #0x30
    160c:	br	x17

0000000000001610 <getpid@plt>:
    1610:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1614:	ldr	x17, [x16, #56]
    1618:	add	x16, x16, #0x38
    161c:	br	x17

0000000000001620 <time@plt>:
    1620:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1624:	ldr	x17, [x16, #64]
    1628:	add	x16, x16, #0x40
    162c:	br	x17

0000000000001630 <open@plt>:
    1630:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1634:	ldr	x17, [x16, #72]
    1638:	add	x16, x16, #0x48
    163c:	br	x17

0000000000001640 <__isoc99_fscanf@plt>:
    1640:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1644:	ldr	x17, [x16, #80]
    1648:	add	x16, x16, #0x50
    164c:	br	x17

0000000000001650 <getppid@plt>:
    1650:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1654:	ldr	x17, [x16, #88]
    1658:	add	x16, x16, #0x58
    165c:	br	x17

0000000000001660 <flock@plt>:
    1660:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1664:	ldr	x17, [x16, #96]
    1668:	add	x16, x16, #0x60
    166c:	br	x17

0000000000001670 <memset@plt>:
    1670:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1674:	ldr	x17, [x16, #104]
    1678:	add	x16, x16, #0x68
    167c:	br	x17

0000000000001680 <fdopen@plt>:
    1680:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1684:	ldr	x17, [x16, #112]
    1688:	add	x16, x16, #0x70
    168c:	br	x17

0000000000001690 <gettimeofday@plt>:
    1690:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1694:	ldr	x17, [x16, #120]
    1698:	add	x16, x16, #0x78
    169c:	br	x17

00000000000016a0 <random@plt>:
    16a0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    16a4:	ldr	x17, [x16, #128]
    16a8:	add	x16, x16, #0x80
    16ac:	br	x17

00000000000016b0 <rewind@plt>:
    16b0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    16b4:	ldr	x17, [x16, #136]
    16b8:	add	x16, x16, #0x88
    16bc:	br	x17

00000000000016c0 <__uuid_generate_time@plt>:
    16c0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    16c4:	ldr	x17, [x16, #144]
    16c8:	add	x16, x16, #0x90
    16cc:	br	x17

00000000000016d0 <close@plt>:
    16d0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    16d4:	ldr	x17, [x16, #152]
    16d8:	add	x16, x16, #0x98
    16dc:	br	x17

00000000000016e0 <__gmon_start__@plt>:
    16e0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    16e4:	ldr	x17, [x16, #160]
    16e8:	add	x16, x16, #0xa0
    16ec:	br	x17

00000000000016f0 <write@plt>:
    16f0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    16f4:	ldr	x17, [x16, #168]
    16f8:	add	x16, x16, #0xa8
    16fc:	br	x17

0000000000001700 <access@plt>:
    1700:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1704:	ldr	x17, [x16, #176]
    1708:	add	x16, x16, #0xb0
    170c:	br	x17

0000000000001710 <strcmp@plt>:
    1710:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1714:	ldr	x17, [x16, #184]
    1718:	add	x16, x16, #0xb8
    171c:	br	x17

0000000000001720 <__ctype_b_loc@plt>:
    1720:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1724:	ldr	x17, [x16, #192]
    1728:	add	x16, x16, #0xc0
    172c:	br	x17

0000000000001730 <nanosleep@plt>:
    1730:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1734:	ldr	x17, [x16, #200]
    1738:	add	x16, x16, #0xc8
    173c:	br	x17

0000000000001740 <connect@plt>:
    1740:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1744:	ldr	x17, [x16, #208]
    1748:	add	x16, x16, #0xd0
    174c:	br	x17

0000000000001750 <fwrite@plt>:
    1750:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1754:	ldr	x17, [x16, #216]
    1758:	add	x16, x16, #0xd8
    175c:	br	x17

0000000000001760 <fcntl@plt>:
    1760:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1764:	ldr	x17, [x16, #224]
    1768:	add	x16, x16, #0xe0
    176c:	br	x17

0000000000001770 <socket@plt>:
    1770:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1774:	ldr	x17, [x16, #232]
    1778:	add	x16, x16, #0xe8
    177c:	br	x17

0000000000001780 <fflush@plt>:
    1780:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1784:	ldr	x17, [x16, #240]
    1788:	add	x16, x16, #0xf0
    178c:	br	x17

0000000000001790 <__uuid_generate_random@plt>:
    1790:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1794:	ldr	x17, [x16, #248]
    1798:	add	x16, x16, #0xf8
    179c:	br	x17

00000000000017a0 <read@plt>:
    17a0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    17a4:	ldr	x17, [x16, #256]
    17a8:	add	x16, x16, #0x100
    17ac:	br	x17

00000000000017b0 <jrand48@plt>:
    17b0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    17b4:	ldr	x17, [x16, #264]
    17b8:	add	x16, x16, #0x108
    17bc:	br	x17

00000000000017c0 <dcgettext@plt>:
    17c0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    17c4:	ldr	x17, [x16, #272]
    17c8:	add	x16, x16, #0x110
    17cc:	br	x17

00000000000017d0 <srandom@plt>:
    17d0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    17d4:	ldr	x17, [x16, #280]
    17d8:	add	x16, x16, #0x118
    17dc:	br	x17

00000000000017e0 <ftruncate@plt>:
    17e0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    17e4:	ldr	x17, [x16, #288]
    17e8:	add	x16, x16, #0x120
    17ec:	br	x17

00000000000017f0 <strncpy@plt>:
    17f0:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    17f4:	ldr	x17, [x16, #296]
    17f8:	add	x16, x16, #0x128
    17fc:	br	x17

0000000000001800 <getrandom@plt>:
    1800:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1804:	ldr	x17, [x16, #304]
    1808:	add	x16, x16, #0x130
    180c:	br	x17

0000000000001810 <umask@plt>:
    1810:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1814:	ldr	x17, [x16, #312]
    1818:	add	x16, x16, #0x138
    181c:	br	x17

0000000000001820 <__errno_location@plt>:
    1820:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1824:	ldr	x17, [x16, #320]
    1828:	add	x16, x16, #0x140
    182c:	br	x17

0000000000001830 <syscall@plt>:
    1830:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1834:	ldr	x17, [x16, #328]
    1838:	add	x16, x16, #0x148
    183c:	br	x17

0000000000001840 <fprintf@plt>:
    1840:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1844:	ldr	x17, [x16, #336]
    1848:	add	x16, x16, #0x150
    184c:	br	x17

0000000000001850 <ioctl@plt>:
    1850:	adrp	x16, 16000 <memcpy@GLIBC_2.17>
    1854:	ldr	x17, [x16, #344]
    1858:	add	x16, x16, #0x158
    185c:	br	x17

0000000000001860 <*ABS*@plt>:
    1860:	stp	x2, x3, [sp, #-16]!
    1864:	adrp	x2, 15000 <uuid_get_template@@UUID_2.31+0x12420>
    1868:	adrp	x3, 15000 <uuid_get_template@@UUID_2.31+0x12420>
    186c:	ldr	x2, [x2, #4064]

0000000000001870 <*ABS*+0x20@plt>:
    1870:	add	x3, x3, #0xfe8
    1874:	br	x2
    1878:	nop
    187c:	nop

Disassembly of section .text:

0000000000001880 <uuid_clear@@UUID_1.0-0xd4>:
    1880:	adrp	x0, 15000 <uuid_get_template@@UUID_2.31+0x12420>
    1884:	ldr	x0, [x0, #4048]
    1888:	cbz	x0, 1890 <*ABS*+0x10@plt>
    188c:	b	16e0 <__gmon_start__@plt>
    1890:	ret
    1894:	nop
    1898:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    189c:	add	x0, x0, #0x1f8
    18a0:	adrp	x1, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    18a4:	add	x1, x1, #0x1f8
    18a8:	cmp	x1, x0
    18ac:	b.eq	18c4 <*ABS*+0x40@plt+0x4>  // b.none
    18b0:	adrp	x1, 15000 <uuid_get_template@@UUID_2.31+0x12420>
    18b4:	ldr	x1, [x1, #4032]
    18b8:	cbz	x1, 18c4 <*ABS*+0x40@plt+0x4>
    18bc:	mov	x16, x1
    18c0:	br	x16
    18c4:	ret
    18c8:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    18cc:	add	x0, x0, #0x1f8
    18d0:	adrp	x1, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    18d4:	add	x1, x1, #0x1f8
    18d8:	sub	x1, x1, x0
    18dc:	lsr	x2, x1, #63
    18e0:	add	x1, x2, x1, asr #3
    18e4:	cmp	xzr, x1, asr #1
    18e8:	asr	x1, x1, #1
    18ec:	b.eq	1904 <*ABS*+0x48@plt+0x24>  // b.none
    18f0:	adrp	x2, 15000 <uuid_get_template@@UUID_2.31+0x12420>
    18f4:	ldr	x2, [x2, #4056]
    18f8:	cbz	x2, 1904 <*ABS*+0x48@plt+0x24>
    18fc:	mov	x16, x2
    1900:	br	x16
    1904:	ret
    1908:	stp	x29, x30, [sp, #-32]!
    190c:	mov	x29, sp
    1910:	str	x19, [sp, #16]
    1914:	adrp	x19, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1918:	ldrb	w0, [x19, #504]
    191c:	cbnz	w0, 1944 <*ABS*+0x48@plt+0x64>
    1920:	adrp	x0, 15000 <uuid_get_template@@UUID_2.31+0x12420>
    1924:	ldr	x0, [x0, #4040]
    1928:	cbz	x0, 1938 <*ABS*+0x48@plt+0x58>
    192c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1930:	ldr	x0, [x0, #496]
    1934:	bl	15d0 <__cxa_finalize@plt>
    1938:	bl	1898 <*ABS*+0x10@plt+0x8>
    193c:	mov	w0, #0x1                   	// #1
    1940:	strb	w0, [x19, #504]
    1944:	ldr	x19, [sp, #16]
    1948:	ldp	x29, x30, [sp], #32
    194c:	ret
    1950:	b	18c8 <*ABS*+0x40@plt+0x8>

0000000000001954 <uuid_clear@@UUID_1.0>:
    1954:	stp	xzr, xzr, [x0]
    1958:	ret

000000000000195c <uuid_compare@@UUID_1.0>:
    195c:	sub	sp, sp, #0x40
    1960:	str	x19, [sp, #48]
    1964:	mov	x19, x1
    1968:	add	x1, sp, #0x10
    196c:	stp	x29, x30, [sp, #32]
    1970:	add	x29, sp, #0x20
    1974:	bl	29e8 <uuid_parse@@UUID_1.0+0x160>
    1978:	mov	x1, sp
    197c:	mov	x0, x19
    1980:	bl	29e8 <uuid_parse@@UUID_1.0+0x160>
    1984:	ldr	w8, [sp, #16]
    1988:	ldr	w9, [sp]
    198c:	cmp	w8, w9
    1990:	b.ne	1a08 <uuid_compare@@UUID_1.0+0xac>  // b.any
    1994:	ldrh	w8, [sp, #20]
    1998:	ldrh	w9, [sp, #4]
    199c:	cmp	w8, w9
    19a0:	b.ne	1a08 <uuid_compare@@UUID_1.0+0xac>  // b.any
    19a4:	ldrh	w8, [sp, #22]
    19a8:	ldrh	w9, [sp, #6]
    19ac:	cmp	w8, w9
    19b0:	b.ne	1a08 <uuid_compare@@UUID_1.0+0xac>  // b.any
    19b4:	ldrh	w8, [sp, #24]
    19b8:	ldrh	w9, [sp, #8]
    19bc:	cmp	w8, w9
    19c0:	b.ne	1a08 <uuid_compare@@UUID_1.0+0xac>  // b.any
    19c4:	ldur	w8, [sp, #26]
    19c8:	ldur	w9, [sp, #10]
    19cc:	rev	w8, w8
    19d0:	rev	w9, w9
    19d4:	cmp	w8, w9
    19d8:	b.ne	1a04 <uuid_compare@@UUID_1.0+0xa8>  // b.any
    19dc:	ldrh	w8, [sp, #30]
    19e0:	ldrh	w9, [sp, #14]
    19e4:	rev	w8, w8
    19e8:	lsr	w8, w8, #16
    19ec:	rev	w9, w9
    19f0:	cmp	w8, w9, lsr #16
    19f4:	b.ne	1a00 <uuid_compare@@UUID_1.0+0xa4>  // b.any
    19f8:	mov	w0, wzr
    19fc:	b	1a10 <uuid_compare@@UUID_1.0+0xb4>
    1a00:	lsr	w9, w9, #16
    1a04:	cmp	w8, w9
    1a08:	mov	w8, #0xffffffff            	// #-1
    1a0c:	cneg	w0, w8, cs  // cs = hs, nlast
    1a10:	ldr	x19, [sp, #48]
    1a14:	ldp	x29, x30, [sp, #32]
    1a18:	add	sp, sp, #0x40
    1a1c:	ret

0000000000001a20 <uuid_copy@@UUID_1.0>:
    1a20:	mov	x8, xzr
    1a24:	ldrb	w9, [x1, x8]
    1a28:	strb	w9, [x0, x8]
    1a2c:	add	x8, x8, #0x1
    1a30:	cmp	w8, #0x10
    1a34:	b.ne	1a24 <uuid_copy@@UUID_1.0+0x4>  // b.any
    1a38:	ret

0000000000001a3c <__uuid_generate_time@@UUIDD_PRIVATE>:
    1a3c:	stp	x29, x30, [sp, #-96]!
    1a40:	str	x28, [sp, #16]
    1a44:	stp	x26, x25, [sp, #32]
    1a48:	stp	x24, x23, [sp, #48]
    1a4c:	stp	x22, x21, [sp, #64]
    1a50:	stp	x20, x19, [sp, #80]
    1a54:	mov	x29, sp
    1a58:	sub	sp, sp, #0x440
    1a5c:	adrp	x23, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1a60:	ldrb	w8, [x23, #516]
    1a64:	adrp	x20, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1a68:	mov	x21, x1
    1a6c:	mov	x19, x0
    1a70:	add	x20, x20, #0x1fc
    1a74:	tbnz	w8, #0, 1b68 <__uuid_generate_time@@UUIDD_PRIVATE+0x12c>
    1a78:	mov	w0, #0x2                   	// #2
    1a7c:	mov	w1, #0x2                   	// #2
    1a80:	mov	w2, wzr
    1a84:	bl	1770 <socket@plt>
    1a88:	tbnz	w0, #31, 1b48 <__uuid_generate_time@@UUIDD_PRIVATE+0x10c>
    1a8c:	mov	w22, w0
    1a90:	add	x0, sp, #0x8
    1a94:	mov	w2, #0x400                 	// #1024
    1a98:	mov	w1, wzr
    1a9c:	mov	w24, #0x400                 	// #1024
    1aa0:	add	x25, sp, #0x8
    1aa4:	bl	1670 <memset@plt>
    1aa8:	sub	x2, x29, #0x38
    1aac:	mov	w1, #0x8912                	// #35090
    1ab0:	mov	w0, w22
    1ab4:	stur	w24, [x29, #-56]
    1ab8:	stur	x25, [x29, #-48]
    1abc:	bl	1850 <ioctl@plt>
    1ac0:	tbnz	w0, #31, 1b40 <__uuid_generate_time@@UUIDD_PRIVATE+0x104>
    1ac4:	ldur	w24, [x29, #-56]
    1ac8:	cmp	w24, #0x1
    1acc:	b.lt	1b40 <__uuid_generate_time@@UUIDD_PRIVATE+0x104>  // b.tstop
    1ad0:	sub	x8, x29, #0x28
    1ad4:	mov	w26, wzr
    1ad8:	add	x25, x8, #0x12
    1adc:	ldur	x8, [x29, #-48]
    1ae0:	sub	x0, x29, #0x28
    1ae4:	mov	w2, #0x10                  	// #16
    1ae8:	add	x1, x8, w26, sxtw
    1aec:	bl	17f0 <strncpy@plt>
    1af0:	sub	x2, x29, #0x28
    1af4:	mov	w1, #0x8927                	// #35111
    1af8:	mov	w0, w22
    1afc:	bl	1850 <ioctl@plt>
    1b00:	tbnz	w0, #31, 1b34 <__uuid_generate_time@@UUIDD_PRIVATE+0xf8>
    1b04:	ldurb	w8, [x29, #-22]
    1b08:	ldurb	w9, [x29, #-21]
    1b0c:	ldurb	w10, [x29, #-20]
    1b10:	ldurb	w11, [x29, #-19]
    1b14:	ldurb	w12, [x29, #-18]
    1b18:	orr	w8, w9, w8
    1b1c:	ldurb	w9, [x29, #-17]
    1b20:	orr	w8, w8, w10
    1b24:	orr	w8, w8, w11
    1b28:	orr	w8, w8, w12
    1b2c:	orr	w8, w8, w9
    1b30:	cbnz	w8, 215c <__uuid_generate_time@@UUIDD_PRIVATE+0x720>
    1b34:	add	w26, w26, #0x28
    1b38:	cmp	w26, w24
    1b3c:	b.lt	1adc <__uuid_generate_time@@UUIDD_PRIVATE+0xa0>  // b.tstop
    1b40:	mov	w0, w22
    1b44:	bl	16d0 <close@plt>
    1b48:	mov	w1, #0x6                   	// #6
    1b4c:	mov	x0, x20
    1b50:	bl	2e24 <uuid_get_template@@UUID_2.31+0x244>
    1b54:	ldrb	w8, [x20]
    1b58:	orr	w8, w8, #0x1
    1b5c:	strb	w8, [x20]
    1b60:	mov	w8, #0x1                   	// #1
    1b64:	strb	w8, [x23, #516]
    1b68:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1b6c:	ldr	x1, [x0, #416]
    1b70:	add	x0, x0, #0x1a0
    1b74:	blr	x1
    1b78:	mrs	x25, tpidr_el0
    1b7c:	ldr	w0, [x25, x0]
    1b80:	cmn	w0, #0x1
    1b84:	csetm	w22, eq  // eq = none
    1b88:	cmn	w0, #0x2
    1b8c:	b.ne	1c20 <__uuid_generate_time@@UUIDD_PRIVATE+0x1e4>  // b.any
    1b90:	mov	w0, wzr
    1b94:	bl	1810 <umask@plt>
    1b98:	mov	w23, w0
    1b9c:	adrp	x0, 4000 <uuid_get_template@@UUID_2.31+0x1420>
    1ba0:	mov	w1, #0x42                  	// #66
    1ba4:	add	x0, x0, #0xff0
    1ba8:	movk	w1, #0x8, lsl #16
    1bac:	mov	w2, #0x1b0                 	// #432
    1bb0:	bl	1630 <open@plt>
    1bb4:	mov	w8, w0
    1bb8:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1bbc:	ldr	x1, [x0, #416]
    1bc0:	add	x0, x0, #0x1a0
    1bc4:	blr	x1
    1bc8:	mov	x24, x0
    1bcc:	str	w8, [x25, x0]
    1bd0:	mov	w0, w23
    1bd4:	bl	1810 <umask@plt>
    1bd8:	ldr	w0, [x25, x24]
    1bdc:	cmn	w0, #0x1
    1be0:	b.eq	1d40 <__uuid_generate_time@@UUIDD_PRIVATE+0x304>  // b.none
    1be4:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    1be8:	add	x1, x1, #0xb
    1bec:	bl	1680 <fdopen@plt>
    1bf0:	mov	x8, x0
    1bf4:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1bf8:	ldr	x1, [x0, #400]
    1bfc:	add	x0, x0, #0x190
    1c00:	blr	x1
    1c04:	str	x8, [x25, x0]
    1c08:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1c0c:	ldr	x1, [x0, #416]
    1c10:	add	x0, x0, #0x1a0
    1c14:	blr	x1
    1c18:	ldr	w0, [x25, x0]
    1c1c:	cbz	x8, 1d48 <__uuid_generate_time@@UUIDD_PRIVATE+0x30c>
    1c20:	tbnz	w0, #31, 1c98 <__uuid_generate_time@@UUIDD_PRIVATE+0x25c>
    1c24:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1c28:	ldr	x1, [x0, #400]
    1c2c:	add	x0, x0, #0x190
    1c30:	blr	x1
    1c34:	ldr	x0, [x25, x0]
    1c38:	bl	16b0 <rewind@plt>
    1c3c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1c40:	ldr	x1, [x0, #416]
    1c44:	add	x0, x0, #0x1a0
    1c48:	blr	x1
    1c4c:	ldr	w0, [x25, x0]
    1c50:	mov	w1, #0x2                   	// #2
    1c54:	bl	1660 <flock@plt>
    1c58:	tbz	w0, #31, 1c98 <__uuid_generate_time@@UUIDD_PRIVATE+0x25c>
    1c5c:	bl	1820 <__errno_location@plt>
    1c60:	mov	x23, x0
    1c64:	ldr	w8, [x23]
    1c68:	cmp	w8, #0xb
    1c6c:	b.eq	1c78 <__uuid_generate_time@@UUIDD_PRIVATE+0x23c>  // b.none
    1c70:	cmp	w8, #0x4
    1c74:	b.ne	1d68 <__uuid_generate_time@@UUIDD_PRIVATE+0x32c>  // b.any
    1c78:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1c7c:	ldr	x1, [x0, #416]
    1c80:	add	x0, x0, #0x1a0
    1c84:	blr	x1
    1c88:	ldr	w0, [x25, x0]
    1c8c:	mov	w1, #0x2                   	// #2
    1c90:	bl	1660 <flock@plt>
    1c94:	tbnz	w0, #31, 1c64 <__uuid_generate_time@@UUIDD_PRIVATE+0x228>
    1c98:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1c9c:	ldr	x1, [x0, #416]
    1ca0:	add	x0, x0, #0x1a0
    1ca4:	blr	x1
    1ca8:	ldr	w8, [x25, x0]
    1cac:	tbnz	w8, #31, 1da4 <__uuid_generate_time@@UUIDD_PRIVATE+0x368>
    1cb0:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1cb4:	ldr	x1, [x0, #400]
    1cb8:	add	x0, x0, #0x190
    1cbc:	blr	x1
    1cc0:	ldr	x0, [x25, x0]
    1cc4:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    1cc8:	add	x1, x1, #0xf
    1ccc:	sub	x2, x29, #0x38
    1cd0:	add	x3, sp, #0x8
    1cd4:	sub	x4, x29, #0x28
    1cd8:	add	x5, x29, #0x1c
    1cdc:	bl	1640 <__isoc99_fscanf@plt>
    1ce0:	cmp	w0, #0x4
    1ce4:	b.ne	1da4 <__uuid_generate_time@@UUIDD_PRIVATE+0x368>  // b.any
    1ce8:	ldurh	w8, [x29, #-56]
    1cec:	and	w8, w8, #0x3fff
    1cf0:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1cf4:	ldr	x1, [x0, #368]
    1cf8:	add	x0, x0, #0x170
    1cfc:	blr	x1
    1d00:	ldr	x9, [sp, #8]
    1d04:	strh	w8, [x25, x0]
    1d08:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1d0c:	ldr	x1, [x0, #384]
    1d10:	add	x0, x0, #0x180
    1d14:	blr	x1
    1d18:	ldur	x8, [x29, #-40]
    1d1c:	ldr	w10, [x29, #28]
    1d20:	add	x11, x25, x0
    1d24:	stp	x9, x8, [x11]
    1d28:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1d2c:	ldr	x1, [x0, #352]
    1d30:	add	x0, x0, #0x160
    1d34:	blr	x1
    1d38:	str	w10, [x25, x0]
    1d3c:	b	1da4 <__uuid_generate_time@@UUIDD_PRIVATE+0x368>
    1d40:	mov	w22, #0xffffffff            	// #-1
    1d44:	b	1da4 <__uuid_generate_time@@UUIDD_PRIVATE+0x368>
    1d48:	bl	16d0 <close@plt>
    1d4c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1d50:	ldr	x1, [x0, #416]
    1d54:	add	x0, x0, #0x1a0
    1d58:	blr	x1
    1d5c:	mov	w22, #0xffffffff            	// #-1
    1d60:	str	w22, [x25, x0]
    1d64:	b	1da4 <__uuid_generate_time@@UUIDD_PRIVATE+0x368>
    1d68:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1d6c:	ldr	x1, [x0, #400]
    1d70:	add	x0, x0, #0x190
    1d74:	blr	x1
    1d78:	ldr	x0, [x25, x0]
    1d7c:	bl	1600 <fclose@plt>
    1d80:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1d84:	ldr	x1, [x0, #416]
    1d88:	add	x0, x0, #0x1a0
    1d8c:	blr	x1
    1d90:	mov	x23, x0
    1d94:	ldr	w0, [x25, x0]
    1d98:	bl	16d0 <close@plt>
    1d9c:	mov	w22, #0xffffffff            	// #-1
    1da0:	str	w22, [x25, x23]
    1da4:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1da8:	ldr	x1, [x0, #384]
    1dac:	add	x0, x0, #0x180
    1db0:	blr	x1
    1db4:	add	x8, x25, x0
    1db8:	ldp	x9, x8, [x8]
    1dbc:	orr	x8, x8, x9
    1dc0:	cbnz	x8, 1e1c <__uuid_generate_time@@UUIDD_PRIVATE+0x3e0>
    1dc4:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1dc8:	ldr	x1, [x0, #368]
    1dcc:	add	x0, x0, #0x170
    1dd0:	blr	x1
    1dd4:	add	x23, x25, x0
    1dd8:	mov	w1, #0x2                   	// #2
    1ddc:	mov	x0, x23
    1de0:	bl	2e24 <uuid_get_template@@UUID_2.31+0x244>
    1de4:	ldrh	w8, [x23]
    1de8:	and	w8, w8, #0x3fff
    1dec:	strh	w8, [x23]
    1df0:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1df4:	ldr	x1, [x0, #384]
    1df8:	add	x0, x0, #0x180
    1dfc:	blr	x1
    1e00:	add	x23, x25, x0
    1e04:	mov	x0, x23
    1e08:	mov	x1, xzr
    1e0c:	bl	1690 <gettimeofday@plt>
    1e10:	ldr	x8, [x23]
    1e14:	sub	x8, x8, #0x1
    1e18:	str	x8, [x23]
    1e1c:	add	x0, sp, #0x8
    1e20:	mov	x1, xzr
    1e24:	bl	1690 <gettimeofday@plt>
    1e28:	ldr	x8, [sp, #8]
    1e2c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1e30:	ldr	x1, [x0, #384]
    1e34:	add	x0, x0, #0x180
    1e38:	blr	x1
    1e3c:	ldr	x9, [x25, x0]
    1e40:	cmp	x8, x9
    1e44:	b.lt	1eac <__uuid_generate_time@@UUIDD_PRIVATE+0x470>  // b.tstop
    1e48:	b.ne	1ecc <__uuid_generate_time@@UUIDD_PRIVATE+0x490>  // b.any
    1e4c:	ldr	x9, [sp, #16]
    1e50:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1e54:	ldr	x1, [x0, #384]
    1e58:	add	x0, x0, #0x180
    1e5c:	blr	x1
    1e60:	add	x10, x25, x0
    1e64:	ldr	x10, [x10, #8]
    1e68:	cmp	x9, x10
    1e6c:	b.lt	1eac <__uuid_generate_time@@UUIDD_PRIVATE+0x470>  // b.tstop
    1e70:	b.ne	1ecc <__uuid_generate_time@@UUIDD_PRIVATE+0x490>  // b.any
    1e74:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1e78:	ldr	x1, [x0, #352]
    1e7c:	add	x0, x0, #0x160
    1e80:	blr	x1
    1e84:	ldr	w9, [x25, x0]
    1e88:	cmp	w9, #0x9
    1e8c:	b.gt	1e1c <__uuid_generate_time@@UUIDD_PRIVATE+0x3e0>
    1e90:	add	w9, w9, #0x1
    1e94:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1e98:	ldr	x1, [x0, #352]
    1e9c:	add	x0, x0, #0x160
    1ea0:	blr	x1
    1ea4:	str	w9, [x25, x0]
    1ea8:	b	1efc <__uuid_generate_time@@UUIDD_PRIVATE+0x4c0>
    1eac:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1eb0:	ldr	x1, [x0, #368]
    1eb4:	add	x0, x0, #0x170
    1eb8:	blr	x1
    1ebc:	ldrh	w9, [x25, x0]
    1ec0:	add	w9, w9, #0x1
    1ec4:	and	w9, w9, #0x3fff
    1ec8:	strh	w9, [x25, x0]
    1ecc:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1ed0:	ldr	x1, [x0, #352]
    1ed4:	add	x0, x0, #0x160
    1ed8:	blr	x1
    1edc:	str	wzr, [x25, x0]
    1ee0:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1ee4:	ldr	x1, [x0, #384]
    1ee8:	add	x0, x0, #0x180
    1eec:	blr	x1
    1ef0:	ldur	q0, [sp, #8]
    1ef4:	mov	w9, wzr
    1ef8:	str	q0, [x25, x0]
    1efc:	ldr	x10, [sp, #16]
    1f00:	mov	w12, #0x9680                	// #38528
    1f04:	movk	w12, #0x98, lsl #16
    1f08:	mul	x8, x8, x12
    1f0c:	mov	w11, #0xa                   	// #10
    1f10:	add	x8, x8, w9, sxtw
    1f14:	madd	x8, x10, x11, x8
    1f18:	mov	x10, #0x4000                	// #16384
    1f1c:	movk	x10, #0x1381, lsl #16
    1f20:	movk	x10, #0x1dd2, lsl #32
    1f24:	movk	x10, #0x1b2, lsl #48
    1f28:	add	x23, x8, x10
    1f2c:	cbz	x21, 1fc8 <__uuid_generate_time@@UUIDD_PRIVATE+0x58c>
    1f30:	ldr	w8, [x21]
    1f34:	cmp	w8, #0x2
    1f38:	b.lt	1fc8 <__uuid_generate_time@@UUIDD_PRIVATE+0x58c>  // b.tstop
    1f3c:	add	w8, w9, w8
    1f40:	mov	w9, #0x6667                	// #26215
    1f44:	movk	w9, #0x6666, lsl #16
    1f48:	sub	w8, w8, #0x1
    1f4c:	smull	x9, w8, w9
    1f50:	lsr	x10, x9, #63
    1f54:	asr	x9, x9, #34
    1f58:	add	w9, w9, w10
    1f5c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1f60:	ldr	x1, [x0, #384]
    1f64:	add	x0, x0, #0x180
    1f68:	blr	x1
    1f6c:	add	x10, x25, x0
    1f70:	ldr	x11, [x10, #8]
    1f74:	mov	w12, #0xa                   	// #10
    1f78:	msub	w8, w9, w12, w8
    1f7c:	add	x11, x11, w9, sxtw
    1f80:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1f84:	ldr	x1, [x0, #352]
    1f88:	add	x0, x0, #0x160
    1f8c:	blr	x1
    1f90:	str	w8, [x25, x0]
    1f94:	mov	x8, #0x34db                	// #13531
    1f98:	movk	x8, #0xd7b6, lsl #16
    1f9c:	movk	x8, #0xde82, lsl #32
    1fa0:	movk	x8, #0x431b, lsl #48
    1fa4:	ldr	x9, [x10]
    1fa8:	smulh	x8, x11, x8
    1fac:	mov	w12, #0x4240                	// #16960
    1fb0:	asr	x13, x8, #18
    1fb4:	movk	w12, #0xf, lsl #16
    1fb8:	add	x8, x13, x8, lsr #63
    1fbc:	add	x9, x9, x8
    1fc0:	msub	x8, x8, x12, x11
    1fc4:	stp	x9, x8, [x10]
    1fc8:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1fcc:	ldr	x1, [x0, #416]
    1fd0:	add	x0, x0, #0x1a0
    1fd4:	blr	x1
    1fd8:	ldr	w8, [x25, x0]
    1fdc:	tbnz	w8, #31, 20e8 <__uuid_generate_time@@UUIDD_PRIVATE+0x6ac>
    1fe0:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    1fe4:	ldr	x1, [x0, #400]
    1fe8:	add	x0, x0, #0x190
    1fec:	blr	x1
    1ff0:	mov	x21, x0
    1ff4:	ldr	x0, [x25, x0]
    1ff8:	bl	16b0 <rewind@plt>
    1ffc:	ldr	x8, [x25, x21]
    2000:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    2004:	ldr	x1, [x0, #368]
    2008:	add	x0, x0, #0x170
    200c:	blr	x1
    2010:	ldrh	w2, [x25, x0]
    2014:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    2018:	ldr	x1, [x0, #384]
    201c:	add	x0, x0, #0x180
    2020:	blr	x1
    2024:	add	x9, x25, x0
    2028:	ldp	x3, x4, [x9]
    202c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    2030:	ldr	x1, [x0, #352]
    2034:	add	x0, x0, #0x160
    2038:	blr	x1
    203c:	ldr	w5, [x25, x0]
    2040:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2044:	add	x1, x1, #0x30
    2048:	mov	x0, x8
    204c:	bl	1840 <fprintf@plt>
    2050:	ldr	x8, [x25, x21]
    2054:	mov	w21, w0
    2058:	mov	x0, x8
    205c:	bl	1780 <fflush@plt>
    2060:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    2064:	ldr	x1, [x0, #416]
    2068:	add	x0, x0, #0x1a0
    206c:	blr	x1
    2070:	ldr	w0, [x25, x0]
    2074:	sxtw	x1, w21
    2078:	bl	17e0 <ftruncate@plt>
    207c:	tbz	w0, #31, 20b4 <__uuid_generate_time@@UUIDD_PRIVATE+0x678>
    2080:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    2084:	ldr	x1, [x0, #400]
    2088:	add	x0, x0, #0x190
    208c:	blr	x1
    2090:	ldr	x3, [x25, x0]
    2094:	mov	x21, x0
    2098:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    209c:	add	x0, x0, #0x58
    20a0:	mov	w1, #0x14                  	// #20
    20a4:	mov	w2, #0x1                   	// #1
    20a8:	bl	1750 <fwrite@plt>
    20ac:	ldr	x0, [x25, x21]
    20b0:	bl	1780 <fflush@plt>
    20b4:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    20b8:	ldr	x1, [x0, #400]
    20bc:	add	x0, x0, #0x190
    20c0:	blr	x1
    20c4:	ldr	x0, [x25, x0]
    20c8:	bl	16b0 <rewind@plt>
    20cc:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    20d0:	ldr	x1, [x0, #416]
    20d4:	add	x0, x0, #0x1a0
    20d8:	blr	x1
    20dc:	ldr	w0, [x25, x0]
    20e0:	mov	w1, #0x8                   	// #8
    20e4:	bl	1660 <flock@plt>
    20e8:	lsr	x8, x23, #32
    20ec:	stur	w23, [x29, #-40]
    20f0:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    20f4:	ldr	x1, [x0, #368]
    20f8:	add	x0, x0, #0x170
    20fc:	blr	x1
    2100:	ldrh	w9, [x25, x0]
    2104:	ldr	w10, [x20]
    2108:	ldrh	w11, [x20, #4]
    210c:	sturh	w8, [x29, #-36]
    2110:	ubfx	x8, x23, #48, #12
    2114:	orr	w8, w8, #0x1000
    2118:	sturh	w8, [x29, #-34]
    211c:	orr	w8, w9, #0x8000
    2120:	sub	x0, x29, #0x28
    2124:	mov	x1, x19
    2128:	stur	w10, [x29, #-30]
    212c:	sturh	w8, [x29, #-32]
    2130:	sturh	w11, [x29, #-26]
    2134:	bl	2838 <uuid_is_null@@UUID_1.0+0x28>
    2138:	mov	w0, w22
    213c:	add	sp, sp, #0x440
    2140:	ldp	x20, x19, [sp, #80]
    2144:	ldp	x22, x21, [sp, #64]
    2148:	ldp	x24, x23, [sp, #48]
    214c:	ldp	x26, x25, [sp, #32]
    2150:	ldr	x28, [sp, #16]
    2154:	ldp	x29, x30, [sp], #96
    2158:	ret
    215c:	ldrh	w8, [x25, #4]
    2160:	ldr	w9, [x25]
    2164:	mov	w0, w22
    2168:	strh	w8, [x20, #4]
    216c:	str	w9, [x20]
    2170:	bl	16d0 <close@plt>
    2174:	b	1b60 <__uuid_generate_time@@UUIDD_PRIVATE+0x124>

0000000000002178 <uuid_generate_time@@UUID_1.0>:
    2178:	b	217c <uuid_generate_time@@UUID_1.0+0x4>
    217c:	sub	sp, sp, #0x140
    2180:	stp	x29, x30, [sp, #224]
    2184:	str	x28, [sp, #240]
    2188:	stp	x26, x25, [sp, #256]
    218c:	stp	x24, x23, [sp, #272]
    2190:	stp	x22, x21, [sp, #288]
    2194:	stp	x20, x19, [sp, #304]
    2198:	add	x29, sp, #0xe0
    219c:	mov	x19, x0
    21a0:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    21a4:	ldr	x1, [x0, #448]
    21a8:	add	x0, x0, #0x1c0
    21ac:	blr	x1
    21b0:	mrs	x23, tpidr_el0
    21b4:	ldr	w8, [x23, x0]
    21b8:	cmp	w8, #0x1
    21bc:	b.lt	22c0 <uuid_generate_time@@UUID_1.0+0x148>  // b.tstop
    21c0:	mov	x0, xzr
    21c4:	bl	1620 <time@plt>
    21c8:	mov	x8, x0
    21cc:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    21d0:	ldr	x1, [x0, #432]
    21d4:	add	x0, x0, #0x1b0
    21d8:	blr	x1
    21dc:	ldr	x9, [x23, x0]
    21e0:	add	x9, x9, #0x1
    21e4:	cmp	x8, x9
    21e8:	b.le	2204 <uuid_generate_time@@UUID_1.0+0x8c>
    21ec:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    21f0:	ldr	x1, [x0, #448]
    21f4:	add	x0, x0, #0x1c0
    21f8:	blr	x1
    21fc:	str	wzr, [x23, x0]
    2200:	b	22c0 <uuid_generate_time@@UUID_1.0+0x148>
    2204:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    2208:	ldr	x1, [x0, #448]
    220c:	add	x0, x0, #0x1c0
    2210:	blr	x1
    2214:	ldr	w8, [x23, x0]
    2218:	cmp	w8, #0x0
    221c:	b.le	22c0 <uuid_generate_time@@UUID_1.0+0x148>
    2220:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    2224:	ldr	x1, [x0, #464]
    2228:	add	x0, x0, #0x1d0
    222c:	blr	x1
    2230:	ldr	w9, [x23, x0]
    2234:	adds	w9, w9, #0x1
    2238:	str	w9, [x23, x0]
    223c:	b.cc	2284 <uuid_generate_time@@UUID_1.0+0x10c>  // b.lo, b.ul, b.last
    2240:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    2244:	ldr	x1, [x0, #464]
    2248:	add	x0, x0, #0x1d0
    224c:	blr	x1
    2250:	add	x9, x23, x0
    2254:	ldrh	w10, [x9, #4]
    2258:	add	w10, w10, #0x1
    225c:	strh	w10, [x9, #4]
    2260:	tbz	w10, #16, 2284 <uuid_generate_time@@UUID_1.0+0x10c>
    2264:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    2268:	ldr	x1, [x0, #464]
    226c:	add	x0, x0, #0x1d0
    2270:	blr	x1
    2274:	add	x9, x23, x0
    2278:	ldrh	w10, [x9, #6]
    227c:	add	w10, w10, #0x1
    2280:	strh	w10, [x9, #6]
    2284:	sub	w8, w8, #0x1
    2288:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    228c:	ldr	x1, [x0, #448]
    2290:	add	x0, x0, #0x1c0
    2294:	blr	x1
    2298:	str	w8, [x23, x0]
    229c:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    22a0:	ldr	x1, [x0, #464]
    22a4:	add	x0, x0, #0x1d0
    22a8:	blr	x1
    22ac:	add	x0, x23, x0
    22b0:	mov	x1, x19
    22b4:	bl	2838 <uuid_is_null@@UUID_1.0+0x28>
    22b8:	mov	w0, wzr
    22bc:	b	24e0 <uuid_generate_time@@UUID_1.0+0x368>
    22c0:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    22c4:	ldr	x1, [x0, #448]
    22c8:	add	x0, x0, #0x1c0
    22cc:	blr	x1
    22d0:	mov	w8, #0x3e8                 	// #1000
    22d4:	str	w8, [x23, x0]
    22d8:	mov	w0, #0x1                   	// #1
    22dc:	mov	w1, #0x1                   	// #1
    22e0:	mov	w2, wzr
    22e4:	stur	wzr, [x29, #-84]
    22e8:	mov	w21, #0x1                   	// #1
    22ec:	bl	1770 <socket@plt>
    22f0:	tbnz	w0, #31, 24c0 <uuid_generate_time@@UUID_1.0+0x348>
    22f4:	add	x8, sp, #0x18
    22f8:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    22fc:	mov	w20, w0
    2300:	orr	x0, x8, #0x2
    2304:	add	x1, x1, #0x6d
    2308:	mov	w2, #0x6b                  	// #107
    230c:	strh	w21, [sp, #24]
    2310:	bl	17f0 <strncpy@plt>
    2314:	add	x1, sp, #0x18
    2318:	mov	w2, #0x6e                  	// #110
    231c:	mov	w0, w20
    2320:	strb	wzr, [sp, #133]
    2324:	bl	1740 <connect@plt>
    2328:	tbnz	w0, #31, 24b8 <uuid_generate_time@@UUID_1.0+0x340>
    232c:	mov	w8, #0x4                   	// #4
    2330:	sturb	w8, [x29, #-80]
    2334:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    2338:	ldr	x1, [x0, #448]
    233c:	add	x0, x0, #0x1c0
    2340:	blr	x1
    2344:	ldr	w8, [x23, x0]
    2348:	sub	x1, x29, #0x50
    234c:	mov	w2, #0x5                   	// #5
    2350:	mov	w0, w20
    2354:	stur	w8, [x29, #-79]
    2358:	bl	16f0 <write@plt>
    235c:	cmp	x0, #0x1
    2360:	b.lt	24b8 <uuid_generate_time@@UUID_1.0+0x340>  // b.tstop
    2364:	adrp	x8, 4000 <uuid_get_template@@UUID_2.31+0x1420>
    2368:	ldr	q0, [x8, #4064]
    236c:	mov	x25, xzr
    2370:	sub	x24, x29, #0x10
    2374:	sub	x21, x29, #0x54
    2378:	mov	w22, #0x4                   	// #4
    237c:	str	q0, [sp]
    2380:	stur	wzr, [x29, #-84]
    2384:	mov	w0, w20
    2388:	mov	x1, x21
    238c:	mov	x2, x22
    2390:	bl	17a0 <read@plt>
    2394:	cmp	x0, #0x0
    2398:	b.le	23b0 <uuid_generate_time@@UUID_1.0+0x238>
    239c:	subs	x22, x22, x0
    23a0:	add	x21, x21, x0
    23a4:	add	x25, x0, x25
    23a8:	b.ne	2384 <uuid_generate_time@@UUID_1.0+0x20c>  // b.any
    23ac:	b	2410 <uuid_generate_time@@UUID_1.0+0x298>
    23b0:	mov	w26, #0x6                   	// #6
    23b4:	tbz	x0, #63, 2408 <uuid_generate_time@@UUID_1.0+0x290>
    23b8:	bl	1820 <__errno_location@plt>
    23bc:	ldr	w8, [x0]
    23c0:	cmp	w8, #0xb
    23c4:	b.eq	23d0 <uuid_generate_time@@UUID_1.0+0x258>  // b.none
    23c8:	cmp	w8, #0x4
    23cc:	b.ne	2408 <uuid_generate_time@@UUID_1.0+0x290>  // b.any
    23d0:	subs	w26, w26, #0x1
    23d4:	b.eq	2408 <uuid_generate_time@@UUID_1.0+0x290>  // b.none
    23d8:	ldr	q0, [sp]
    23dc:	sub	x0, x29, #0x10
    23e0:	mov	x1, xzr
    23e4:	str	q0, [x24]
    23e8:	bl	1730 <nanosleep@plt>
    23ec:	mov	w0, w20
    23f0:	mov	x1, x21
    23f4:	mov	x2, x22
    23f8:	bl	17a0 <read@plt>
    23fc:	cmp	x0, #0x1
    2400:	b.lt	23b4 <uuid_generate_time@@UUID_1.0+0x23c>  // b.tstop
    2404:	b	239c <uuid_generate_time@@UUID_1.0+0x224>
    2408:	cmp	x25, #0x0
    240c:	csinv	x25, x25, xzr, ne  // ne = any
    2410:	tbnz	x25, #63, 24b8 <uuid_generate_time@@UUID_1.0+0x340>
    2414:	ldur	w8, [x29, #-84]
    2418:	cmp	w8, #0x14
    241c:	b.ne	24b8 <uuid_generate_time@@UUID_1.0+0x340>  // b.any
    2420:	mov	x25, xzr
    2424:	sub	x21, x29, #0x50
    2428:	mov	w22, #0x14                  	// #20
    242c:	stp	xzr, xzr, [x29, #-80]
    2430:	stur	wzr, [x29, #-64]
    2434:	mov	w0, w20
    2438:	mov	x1, x21
    243c:	mov	x2, x22
    2440:	bl	17a0 <read@plt>
    2444:	cmp	x0, #0x0
    2448:	b.le	2460 <uuid_generate_time@@UUID_1.0+0x2e8>
    244c:	subs	x22, x22, x0
    2450:	add	x21, x21, x0
    2454:	add	x25, x0, x25
    2458:	b.ne	2434 <uuid_generate_time@@UUID_1.0+0x2bc>  // b.any
    245c:	b	2508 <uuid_generate_time@@UUID_1.0+0x390>
    2460:	mov	w26, #0x6                   	// #6
    2464:	tbz	x0, #63, 2500 <uuid_generate_time@@UUID_1.0+0x388>
    2468:	bl	1820 <__errno_location@plt>
    246c:	ldr	w8, [x0]
    2470:	cmp	w8, #0xb
    2474:	b.eq	2480 <uuid_generate_time@@UUID_1.0+0x308>  // b.none
    2478:	cmp	w8, #0x4
    247c:	b.ne	2500 <uuid_generate_time@@UUID_1.0+0x388>  // b.any
    2480:	subs	w26, w26, #0x1
    2484:	b.eq	2500 <uuid_generate_time@@UUID_1.0+0x388>  // b.none
    2488:	ldr	q0, [sp]
    248c:	sub	x0, x29, #0x10
    2490:	mov	x1, xzr
    2494:	str	q0, [x24]
    2498:	bl	1730 <nanosleep@plt>
    249c:	mov	w0, w20
    24a0:	mov	x1, x21
    24a4:	mov	x2, x22
    24a8:	bl	17a0 <read@plt>
    24ac:	cmp	x0, #0x1
    24b0:	b.lt	2464 <uuid_generate_time@@UUID_1.0+0x2ec>  // b.tstop
    24b4:	b	244c <uuid_generate_time@@UUID_1.0+0x2d4>
    24b8:	mov	w0, w20
    24bc:	bl	16d0 <close@plt>
    24c0:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    24c4:	ldr	x1, [x0, #448]
    24c8:	add	x0, x0, #0x1c0
    24cc:	blr	x1
    24d0:	str	wzr, [x23, x0]
    24d4:	mov	x0, x19
    24d8:	mov	x1, xzr
    24dc:	bl	16c0 <__uuid_generate_time@plt>
    24e0:	ldp	x20, x19, [sp, #304]
    24e4:	ldp	x22, x21, [sp, #288]
    24e8:	ldp	x24, x23, [sp, #272]
    24ec:	ldp	x26, x25, [sp, #256]
    24f0:	ldr	x28, [sp, #240]
    24f4:	ldp	x29, x30, [sp, #224]
    24f8:	add	sp, sp, #0x140
    24fc:	ret
    2500:	cmp	x25, #0x0
    2504:	csinv	x25, x25, xzr, ne  // ne = any
    2508:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    250c:	ldr	x1, [x0, #448]
    2510:	add	x0, x0, #0x1c0
    2514:	blr	x1
    2518:	ldr	w8, [x23, x0]
    251c:	ldur	q0, [x29, #-80]
    2520:	mov	w0, w20
    2524:	stur	w8, [x29, #-64]
    2528:	str	q0, [x19]
    252c:	bl	16d0 <close@plt>
    2530:	cmp	x25, #0x14
    2534:	b.ne	24c0 <uuid_generate_time@@UUID_1.0+0x348>  // b.any
    2538:	mov	x0, xzr
    253c:	bl	1620 <time@plt>
    2540:	mov	x8, x0
    2544:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    2548:	ldr	x1, [x0, #432]
    254c:	add	x0, x0, #0x1b0
    2550:	blr	x1
    2554:	str	x8, [x23, x0]
    2558:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    255c:	ldr	x1, [x0, #464]
    2560:	add	x0, x0, #0x1d0
    2564:	blr	x1
    2568:	add	x1, x23, x0
    256c:	mov	x0, x19
    2570:	bl	29e8 <uuid_parse@@UUID_1.0+0x160>
    2574:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    2578:	ldr	x1, [x0, #448]
    257c:	add	x0, x0, #0x1c0
    2580:	blr	x1
    2584:	mov	x8, x0
    2588:	ldr	w9, [x23, x8]
    258c:	mov	w0, wzr
    2590:	sub	w9, w9, #0x1
    2594:	str	w9, [x23, x8]
    2598:	b	24e0 <uuid_generate_time@@UUID_1.0+0x368>

000000000000259c <uuid_generate_time_safe@@UUID_2.20>:
    259c:	b	217c <uuid_generate_time@@UUID_1.0+0x4>

00000000000025a0 <__uuid_generate_random@@UUIDD_PRIVATE>:
    25a0:	sub	sp, sp, #0x40
    25a4:	stp	x20, x19, [sp, #48]
    25a8:	mov	x19, x0
    25ac:	stp	x29, x30, [sp, #32]
    25b0:	add	x29, sp, #0x20
    25b4:	cbz	x1, 25cc <__uuid_generate_random@@UUIDD_PRIVATE+0x2c>
    25b8:	ldr	w20, [x1]
    25bc:	cbz	w20, 25cc <__uuid_generate_random@@UUIDD_PRIVATE+0x2c>
    25c0:	cmp	w20, #0x1
    25c4:	b.ge	25d0 <__uuid_generate_random@@UUIDD_PRIVATE+0x30>  // b.tcont
    25c8:	b	2620 <__uuid_generate_random@@UUIDD_PRIVATE+0x80>
    25cc:	mov	w20, #0x1                   	// #1
    25d0:	add	x0, sp, #0x10
    25d4:	mov	w1, #0x10                  	// #16
    25d8:	bl	2e24 <uuid_get_template@@UUID_2.31+0x244>
    25dc:	add	x0, sp, #0x10
    25e0:	mov	x1, sp
    25e4:	bl	29e8 <uuid_parse@@UUID_1.0+0x160>
    25e8:	ldrh	w8, [sp, #8]
    25ec:	ldrh	w9, [sp, #6]
    25f0:	mov	w10, #0x8000                	// #32768
    25f4:	mov	w11, #0x4000                	// #16384
    25f8:	bfxil	w10, w8, #0, #14
    25fc:	bfxil	w11, w9, #0, #12
    2600:	mov	x0, sp
    2604:	mov	x1, x19
    2608:	strh	w10, [sp, #8]
    260c:	strh	w11, [sp, #6]
    2610:	bl	2838 <uuid_is_null@@UUID_1.0+0x28>
    2614:	subs	w20, w20, #0x1
    2618:	add	x19, x19, #0x10
    261c:	b.ne	25d0 <__uuid_generate_random@@UUIDD_PRIVATE+0x30>  // b.any
    2620:	ldp	x20, x19, [sp, #48]
    2624:	ldp	x29, x30, [sp, #32]
    2628:	add	sp, sp, #0x40
    262c:	ret

0000000000002630 <uuid_generate_random@@UUID_1.0>:
    2630:	sub	sp, sp, #0x20
    2634:	stp	x29, x30, [sp, #16]
    2638:	add	x29, sp, #0x10
    263c:	mov	w8, #0x1                   	// #1
    2640:	sub	x1, x29, #0x4
    2644:	stur	w8, [x29, #-4]
    2648:	bl	1790 <__uuid_generate_random@plt>
    264c:	ldp	x29, x30, [sp, #16]
    2650:	add	sp, sp, #0x20
    2654:	ret

0000000000002658 <uuid_generate@@UUID_1.0>:
    2658:	stp	x29, x30, [sp, #-32]!
    265c:	str	x19, [sp, #16]
    2660:	mov	x19, x0
    2664:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2668:	add	x0, x0, #0x88
    266c:	mov	w1, #0x4                   	// #4
    2670:	mov	x29, sp
    2674:	bl	1700 <access@plt>
    2678:	cbz	w0, 26a0 <uuid_generate@@UUID_1.0+0x48>
    267c:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2680:	add	x0, x0, #0x94
    2684:	mov	w1, #0x4                   	// #4
    2688:	bl	1700 <access@plt>
    268c:	cbz	w0, 26a0 <uuid_generate@@UUID_1.0+0x48>
    2690:	mov	x0, x19
    2694:	ldr	x19, [sp, #16]
    2698:	ldp	x29, x30, [sp], #32
    269c:	b	217c <uuid_generate_time@@UUID_1.0+0x4>
    26a0:	mov	w8, #0x1                   	// #1
    26a4:	add	x1, x29, #0x1c
    26a8:	mov	x0, x19
    26ac:	str	w8, [x29, #28]
    26b0:	bl	1790 <__uuid_generate_random@plt>
    26b4:	ldr	x19, [sp, #16]
    26b8:	ldp	x29, x30, [sp], #32
    26bc:	ret

00000000000026c0 <uuid_generate_md5@@UUID_2.31>:
    26c0:	sub	sp, sp, #0xb0
    26c4:	stp	x22, x21, [sp, #144]
    26c8:	mov	x22, x0
    26cc:	add	x0, sp, #0x28
    26d0:	stp	x29, x30, [sp, #128]
    26d4:	stp	x20, x19, [sp, #160]
    26d8:	add	x29, sp, #0x80
    26dc:	mov	x19, x3
    26e0:	mov	x20, x2
    26e4:	mov	x21, x1
    26e8:	bl	3024 <uuid_get_template@@UUID_2.31+0x444>
    26ec:	add	x0, sp, #0x28
    26f0:	mov	w2, #0x10                  	// #16
    26f4:	mov	x1, x21
    26f8:	bl	3038 <uuid_get_template@@UUID_2.31+0x458>
    26fc:	add	x0, sp, #0x28
    2700:	mov	x1, x20
    2704:	mov	w2, w19
    2708:	bl	3038 <uuid_get_template@@UUID_2.31+0x458>
    270c:	add	x0, sp, #0x18
    2710:	add	x1, sp, #0x28
    2714:	bl	3b04 <uuid_get_template@@UUID_2.31+0xf24>
    2718:	add	x0, sp, #0x18
    271c:	add	x1, sp, #0x8
    2720:	bl	29e8 <uuid_parse@@UUID_1.0+0x160>
    2724:	ldrh	w8, [sp, #16]
    2728:	ldrh	w9, [sp, #14]
    272c:	mov	w10, #0x8000                	// #32768
    2730:	mov	w11, #0x3000                	// #12288
    2734:	bfxil	w10, w8, #0, #14
    2738:	bfxil	w11, w9, #0, #12
    273c:	add	x0, sp, #0x8
    2740:	mov	x1, x22
    2744:	strh	w10, [sp, #16]
    2748:	strh	w11, [sp, #14]
    274c:	bl	2838 <uuid_is_null@@UUID_1.0+0x28>
    2750:	ldp	x20, x19, [sp, #160]
    2754:	ldp	x22, x21, [sp, #144]
    2758:	ldp	x29, x30, [sp, #128]
    275c:	add	sp, sp, #0xb0
    2760:	ret

0000000000002764 <uuid_generate_sha1@@UUID_2.31>:
    2764:	sub	sp, sp, #0xd0
    2768:	stp	x22, x21, [sp, #176]
    276c:	mov	x22, x0
    2770:	add	x0, sp, #0x40
    2774:	stp	x29, x30, [sp, #160]
    2778:	stp	x20, x19, [sp, #192]
    277c:	add	x29, sp, #0xa0
    2780:	mov	x19, x3
    2784:	mov	x20, x2
    2788:	mov	x21, x1
    278c:	bl	4d64 <uuid_get_template@@UUID_2.31+0x2184>
    2790:	add	x0, sp, #0x40
    2794:	mov	w2, #0x10                  	// #16
    2798:	mov	x1, x21
    279c:	bl	4d84 <uuid_get_template@@UUID_2.31+0x21a4>
    27a0:	add	x0, sp, #0x40
    27a4:	mov	x1, x20
    27a8:	mov	w2, w19
    27ac:	bl	4d84 <uuid_get_template@@UUID_2.31+0x21a4>
    27b0:	add	x0, sp, #0x2c
    27b4:	add	x1, sp, #0x40
    27b8:	bl	4e68 <uuid_get_template@@UUID_2.31+0x2288>
    27bc:	ldur	q0, [sp, #44]
    27c0:	add	x0, sp, #0x10
    27c4:	mov	x1, sp
    27c8:	str	q0, [sp, #16]
    27cc:	bl	29e8 <uuid_parse@@UUID_1.0+0x160>
    27d0:	ldrh	w8, [sp, #8]
    27d4:	ldrh	w9, [sp, #6]
    27d8:	mov	w10, #0x8000                	// #32768
    27dc:	mov	w11, #0x5000                	// #20480
    27e0:	bfxil	w10, w8, #0, #14
    27e4:	bfxil	w11, w9, #0, #12
    27e8:	mov	x0, sp
    27ec:	mov	x1, x22
    27f0:	strh	w10, [sp, #8]
    27f4:	strh	w11, [sp, #6]
    27f8:	bl	2838 <uuid_is_null@@UUID_1.0+0x28>
    27fc:	ldp	x20, x19, [sp, #192]
    2800:	ldp	x22, x21, [sp, #176]
    2804:	ldp	x29, x30, [sp, #160]
    2808:	add	sp, sp, #0xd0
    280c:	ret

0000000000002810 <uuid_is_null@@UUID_1.0>:
    2810:	mov	x8, xzr
    2814:	ldrb	w9, [x0, x8]
    2818:	cbnz	w9, 2830 <uuid_is_null@@UUID_1.0+0x20>
    281c:	add	x8, x8, #0x1
    2820:	cmp	w8, #0x10
    2824:	b.ne	2814 <uuid_is_null@@UUID_1.0+0x4>  // b.any
    2828:	mov	w0, #0x1                   	// #1
    282c:	ret
    2830:	mov	w0, wzr
    2834:	ret
    2838:	ldr	w8, [x0]
    283c:	rev	w8, w8
    2840:	str	w8, [x1]
    2844:	ldrh	w8, [x0, #4]
    2848:	rev	w8, w8
    284c:	lsr	w8, w8, #16
    2850:	strh	w8, [x1, #4]
    2854:	ldrh	w8, [x0, #6]
    2858:	rev	w8, w8
    285c:	lsr	w8, w8, #16
    2860:	strh	w8, [x1, #6]
    2864:	ldrh	w8, [x0, #8]
    2868:	rev	w8, w8
    286c:	lsr	w8, w8, #16
    2870:	strh	w8, [x1, #8]
    2874:	ldrh	w8, [x0, #14]
    2878:	ldur	w9, [x0, #10]
    287c:	strh	w8, [x1, #14]
    2880:	stur	w9, [x1, #10]
    2884:	ret

0000000000002888 <uuid_parse@@UUID_1.0>:
    2888:	sub	sp, sp, #0x60
    288c:	stp	x29, x30, [sp, #32]
    2890:	stp	x24, x23, [sp, #48]
    2894:	stp	x22, x21, [sp, #64]
    2898:	stp	x20, x19, [sp, #80]
    289c:	add	x29, sp, #0x20
    28a0:	mov	x19, x1
    28a4:	mov	x20, x0
    28a8:	bl	15c0 <strlen@plt>
    28ac:	cmp	x0, #0x24
    28b0:	b.ne	29cc <uuid_parse@@UUID_1.0+0x144>  // b.any
    28b4:	mov	w23, #0x2100                	// #8448
    28b8:	mov	x21, xzr
    28bc:	mov	w22, #0x1                   	// #1
    28c0:	movk	w23, #0x84, lsl #16
    28c4:	cmp	w21, #0x24
    28c8:	b.hi	2900 <uuid_parse@@UUID_1.0+0x78>  // b.pmore
    28cc:	and	x8, x21, #0xffffffff
    28d0:	lsl	x9, x22, x8
    28d4:	tst	x9, x23
    28d8:	b.eq	28ec <uuid_parse@@UUID_1.0+0x64>  // b.none
    28dc:	ldrb	w8, [x20, x21]
    28e0:	cmp	w8, #0x2d
    28e4:	b.eq	2918 <uuid_parse@@UUID_1.0+0x90>  // b.none
    28e8:	b	29cc <uuid_parse@@UUID_1.0+0x144>
    28ec:	cmp	x8, #0x24
    28f0:	b.ne	2900 <uuid_parse@@UUID_1.0+0x78>  // b.any
    28f4:	ldrb	w24, [x20, x21]
    28f8:	cbnz	w24, 2904 <uuid_parse@@UUID_1.0+0x7c>
    28fc:	b	2924 <uuid_parse@@UUID_1.0+0x9c>
    2900:	ldrb	w24, [x20, x21]
    2904:	bl	1720 <__ctype_b_loc@plt>
    2908:	ldr	x8, [x0]
    290c:	sxtb	x9, w24
    2910:	ldrh	w8, [x8, x9, lsl #1]
    2914:	tbz	w8, #12, 29cc <uuid_parse@@UUID_1.0+0x144>
    2918:	add	x21, x21, #0x1
    291c:	cmp	w21, #0x25
    2920:	b.ne	28c4 <uuid_parse@@UUID_1.0+0x3c>  // b.any
    2924:	mov	w2, #0x10                  	// #16
    2928:	mov	x0, x20
    292c:	mov	x1, xzr
    2930:	bl	15b0 <strtoul@plt>
    2934:	str	w0, [sp, #16]
    2938:	add	x0, x20, #0x9
    293c:	mov	w2, #0x10                  	// #16
    2940:	mov	x1, xzr
    2944:	bl	15b0 <strtoul@plt>
    2948:	strh	w0, [sp, #20]
    294c:	add	x0, x20, #0xe
    2950:	mov	w2, #0x10                  	// #16
    2954:	mov	x1, xzr
    2958:	bl	15b0 <strtoul@plt>
    295c:	strh	w0, [sp, #22]
    2960:	add	x0, x20, #0x13
    2964:	mov	w2, #0x10                  	// #16
    2968:	mov	x1, xzr
    296c:	bl	15b0 <strtoul@plt>
    2970:	add	x20, x20, #0x18
    2974:	mov	w21, #0xa                   	// #10
    2978:	add	x22, sp, #0x10
    297c:	strh	w0, [sp, #24]
    2980:	strb	wzr, [sp, #14]
    2984:	ldrb	w8, [x20]
    2988:	add	x0, sp, #0xc
    298c:	mov	w2, #0x10                  	// #16
    2990:	mov	x1, xzr
    2994:	strb	w8, [sp, #12]
    2998:	ldrb	w8, [x20, #1]
    299c:	strb	w8, [sp, #13]
    29a0:	bl	15b0 <strtoul@plt>
    29a4:	strb	w0, [x22, x21]
    29a8:	add	x21, x21, #0x1
    29ac:	cmp	x21, #0x10
    29b0:	add	x20, x20, #0x2
    29b4:	b.ne	2984 <uuid_parse@@UUID_1.0+0xfc>  // b.any
    29b8:	add	x0, sp, #0x10
    29bc:	mov	x1, x19
    29c0:	bl	2838 <uuid_is_null@@UUID_1.0+0x28>
    29c4:	mov	w0, wzr
    29c8:	b	29d0 <uuid_parse@@UUID_1.0+0x148>
    29cc:	mov	w0, #0xffffffff            	// #-1
    29d0:	ldp	x20, x19, [sp, #80]
    29d4:	ldp	x22, x21, [sp, #64]
    29d8:	ldp	x24, x23, [sp, #48]
    29dc:	ldp	x29, x30, [sp, #32]
    29e0:	add	sp, sp, #0x60
    29e4:	ret
    29e8:	ldr	w8, [x0]
    29ec:	rev	w8, w8
    29f0:	str	w8, [x1]
    29f4:	ldrh	w8, [x0, #4]
    29f8:	rev	w8, w8
    29fc:	lsr	w8, w8, #16
    2a00:	strh	w8, [x1, #4]
    2a04:	ldrh	w8, [x0, #6]
    2a08:	rev	w8, w8
    2a0c:	lsr	w8, w8, #16
    2a10:	strh	w8, [x1, #6]
    2a14:	ldrh	w8, [x0, #8]
    2a18:	rev	w8, w8
    2a1c:	lsr	w8, w8, #16
    2a20:	strh	w8, [x1, #8]
    2a24:	ldrh	w8, [x0, #14]
    2a28:	ldur	w9, [x0, #10]
    2a2c:	strh	w8, [x1, #14]
    2a30:	stur	w9, [x1, #10]
    2a34:	ret

0000000000002a38 <uuid_unparse_lower@@UUID_1.0>:
    2a38:	adrp	x2, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2a3c:	add	x2, x2, #0xa1
    2a40:	b	2a44 <uuid_unparse_lower@@UUID_1.0+0xc>
    2a44:	sub	sp, sp, #0x60
    2a48:	stp	x29, x30, [sp, #64]
    2a4c:	add	x29, sp, #0x40
    2a50:	stp	x20, x19, [sp, #80]
    2a54:	mov	x20, x1
    2a58:	sub	x1, x29, #0x10
    2a5c:	mov	x19, x2
    2a60:	bl	29e8 <uuid_parse@@UUID_1.0+0x160>
    2a64:	ldurh	w8, [x29, #-8]
    2a68:	ldur	w2, [x29, #-16]
    2a6c:	ldurh	w3, [x29, #-12]
    2a70:	ldurh	w4, [x29, #-10]
    2a74:	ldurb	w7, [x29, #-6]
    2a78:	ldurb	w9, [x29, #-5]
    2a7c:	ldurb	w10, [x29, #-4]
    2a80:	ldurb	w11, [x29, #-3]
    2a84:	ldurb	w12, [x29, #-2]
    2a88:	ldurb	w13, [x29, #-1]
    2a8c:	lsr	w5, w8, #8
    2a90:	and	w6, w8, #0xff
    2a94:	mov	x0, x20
    2a98:	mov	x1, x19
    2a9c:	str	w13, [sp, #32]
    2aa0:	str	w12, [sp, #24]
    2aa4:	str	w11, [sp, #16]
    2aa8:	str	w10, [sp, #8]
    2aac:	str	w9, [sp]
    2ab0:	bl	15e0 <sprintf@plt>
    2ab4:	ldp	x20, x19, [sp, #80]
    2ab8:	ldp	x29, x30, [sp, #64]
    2abc:	add	sp, sp, #0x60
    2ac0:	ret

0000000000002ac4 <uuid_unparse_upper@@UUID_1.0>:
    2ac4:	adrp	x2, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2ac8:	add	x2, x2, #0xd2
    2acc:	b	2a44 <uuid_unparse_lower@@UUID_1.0+0xc>

0000000000002ad0 <uuid_unparse@@UUID_1.0>:
    2ad0:	adrp	x2, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2ad4:	add	x2, x2, #0xa1
    2ad8:	b	2a44 <uuid_unparse_lower@@UUID_1.0+0xc>

0000000000002adc <uuid_time@@UUID_1.0>:
    2adc:	sub	sp, sp, #0x30
    2ae0:	str	x19, [sp, #32]
    2ae4:	mov	x19, x1
    2ae8:	mov	x1, sp
    2aec:	stp	x29, x30, [sp, #16]
    2af0:	add	x29, sp, #0x10
    2af4:	bl	29e8 <uuid_parse@@UUID_1.0+0x160>
    2af8:	ldrh	w8, [sp, #4]
    2afc:	ldrh	w9, [sp, #6]
    2b00:	ldr	w10, [sp]
    2b04:	mov	x11, #0xc000                	// #49152
    2b08:	movk	x11, #0xec7e, lsl #16
    2b0c:	and	w9, w9, #0xfff
    2b10:	bfi	x10, x8, #32, #16
    2b14:	bfi	x10, x9, #48, #12
    2b18:	mov	x9, #0x42bd                	// #17085
    2b1c:	movk	x11, #0xe22d, lsl #32
    2b20:	movk	x9, #0xe57a, lsl #16
    2b24:	movk	x11, #0xfe4d, lsl #48
    2b28:	movk	x9, #0x94d5, lsl #32
    2b2c:	add	x8, x10, x11
    2b30:	movk	x9, #0xd6bf, lsl #48
    2b34:	umulh	x9, x8, x9
    2b38:	lsr	x0, x9, #23
    2b3c:	cbz	x19, 2b60 <uuid_time@@UUID_1.0+0x84>
    2b40:	mov	w9, #0x9680                	// #38528
    2b44:	movk	w9, #0x98, lsl #16
    2b48:	mov	w10, #0xcccd                	// #52429
    2b4c:	movk	w10, #0xcccc, lsl #16
    2b50:	msub	w8, w0, w9, w8
    2b54:	umull	x8, w8, w10
    2b58:	lsr	x8, x8, #35
    2b5c:	stp	x0, x8, [x19]
    2b60:	ldr	x19, [sp, #32]
    2b64:	ldp	x29, x30, [sp, #16]
    2b68:	add	sp, sp, #0x30
    2b6c:	ret

0000000000002b70 <uuid_type@@UUID_1.0>:
    2b70:	sub	sp, sp, #0x20
    2b74:	mov	x1, sp
    2b78:	stp	x29, x30, [sp, #16]
    2b7c:	add	x29, sp, #0x10
    2b80:	bl	29e8 <uuid_parse@@UUID_1.0+0x160>
    2b84:	ldrh	w8, [sp, #6]
    2b88:	ldp	x29, x30, [sp, #16]
    2b8c:	lsr	w0, w8, #12
    2b90:	add	sp, sp, #0x20
    2b94:	ret

0000000000002b98 <uuid_variant@@UUID_1.0>:
    2b98:	sub	sp, sp, #0x20
    2b9c:	mov	x1, sp
    2ba0:	stp	x29, x30, [sp, #16]
    2ba4:	add	x29, sp, #0x10
    2ba8:	bl	29e8 <uuid_parse@@UUID_1.0+0x160>
    2bac:	ldrh	w8, [sp, #8]
    2bb0:	tbnz	w8, #15, 2bbc <uuid_variant@@UUID_1.0+0x24>
    2bb4:	mov	w0, wzr
    2bb8:	b	2bd4 <uuid_variant@@UUID_1.0+0x3c>
    2bbc:	tbnz	w8, #14, 2bc8 <uuid_variant@@UUID_1.0+0x30>
    2bc0:	mov	w0, #0x1                   	// #1
    2bc4:	b	2bd4 <uuid_variant@@UUID_1.0+0x3c>
    2bc8:	tst	w8, #0x2000
    2bcc:	mov	w8, #0x2                   	// #2
    2bd0:	cinc	w0, w8, ne  // ne = any
    2bd4:	ldp	x29, x30, [sp, #16]
    2bd8:	add	sp, sp, #0x20
    2bdc:	ret

0000000000002be0 <uuid_get_template@@UUID_2.31>:
    2be0:	stp	x29, x30, [sp, #-32]!
    2be4:	stp	x20, x19, [sp, #16]
    2be8:	mov	x29, sp
    2bec:	cbz	x0, 2c70 <uuid_get_template@@UUID_2.31+0x90>
    2bf0:	ldrb	w8, [x0]
    2bf4:	mov	x19, x0
    2bf8:	cbz	w8, 2c70 <uuid_get_template@@UUID_2.31+0x90>
    2bfc:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2c00:	add	x1, x1, #0x103
    2c04:	mov	x0, x19
    2c08:	bl	1710 <strcmp@plt>
    2c0c:	cbz	w0, 2c84 <uuid_get_template@@UUID_2.31+0xa4>
    2c10:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2c14:	add	x1, x1, #0x107
    2c18:	mov	x0, x19
    2c1c:	bl	1710 <strcmp@plt>
    2c20:	cbz	w0, 2c90 <uuid_get_template@@UUID_2.31+0xb0>
    2c24:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2c28:	add	x1, x1, #0x10b
    2c2c:	mov	x0, x19
    2c30:	bl	1710 <strcmp@plt>
    2c34:	cbz	w0, 2c9c <uuid_get_template@@UUID_2.31+0xbc>
    2c38:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2c3c:	add	x1, x1, #0x10f
    2c40:	mov	x0, x19
    2c44:	bl	1710 <strcmp@plt>
    2c48:	adrp	x20, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2c4c:	add	x20, x20, #0x14a
    2c50:	cbz	w0, 2c74 <uuid_get_template@@UUID_2.31+0x94>
    2c54:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2c58:	add	x1, x1, #0x114
    2c5c:	mov	x0, x19
    2c60:	bl	1710 <strcmp@plt>
    2c64:	cmp	w0, #0x0
    2c68:	csel	x0, x20, xzr, eq  // eq = none
    2c6c:	b	2c78 <uuid_get_template@@UUID_2.31+0x98>
    2c70:	mov	x20, xzr
    2c74:	mov	x0, x20
    2c78:	ldp	x20, x19, [sp, #16]
    2c7c:	ldp	x29, x30, [sp], #32
    2c80:	ret
    2c84:	adrp	x20, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2c88:	add	x20, x20, #0x11a
    2c8c:	b	2c74 <uuid_get_template@@UUID_2.31+0x94>
    2c90:	adrp	x20, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2c94:	add	x20, x20, #0x12a
    2c98:	b	2c74 <uuid_get_template@@UUID_2.31+0x94>
    2c9c:	adrp	x20, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2ca0:	add	x20, x20, #0x13a
    2ca4:	b	2c74 <uuid_get_template@@UUID_2.31+0x94>
    2ca8:	stp	x29, x30, [sp, #-32]!
    2cac:	stp	x20, x19, [sp, #16]
    2cb0:	mov	x29, sp
    2cb4:	mov	w19, w1
    2cb8:	mov	w20, w0
    2cbc:	bl	16a0 <random@plt>
    2cc0:	sub	w8, w19, w20
    2cc4:	add	w8, w8, #0x1
    2cc8:	sxtw	x9, w8
    2ccc:	sdiv	x9, x0, x9
    2cd0:	msub	w8, w9, w8, w0
    2cd4:	add	w0, w8, w20
    2cd8:	ldp	x20, x19, [sp, #16]
    2cdc:	ldp	x29, x30, [sp], #32
    2ce0:	ret
    2ce4:	stp	x29, x30, [sp, #-32]!
    2ce8:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2cec:	add	x0, x0, #0x94
    2cf0:	mov	w1, #0x80000               	// #524288
    2cf4:	str	x19, [sp, #16]
    2cf8:	mov	x29, sp
    2cfc:	bl	1630 <open@plt>
    2d00:	mov	w19, w0
    2d04:	cmn	w0, #0x1
    2d08:	b.eq	2d14 <uuid_get_template@@UUID_2.31+0x134>  // b.none
    2d0c:	tbz	w19, #31, 2d30 <uuid_get_template@@UUID_2.31+0x150>
    2d10:	b	2d50 <uuid_get_template@@UUID_2.31+0x170>
    2d14:	adrp	x0, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2d18:	mov	w1, #0x800                 	// #2048
    2d1c:	add	x0, x0, #0x88
    2d20:	movk	w1, #0x8, lsl #16
    2d24:	bl	1630 <open@plt>
    2d28:	mov	w19, w0
    2d2c:	tbnz	w19, #31, 2d50 <uuid_get_template@@UUID_2.31+0x170>
    2d30:	mov	w1, #0x1                   	// #1
    2d34:	mov	w0, w19
    2d38:	bl	1760 <fcntl@plt>
    2d3c:	tbnz	w0, #31, 2d50 <uuid_get_template@@UUID_2.31+0x170>
    2d40:	orr	w2, w0, #0x1
    2d44:	mov	w1, #0x2                   	// #2
    2d48:	mov	w0, w19
    2d4c:	bl	1760 <fcntl@plt>
    2d50:	bl	2d64 <uuid_get_template@@UUID_2.31+0x184>
    2d54:	mov	w0, w19
    2d58:	ldr	x19, [sp, #16]
    2d5c:	ldp	x29, x30, [sp], #32
    2d60:	ret
    2d64:	sub	sp, sp, #0x40
    2d68:	mov	x0, sp
    2d6c:	mov	x1, xzr
    2d70:	stp	x29, x30, [sp, #16]
    2d74:	str	x21, [sp, #32]
    2d78:	stp	x20, x19, [sp, #48]
    2d7c:	add	x29, sp, #0x10
    2d80:	bl	1690 <gettimeofday@plt>
    2d84:	bl	1610 <getpid@plt>
    2d88:	mov	w19, w0
    2d8c:	bl	15f0 <getuid@plt>
    2d90:	ldp	x20, x21, [sp]
    2d94:	eor	w8, w0, w19, lsl #16
    2d98:	eor	x19, x21, x20
    2d9c:	eor	w0, w8, w19
    2da0:	bl	17d0 <srandom@plt>
    2da4:	bl	1610 <getpid@plt>
    2da8:	eor	w8, w20, w0
    2dac:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    2db0:	ldr	x1, [x0, #480]
    2db4:	add	x0, x0, #0x1e0
    2db8:	blr	x1
    2dbc:	mrs	x9, tpidr_el0
    2dc0:	add	x20, x9, x0
    2dc4:	strh	w8, [x20]
    2dc8:	bl	1650 <getppid@plt>
    2dcc:	eor	w8, w21, w0
    2dd0:	lsr	x9, x19, #16
    2dd4:	mov	x0, sp
    2dd8:	mov	x1, xzr
    2ddc:	strh	w8, [x20, #2]
    2de0:	strh	w9, [x20, #4]
    2de4:	bl	1690 <gettimeofday@plt>
    2de8:	ldr	w8, [sp]
    2dec:	ldr	w9, [sp, #8]
    2df0:	eor	w8, w9, w8
    2df4:	ands	w8, w8, #0x1f
    2df8:	b.eq	2e10 <uuid_get_template@@UUID_2.31+0x230>  // b.none
    2dfc:	add	w19, w8, #0x1
    2e00:	bl	16a0 <random@plt>
    2e04:	sub	w19, w19, #0x1
    2e08:	cmp	w19, #0x1
    2e0c:	b.gt	2e00 <uuid_get_template@@UUID_2.31+0x220>
    2e10:	ldp	x20, x19, [sp, #48]
    2e14:	ldr	x21, [sp, #32]
    2e18:	ldp	x29, x30, [sp, #16]
    2e1c:	add	sp, sp, #0x40
    2e20:	ret
    2e24:	sub	sp, sp, #0x60
    2e28:	stp	x29, x30, [sp, #32]
    2e2c:	stp	x24, x23, [sp, #48]
    2e30:	stp	x22, x21, [sp, #64]
    2e34:	stp	x20, x19, [sp, #80]
    2e38:	add	x29, sp, #0x20
    2e3c:	mov	x19, x1
    2e40:	mov	x20, x0
    2e44:	bl	1820 <__errno_location@plt>
    2e48:	mov	x23, x0
    2e4c:	cbz	x19, 2ed4 <uuid_get_template@@UUID_2.31+0x2f4>
    2e50:	adrp	x8, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2e54:	ldr	q0, [x8, #352]
    2e58:	mov	w24, wzr
    2e5c:	mov	x21, x20
    2e60:	mov	x22, x19
    2e64:	str	q0, [sp]
    2e68:	mov	w2, #0x1                   	// #1
    2e6c:	mov	x0, x21
    2e70:	mov	x1, x22
    2e74:	str	wzr, [x23]
    2e78:	bl	1800 <getrandom@plt>
    2e7c:	cmp	w0, #0x1
    2e80:	b.lt	2e98 <uuid_get_template@@UUID_2.31+0x2b8>  // b.tstop
    2e84:	mov	w24, wzr
    2e88:	sub	x22, x22, w0, sxtw
    2e8c:	add	x21, x21, w0, sxtw
    2e90:	cbnz	x22, 2e68 <uuid_get_template@@UUID_2.31+0x288>
    2e94:	b	2edc <uuid_get_template@@UUID_2.31+0x2fc>
    2e98:	ldr	w8, [x23]
    2e9c:	cmp	w8, #0x26
    2ea0:	b.eq	2ee8 <uuid_get_template@@UUID_2.31+0x308>  // b.none
    2ea4:	cmp	w24, #0x7
    2ea8:	b.gt	2edc <uuid_get_template@@UUID_2.31+0x2fc>
    2eac:	cmp	w8, #0xb
    2eb0:	b.ne	2edc <uuid_get_template@@UUID_2.31+0x2fc>  // b.any
    2eb4:	ldr	q0, [sp]
    2eb8:	add	x0, sp, #0x10
    2ebc:	mov	x1, xzr
    2ec0:	str	q0, [sp, #16]
    2ec4:	bl	1730 <nanosleep@plt>
    2ec8:	add	w24, w24, #0x1
    2ecc:	cbnz	x22, 2e68 <uuid_get_template@@UUID_2.31+0x288>
    2ed0:	b	2edc <uuid_get_template@@UUID_2.31+0x2fc>
    2ed4:	mov	x22, xzr
    2ed8:	mov	x21, x20
    2edc:	ldr	w8, [x23]
    2ee0:	cmp	w8, #0x26
    2ee4:	b.ne	2f60 <uuid_get_template@@UUID_2.31+0x380>  // b.any
    2ee8:	bl	2ce4 <uuid_get_template@@UUID_2.31+0x104>
    2eec:	tbnz	w0, #31, 2f60 <uuid_get_template@@UUID_2.31+0x380>
    2ef0:	mov	w23, w0
    2ef4:	cbz	x22, 2f58 <uuid_get_template@@UUID_2.31+0x378>
    2ef8:	adrp	x8, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    2efc:	ldr	q0, [x8, #352]
    2f00:	mov	w24, wzr
    2f04:	str	q0, [sp]
    2f08:	mov	w0, w23
    2f0c:	mov	x1, x21
    2f10:	mov	x2, x22
    2f14:	bl	17a0 <read@plt>
    2f18:	cmp	x0, #0x0
    2f1c:	b.le	2f34 <uuid_get_template@@UUID_2.31+0x354>
    2f20:	mov	w24, wzr
    2f24:	sub	x22, x22, x0
    2f28:	add	x21, x21, x0
    2f2c:	cbnz	x22, 2f08 <uuid_get_template@@UUID_2.31+0x328>
    2f30:	b	2f58 <uuid_get_template@@UUID_2.31+0x378>
    2f34:	cmp	w24, #0x8
    2f38:	b.gt	2f58 <uuid_get_template@@UUID_2.31+0x378>
    2f3c:	ldr	q0, [sp]
    2f40:	add	x0, sp, #0x10
    2f44:	mov	x1, xzr
    2f48:	add	w24, w24, #0x1
    2f4c:	str	q0, [sp, #16]
    2f50:	bl	1730 <nanosleep@plt>
    2f54:	cbnz	x22, 2f08 <uuid_get_template@@UUID_2.31+0x328>
    2f58:	mov	w0, w23
    2f5c:	bl	16d0 <close@plt>
    2f60:	bl	2d64 <uuid_get_template@@UUID_2.31+0x184>
    2f64:	cbz	x19, 2f88 <uuid_get_template@@UUID_2.31+0x3a8>
    2f68:	mov	x21, x19
    2f6c:	mov	x22, x20
    2f70:	bl	16a0 <random@plt>
    2f74:	ldrb	w8, [x22]
    2f78:	subs	x21, x21, #0x1
    2f7c:	eor	w8, w8, w0, lsr #7
    2f80:	strb	w8, [x22], #1
    2f84:	b.ne	2f70 <uuid_get_template@@UUID_2.31+0x390>  // b.any
    2f88:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    2f8c:	ldr	x1, [x0, #480]
    2f90:	add	x0, x0, #0x1e0
    2f94:	blr	x1
    2f98:	mrs	x21, tpidr_el0
    2f9c:	add	x22, x21, x0
    2fa0:	ldr	w8, [x22]
    2fa4:	ldrh	w23, [x22, #4]
    2fa8:	mov	w0, #0xb2                  	// #178
    2fac:	str	w8, [sp, #16]
    2fb0:	strh	w23, [sp, #20]
    2fb4:	bl	1830 <syscall@plt>
    2fb8:	eor	w8, w23, w0
    2fbc:	strh	w8, [x22, #4]
    2fc0:	cbz	x19, 2fe0 <uuid_get_template@@UUID_2.31+0x400>
    2fc4:	add	x0, sp, #0x10
    2fc8:	bl	17b0 <jrand48@plt>
    2fcc:	ldrb	w8, [x20]
    2fd0:	subs	x19, x19, #0x1
    2fd4:	eor	w8, w8, w0, lsr #7
    2fd8:	strb	w8, [x20], #1
    2fdc:	b.ne	2fc4 <uuid_get_template@@UUID_2.31+0x3e4>  // b.any
    2fe0:	ldr	w8, [sp, #16]
    2fe4:	adrp	x0, 16000 <uuid_get_template@@UUID_2.31+0x13420>
    2fe8:	ldr	x1, [x0, #480]
    2fec:	add	x0, x0, #0x1e0
    2ff0:	blr	x1
    2ff4:	str	w8, [x21, x0]
    2ff8:	ldp	x20, x19, [sp, #80]
    2ffc:	ldp	x22, x21, [sp, #64]
    3000:	ldp	x24, x23, [sp, #48]
    3004:	ldp	x29, x30, [sp, #32]
    3008:	add	sp, sp, #0x60
    300c:	ret
    3010:	adrp	x1, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    3014:	add	x1, x1, #0x170
    3018:	mov	w2, #0x5                   	// #5
    301c:	mov	x0, xzr
    3020:	b	17c0 <dcgettext@plt>
    3024:	adrp	x8, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    3028:	ldr	q0, [x8, #400]
    302c:	str	xzr, [x0, #16]
    3030:	str	q0, [x0]
    3034:	ret
    3038:	stp	x29, x30, [sp, #-64]!
    303c:	str	x23, [sp, #16]
    3040:	stp	x22, x21, [sp, #32]
    3044:	stp	x20, x19, [sp, #48]
    3048:	ldp	w8, w9, [x0, #16]
    304c:	mov	w20, w2
    3050:	mov	x19, x1
    3054:	mov	x21, x0
    3058:	adds	w10, w8, w2, lsl #3
    305c:	mov	x29, sp
    3060:	str	w10, [x0, #16]
    3064:	b.cc	3070 <uuid_get_template@@UUID_2.31+0x490>  // b.lo, b.ul, b.last
    3068:	add	w9, w9, #0x1
    306c:	str	w9, [x21, #20]
    3070:	add	w9, w9, w20, lsr #29
    3074:	ubfx	x8, x8, #3, #6
    3078:	str	w9, [x21, #20]
    307c:	cbz	w8, 30c4 <uuid_get_template@@UUID_2.31+0x4e4>
    3080:	mov	w10, #0x40                  	// #64
    3084:	add	x9, x21, x8
    3088:	sub	w22, w10, w8
    308c:	cmp	w22, w20
    3090:	add	x0, x9, #0x18
    3094:	b.ls	30a0 <uuid_get_template@@UUID_2.31+0x4c0>  // b.plast
    3098:	mov	w2, w20
    309c:	b	3108 <uuid_get_template@@UUID_2.31+0x528>
    30a0:	mov	x1, x19
    30a4:	mov	x2, x22
    30a8:	add	x23, x21, #0x18
    30ac:	bl	15a0 <memcpy@plt>
    30b0:	mov	x0, x21
    30b4:	mov	x1, x23
    30b8:	bl	3120 <uuid_get_template@@UUID_2.31+0x540>
    30bc:	add	x19, x19, x22
    30c0:	sub	w20, w20, w22
    30c4:	cmp	w20, #0x40
    30c8:	add	x22, x21, #0x18
    30cc:	b.cc	3100 <uuid_get_template@@UUID_2.31+0x520>  // b.lo, b.ul, b.last
    30d0:	mov	w23, w20
    30d4:	ldp	q1, q0, [x19, #32]
    30d8:	ldp	q3, q2, [x19], #64
    30dc:	mov	x0, x21
    30e0:	mov	x1, x22
    30e4:	stp	q1, q0, [x22, #32]
    30e8:	stp	q3, q2, [x22]
    30ec:	bl	3120 <uuid_get_template@@UUID_2.31+0x540>
    30f0:	sub	w23, w23, #0x40
    30f4:	cmp	w23, #0x3f
    30f8:	b.hi	30d4 <uuid_get_template@@UUID_2.31+0x4f4>  // b.pmore
    30fc:	and	w20, w20, #0x3f
    3100:	mov	w2, w20
    3104:	mov	x0, x22
    3108:	mov	x1, x19
    310c:	ldp	x20, x19, [sp, #48]
    3110:	ldp	x22, x21, [sp, #32]
    3114:	ldr	x23, [sp, #16]
    3118:	ldp	x29, x30, [sp], #64
    311c:	b	15a0 <memcpy@plt>
    3120:	str	x27, [sp, #-80]!
    3124:	stp	x26, x25, [sp, #16]
    3128:	stp	x24, x23, [sp, #32]
    312c:	stp	x22, x21, [sp, #48]
    3130:	stp	x20, x19, [sp, #64]
    3134:	ldp	w11, w8, [x0]
    3138:	ldp	w9, w10, [x0, #8]
    313c:	ldp	w4, w13, [x1]
    3140:	mov	w2, #0xa478                	// #42104
    3144:	movk	w2, #0xd76a, lsl #16
    3148:	bic	w25, w10, w8
    314c:	and	w26, w9, w8
    3150:	orr	w25, w26, w25
    3154:	add	w26, w11, w4
    3158:	add	w25, w26, w25
    315c:	add	w2, w25, w2
    3160:	ror	w2, w2, #25
    3164:	add	w2, w2, w8
    3168:	bic	w25, w9, w2
    316c:	and	w26, w8, w2
    3170:	mov	w5, #0xb756                	// #46934
    3174:	orr	w25, w26, w25
    3178:	add	w26, w10, w13
    317c:	movk	w5, #0xe8c7, lsl #16
    3180:	add	w25, w26, w25
    3184:	ldp	w12, w17, [x1, #8]
    3188:	add	w5, w25, w5
    318c:	ror	w5, w5, #20
    3190:	add	w5, w5, w2
    3194:	bic	w25, w8, w5
    3198:	and	w26, w2, w5
    319c:	mov	w6, #0x70db                	// #28891
    31a0:	orr	w25, w26, w25
    31a4:	add	w26, w9, w12
    31a8:	movk	w6, #0x2420, lsl #16
    31ac:	add	w25, w26, w25
    31b0:	add	w6, w25, w6
    31b4:	ror	w6, w6, #15
    31b8:	add	w6, w6, w5
    31bc:	bic	w25, w2, w6
    31c0:	and	w26, w5, w6
    31c4:	mov	w19, #0xceee                	// #52974
    31c8:	orr	w25, w26, w25
    31cc:	add	w26, w8, w17
    31d0:	movk	w19, #0xc1bd, lsl #16
    31d4:	add	w25, w26, w25
    31d8:	ldp	w14, w3, [x1, #16]
    31dc:	add	w19, w25, w19
    31e0:	ror	w19, w19, #10
    31e4:	add	w19, w19, w6
    31e8:	bic	w25, w5, w19
    31ec:	and	w26, w6, w19
    31f0:	mov	w20, #0xfaf                 	// #4015
    31f4:	orr	w25, w26, w25
    31f8:	add	w2, w14, w2
    31fc:	movk	w20, #0xf57c, lsl #16
    3200:	add	w2, w2, w25
    3204:	add	w2, w2, w20
    3208:	ror	w2, w2, #25
    320c:	add	w20, w2, w19
    3210:	bic	w2, w6, w20
    3214:	and	w25, w19, w20
    3218:	mov	w21, #0xc62a                	// #50730
    321c:	orr	w2, w25, w2
    3220:	add	w5, w3, w5
    3224:	movk	w21, #0x4787, lsl #16
    3228:	add	w2, w5, w2
    322c:	ldp	w15, w7, [x1, #24]
    3230:	add	w2, w2, w21
    3234:	ror	w2, w2, #20
    3238:	add	w5, w2, w20
    323c:	bic	w2, w19, w5
    3240:	and	w21, w20, w5
    3244:	mov	w22, #0x4613                	// #17939
    3248:	add	w6, w15, w6
    324c:	orr	w2, w21, w2
    3250:	movk	w22, #0xa830, lsl #16
    3254:	add	w2, w6, w2
    3258:	add	w2, w2, w22
    325c:	ror	w2, w2, #15
    3260:	add	w21, w2, w5
    3264:	bic	w2, w20, w21
    3268:	and	w6, w5, w21
    326c:	mov	w23, #0x9501                	// #38145
    3270:	orr	w22, w6, w2
    3274:	add	w19, w7, w19
    3278:	movk	w23, #0xfd46, lsl #16
    327c:	add	w19, w19, w22
    3280:	ldp	w18, w16, [x1, #32]
    3284:	add	w19, w19, w23
    3288:	ror	w19, w19, #10
    328c:	add	w22, w19, w21
    3290:	bic	w19, w5, w22
    3294:	and	w23, w21, w22
    3298:	mov	w24, #0x98d8                	// #39128
    329c:	orr	w19, w23, w19
    32a0:	add	w20, w18, w20
    32a4:	movk	w24, #0x6980, lsl #16
    32a8:	add	w19, w20, w19
    32ac:	add	w19, w19, w24
    32b0:	ror	w19, w19, #25
    32b4:	add	w20, w19, w22
    32b8:	bic	w19, w21, w20
    32bc:	and	w24, w22, w20
    32c0:	mov	w26, #0xf7af                	// #63407
    32c4:	orr	w19, w24, w19
    32c8:	add	w5, w16, w5
    32cc:	movk	w26, #0x8b44, lsl #16
    32d0:	add	w5, w5, w19
    32d4:	ldp	w6, w2, [x1, #40]
    32d8:	add	w5, w5, w26
    32dc:	ror	w5, w5, #20
    32e0:	add	w26, w5, w20
    32e4:	bic	w5, w22, w26
    32e8:	and	w19, w20, w26
    32ec:	add	w21, w6, w21
    32f0:	orr	w5, w19, w5
    32f4:	mov	w25, #0xffff5bb1            	// #-42063
    32f8:	add	w5, w21, w5
    32fc:	add	w5, w5, w25
    3300:	ror	w5, w5, #15
    3304:	add	w21, w5, w26
    3308:	bic	w5, w20, w21
    330c:	and	w19, w26, w21
    3310:	mov	w23, #0xd7be                	// #55230
    3314:	orr	w25, w19, w5
    3318:	add	w22, w2, w22
    331c:	movk	w23, #0x895c, lsl #16
    3320:	add	w22, w22, w25
    3324:	ldp	w19, w5, [x1, #48]
    3328:	add	w22, w22, w23
    332c:	ror	w22, w22, #10
    3330:	add	w22, w22, w21
    3334:	bic	w23, w26, w22
    3338:	and	w25, w21, w22
    333c:	mov	w24, #0x1122                	// #4386
    3340:	orr	w23, w25, w23
    3344:	add	w20, w19, w20
    3348:	movk	w24, #0x6b90, lsl #16
    334c:	add	w20, w20, w23
    3350:	add	w20, w20, w24
    3354:	ror	w20, w20, #25
    3358:	add	w23, w20, w22
    335c:	bic	w20, w21, w23
    3360:	and	w24, w22, w23
    3364:	mov	w25, #0x7193                	// #29075
    3368:	add	w26, w5, w26
    336c:	orr	w20, w24, w20
    3370:	movk	w25, #0xfd98, lsl #16
    3374:	add	w20, w26, w20
    3378:	add	w20, w20, w25
    337c:	ror	w20, w20, #20
    3380:	add	w24, w20, w23
    3384:	ldp	w20, w1, [x1, #56]
    3388:	bic	w25, w22, w24
    338c:	and	w26, w23, w24
    3390:	orr	w25, w26, w25
    3394:	mov	w26, #0x438e                	// #17294
    3398:	add	w21, w20, w21
    339c:	movk	w26, #0xa679, lsl #16
    33a0:	add	w21, w21, w25
    33a4:	add	w21, w21, w26
    33a8:	ror	w21, w21, #15
    33ac:	add	w21, w21, w24
    33b0:	bic	w25, w23, w21
    33b4:	and	w26, w24, w21
    33b8:	orr	w25, w26, w25
    33bc:	mov	w26, #0x821                 	// #2081
    33c0:	add	w22, w1, w22
    33c4:	movk	w26, #0x49b4, lsl #16
    33c8:	add	w22, w22, w25
    33cc:	add	w22, w22, w26
    33d0:	ror	w22, w22, #10
    33d4:	add	w22, w22, w21
    33d8:	bic	w25, w21, w24
    33dc:	and	w26, w22, w24
    33e0:	orr	w25, w26, w25
    33e4:	mov	w26, #0x2562                	// #9570
    33e8:	add	w23, w13, w23
    33ec:	movk	w26, #0xf61e, lsl #16
    33f0:	add	w23, w23, w25
    33f4:	add	w23, w23, w26
    33f8:	ror	w23, w23, #27
    33fc:	add	w23, w23, w22
    3400:	bic	w25, w22, w21
    3404:	and	w26, w23, w21
    3408:	orr	w25, w26, w25
    340c:	mov	w26, #0xb340                	// #45888
    3410:	add	w24, w15, w24
    3414:	movk	w26, #0xc040, lsl #16
    3418:	add	w24, w24, w25
    341c:	add	w24, w24, w26
    3420:	ror	w24, w24, #23
    3424:	add	w24, w24, w23
    3428:	bic	w25, w23, w22
    342c:	and	w26, w24, w22
    3430:	orr	w25, w26, w25
    3434:	mov	w26, #0x5a51                	// #23121
    3438:	add	w21, w2, w21
    343c:	movk	w26, #0x265e, lsl #16
    3440:	add	w21, w21, w25
    3444:	add	w21, w21, w26
    3448:	ror	w21, w21, #18
    344c:	add	w21, w21, w24
    3450:	bic	w25, w24, w23
    3454:	and	w26, w21, w23
    3458:	orr	w25, w26, w25
    345c:	mov	w26, #0xc7aa                	// #51114
    3460:	add	w22, w4, w22
    3464:	movk	w26, #0xe9b6, lsl #16
    3468:	add	w22, w22, w25
    346c:	add	w22, w22, w26
    3470:	ror	w22, w22, #12
    3474:	add	w22, w22, w21
    3478:	bic	w25, w21, w24
    347c:	and	w26, w22, w24
    3480:	orr	w25, w26, w25
    3484:	mov	w26, #0x105d                	// #4189
    3488:	add	w23, w3, w23
    348c:	movk	w26, #0xd62f, lsl #16
    3490:	add	w23, w23, w25
    3494:	add	w23, w23, w26
    3498:	ror	w23, w23, #27
    349c:	add	w23, w23, w22
    34a0:	bic	w25, w22, w21
    34a4:	and	w26, w23, w21
    34a8:	orr	w25, w26, w25
    34ac:	mov	w26, #0x1453                	// #5203
    34b0:	add	w24, w6, w24
    34b4:	movk	w26, #0x244, lsl #16
    34b8:	add	w24, w24, w25
    34bc:	add	w24, w24, w26
    34c0:	ror	w24, w24, #23
    34c4:	add	w24, w24, w23
    34c8:	bic	w25, w23, w22
    34cc:	and	w26, w24, w22
    34d0:	orr	w25, w26, w25
    34d4:	mov	w26, #0xe681                	// #59009
    34d8:	add	w21, w1, w21
    34dc:	movk	w26, #0xd8a1, lsl #16
    34e0:	add	w21, w21, w25
    34e4:	add	w21, w21, w26
    34e8:	ror	w21, w21, #18
    34ec:	add	w21, w21, w24
    34f0:	bic	w25, w24, w23
    34f4:	and	w26, w21, w23
    34f8:	orr	w25, w26, w25
    34fc:	mov	w26, #0xfbc8                	// #64456
    3500:	add	w22, w14, w22
    3504:	movk	w26, #0xe7d3, lsl #16
    3508:	add	w22, w22, w25
    350c:	add	w22, w22, w26
    3510:	ror	w22, w22, #12
    3514:	add	w22, w22, w21
    3518:	bic	w25, w21, w24
    351c:	and	w26, w22, w24
    3520:	orr	w25, w26, w25
    3524:	mov	w26, #0xcde6                	// #52710
    3528:	add	w23, w16, w23
    352c:	movk	w26, #0x21e1, lsl #16
    3530:	add	w23, w23, w25
    3534:	add	w23, w23, w26
    3538:	ror	w23, w23, #27
    353c:	add	w23, w23, w22
    3540:	bic	w25, w22, w21
    3544:	and	w26, w23, w21
    3548:	orr	w25, w26, w25
    354c:	mov	w26, #0x7d6                 	// #2006
    3550:	add	w24, w20, w24
    3554:	movk	w26, #0xc337, lsl #16
    3558:	add	w24, w24, w25
    355c:	add	w24, w24, w26
    3560:	ror	w24, w24, #23
    3564:	add	w24, w24, w23
    3568:	bic	w25, w23, w22
    356c:	and	w26, w24, w22
    3570:	orr	w25, w26, w25
    3574:	mov	w26, #0xd87                 	// #3463
    3578:	add	w21, w17, w21
    357c:	movk	w26, #0xf4d5, lsl #16
    3580:	add	w21, w21, w25
    3584:	add	w21, w21, w26
    3588:	ror	w21, w21, #18
    358c:	add	w21, w21, w24
    3590:	bic	w25, w24, w23
    3594:	and	w26, w21, w23
    3598:	orr	w25, w26, w25
    359c:	mov	w26, #0x14ed                	// #5357
    35a0:	add	w22, w18, w22
    35a4:	movk	w26, #0x455a, lsl #16
    35a8:	add	w22, w22, w25
    35ac:	add	w22, w22, w26
    35b0:	ror	w22, w22, #12
    35b4:	add	w22, w22, w21
    35b8:	bic	w25, w21, w24
    35bc:	and	w26, w22, w24
    35c0:	orr	w25, w26, w25
    35c4:	mov	w26, #0xe905                	// #59653
    35c8:	add	w23, w5, w23
    35cc:	movk	w26, #0xa9e3, lsl #16
    35d0:	add	w23, w23, w25
    35d4:	add	w23, w23, w26
    35d8:	ror	w23, w23, #27
    35dc:	add	w23, w23, w22
    35e0:	bic	w25, w22, w21
    35e4:	and	w26, w23, w21
    35e8:	orr	w25, w26, w25
    35ec:	mov	w26, #0xa3f8                	// #41976
    35f0:	add	w24, w12, w24
    35f4:	movk	w26, #0xfcef, lsl #16
    35f8:	add	w24, w24, w25
    35fc:	add	w24, w24, w26
    3600:	ror	w24, w24, #23
    3604:	add	w24, w24, w23
    3608:	bic	w25, w23, w22
    360c:	and	w26, w24, w22
    3610:	orr	w25, w26, w25
    3614:	mov	w26, #0x2d9                 	// #729
    3618:	add	w21, w7, w21
    361c:	movk	w26, #0x676f, lsl #16
    3620:	add	w21, w21, w25
    3624:	add	w21, w21, w26
    3628:	ror	w21, w21, #18
    362c:	add	w21, w21, w24
    3630:	eor	w25, w21, w24
    3634:	and	w26, w25, w23
    3638:	add	w22, w19, w22
    363c:	eor	w26, w26, w24
    3640:	add	w22, w22, w26
    3644:	mov	w26, #0x4c8a                	// #19594
    3648:	movk	w26, #0x8d2a, lsl #16
    364c:	add	w22, w22, w26
    3650:	ror	w22, w22, #12
    3654:	add	w22, w22, w21
    3658:	mov	w26, #0x3942                	// #14658
    365c:	add	w23, w3, w23
    3660:	eor	w25, w25, w22
    3664:	movk	w26, #0xfffa, lsl #16
    3668:	add	w23, w23, w25
    366c:	add	w23, w23, w26
    3670:	ror	w23, w23, #28
    3674:	eor	w26, w22, w21
    3678:	add	w23, w23, w22
    367c:	mov	w25, #0xf681                	// #63105
    3680:	add	w24, w18, w24
    3684:	eor	w26, w26, w23
    3688:	movk	w25, #0x8771, lsl #16
    368c:	add	w24, w24, w26
    3690:	add	w24, w24, w25
    3694:	ror	w24, w24, #21
    3698:	eor	w25, w23, w22
    369c:	add	w24, w24, w23
    36a0:	mov	w26, #0x6122                	// #24866
    36a4:	add	w21, w2, w21
    36a8:	eor	w25, w25, w24
    36ac:	movk	w26, #0x6d9d, lsl #16
    36b0:	add	w21, w21, w25
    36b4:	add	w21, w21, w26
    36b8:	ror	w21, w21, #16
    36bc:	eor	w26, w24, w23
    36c0:	add	w21, w21, w24
    36c4:	mov	w25, #0x380c                	// #14348
    36c8:	add	w22, w20, w22
    36cc:	eor	w26, w26, w21
    36d0:	movk	w25, #0xfde5, lsl #16
    36d4:	add	w22, w22, w26
    36d8:	add	w22, w22, w25
    36dc:	ror	w22, w22, #9
    36e0:	eor	w25, w21, w24
    36e4:	add	w22, w22, w21
    36e8:	mov	w26, #0xea44                	// #59972
    36ec:	add	w23, w13, w23
    36f0:	eor	w25, w25, w22
    36f4:	movk	w26, #0xa4be, lsl #16
    36f8:	add	w23, w23, w25
    36fc:	add	w23, w23, w26
    3700:	ror	w23, w23, #28
    3704:	eor	w26, w22, w21
    3708:	add	w23, w23, w22
    370c:	mov	w25, #0xcfa9                	// #53161
    3710:	add	w24, w14, w24
    3714:	eor	w26, w26, w23
    3718:	movk	w25, #0x4bde, lsl #16
    371c:	add	w24, w24, w26
    3720:	add	w24, w24, w25
    3724:	ror	w24, w24, #21
    3728:	eor	w25, w23, w22
    372c:	add	w24, w24, w23
    3730:	mov	w26, #0x4b60                	// #19296
    3734:	add	w21, w7, w21
    3738:	eor	w25, w25, w24
    373c:	movk	w26, #0xf6bb, lsl #16
    3740:	add	w21, w21, w25
    3744:	add	w21, w21, w26
    3748:	ror	w21, w21, #16
    374c:	eor	w26, w24, w23
    3750:	add	w21, w21, w24
    3754:	mov	w25, #0xbc70                	// #48240
    3758:	add	w22, w6, w22
    375c:	eor	w26, w26, w21
    3760:	movk	w25, #0xbebf, lsl #16
    3764:	add	w22, w22, w26
    3768:	add	w22, w22, w25
    376c:	ror	w22, w22, #9
    3770:	eor	w25, w21, w24
    3774:	add	w22, w22, w21
    3778:	mov	w26, #0x7ec6                	// #32454
    377c:	add	w23, w5, w23
    3780:	eor	w25, w25, w22
    3784:	movk	w26, #0x289b, lsl #16
    3788:	add	w23, w23, w25
    378c:	add	w23, w23, w26
    3790:	ror	w23, w23, #28
    3794:	eor	w26, w22, w21
    3798:	add	w23, w23, w22
    379c:	mov	w25, #0x27fa                	// #10234
    37a0:	add	w24, w4, w24
    37a4:	eor	w26, w26, w23
    37a8:	movk	w25, #0xeaa1, lsl #16
    37ac:	add	w24, w24, w26
    37b0:	add	w24, w24, w25
    37b4:	ror	w24, w24, #21
    37b8:	eor	w25, w23, w22
    37bc:	add	w24, w24, w23
    37c0:	mov	w26, #0x3085                	// #12421
    37c4:	add	w21, w17, w21
    37c8:	eor	w25, w25, w24
    37cc:	movk	w26, #0xd4ef, lsl #16
    37d0:	add	w21, w21, w25
    37d4:	add	w21, w21, w26
    37d8:	ror	w21, w21, #16
    37dc:	eor	w26, w24, w23
    37e0:	add	w21, w21, w24
    37e4:	mov	w25, #0x1d05                	// #7429
    37e8:	add	w22, w15, w22
    37ec:	eor	w26, w26, w21
    37f0:	movk	w25, #0x488, lsl #16
    37f4:	add	w22, w22, w26
    37f8:	add	w22, w22, w25
    37fc:	ror	w22, w22, #9
    3800:	eor	w25, w21, w24
    3804:	add	w22, w22, w21
    3808:	mov	w26, #0xd039                	// #53305
    380c:	add	w23, w16, w23
    3810:	eor	w25, w25, w22
    3814:	movk	w26, #0xd9d4, lsl #16
    3818:	add	w23, w23, w25
    381c:	add	w23, w23, w26
    3820:	ror	w23, w23, #28
    3824:	eor	w26, w22, w21
    3828:	add	w23, w23, w22
    382c:	mov	w25, #0x99e5                	// #39397
    3830:	add	w24, w19, w24
    3834:	eor	w26, w26, w23
    3838:	movk	w25, #0xe6db, lsl #16
    383c:	add	w24, w24, w26
    3840:	add	w24, w24, w25
    3844:	ror	w24, w24, #21
    3848:	eor	w25, w23, w22
    384c:	add	w24, w24, w23
    3850:	mov	w26, #0x7cf8                	// #31992
    3854:	add	w21, w1, w21
    3858:	eor	w25, w25, w24
    385c:	movk	w26, #0x1fa2, lsl #16
    3860:	add	w21, w21, w25
    3864:	add	w21, w21, w26
    3868:	ror	w21, w21, #16
    386c:	add	w4, w4, w23
    3870:	eor	w23, w24, w23
    3874:	add	w21, w21, w24
    3878:	mov	w25, #0x5665                	// #22117
    387c:	add	w22, w12, w22
    3880:	eor	w23, w23, w21
    3884:	movk	w25, #0xc4ac, lsl #16
    3888:	add	w22, w22, w23
    388c:	add	w22, w22, w25
    3890:	ror	w22, w22, #9
    3894:	add	w22, w22, w21
    3898:	add	w7, w7, w24
    389c:	orn	w24, w22, w24
    38a0:	mov	w26, #0x2244                	// #8772
    38a4:	eor	w24, w24, w21
    38a8:	movk	w26, #0xf429, lsl #16
    38ac:	add	w4, w4, w24
    38b0:	add	w4, w4, w26
    38b4:	ror	w4, w4, #26
    38b8:	add	w27, w4, w22
    38bc:	orn	w4, w27, w21
    38c0:	mov	w23, #0xff97                	// #65431
    38c4:	eor	w4, w4, w22
    38c8:	movk	w23, #0x432a, lsl #16
    38cc:	add	w4, w7, w4
    38d0:	add	w20, w20, w21
    38d4:	add	w21, w4, w23
    38d8:	add	w23, w3, w22
    38dc:	ror	w3, w21, #22
    38e0:	add	w21, w3, w27
    38e4:	orn	w3, w21, w22
    38e8:	mov	w25, #0x23a7                	// #9127
    38ec:	eor	w3, w3, w27
    38f0:	movk	w25, #0xab94, lsl #16
    38f4:	add	w20, w20, w3
    38f8:	add	w20, w20, w25
    38fc:	ror	w20, w20, #17
    3900:	add	w20, w20, w21
    3904:	orn	w25, w20, w27
    3908:	mov	w24, #0xa039                	// #41017
    390c:	eor	w25, w25, w21
    3910:	movk	w24, #0xfc93, lsl #16
    3914:	add	w23, w23, w25
    3918:	add	w23, w23, w24
    391c:	ror	w23, w23, #11
    3920:	add	w23, w23, w20
    3924:	add	w17, w17, w21
    3928:	orn	w21, w23, w21
    392c:	mov	w26, #0x59c3                	// #22979
    3930:	add	w19, w19, w27
    3934:	eor	w21, w21, w20
    3938:	movk	w26, #0x655b, lsl #16
    393c:	add	w19, w19, w21
    3940:	add	w19, w19, w26
    3944:	ror	w19, w19, #26
    3948:	add	w19, w19, w23
    394c:	add	w6, w6, w20
    3950:	orn	w20, w19, w20
    3954:	mov	w7, #0xcc92                	// #52370
    3958:	eor	w20, w20, w23
    395c:	movk	w7, #0x8f0c, lsl #16
    3960:	add	w17, w17, w20
    3964:	add	w17, w17, w7
    3968:	ror	w17, w17, #22
    396c:	add	w17, w17, w19
    3970:	add	w13, w13, w23
    3974:	orn	w23, w17, w23
    3978:	mov	w4, #0xf47d                	// #62589
    397c:	eor	w23, w23, w19
    3980:	movk	w4, #0xffef, lsl #16
    3984:	add	w6, w6, w23
    3988:	add	w4, w6, w4
    398c:	ror	w4, w4, #17
    3990:	add	w4, w4, w17
    3994:	orn	w6, w4, w19
    3998:	mov	w3, #0x5dd1                	// #24017
    399c:	eor	w6, w6, w17
    39a0:	movk	w3, #0x8584, lsl #16
    39a4:	add	w13, w13, w6
    39a8:	add	w13, w13, w3
    39ac:	ror	w13, w13, #11
    39b0:	add	w13, w13, w4
    39b4:	add	w1, w1, w17
    39b8:	orn	w17, w13, w17
    39bc:	mov	w22, #0x7e4f                	// #32335
    39c0:	add	w18, w18, w19
    39c4:	eor	w17, w17, w4
    39c8:	movk	w22, #0x6fa8, lsl #16
    39cc:	add	w17, w18, w17
    39d0:	add	w17, w17, w22
    39d4:	ror	w17, w17, #26
    39d8:	add	w17, w17, w13
    39dc:	orn	w18, w17, w4
    39e0:	mov	w25, #0xe6e0                	// #59104
    39e4:	eor	w18, w18, w13
    39e8:	movk	w25, #0xfe2c, lsl #16
    39ec:	add	w18, w1, w18
    39f0:	add	w18, w18, w25
    39f4:	ror	w18, w18, #22
    39f8:	add	w18, w18, w17
    39fc:	add	w3, w5, w13
    3a00:	orn	w13, w18, w13
    3a04:	mov	w24, #0x4314                	// #17172
    3a08:	add	w15, w15, w4
    3a0c:	eor	w13, w13, w17
    3a10:	movk	w24, #0xa301, lsl #16
    3a14:	add	w13, w15, w13
    3a18:	add	w13, w13, w24
    3a1c:	ror	w13, w13, #17
    3a20:	add	w13, w13, w18
    3a24:	orn	w15, w13, w17
    3a28:	mov	w21, #0x11a1                	// #4513
    3a2c:	eor	w15, w15, w18
    3a30:	movk	w21, #0x4e08, lsl #16
    3a34:	add	w15, w3, w15
    3a38:	add	w15, w15, w21
    3a3c:	ror	w15, w15, #11
    3a40:	add	w15, w15, w13
    3a44:	add	w14, w14, w17
    3a48:	orn	w17, w15, w18
    3a4c:	mov	w26, #0x7e82                	// #32386
    3a50:	eor	w17, w17, w13
    3a54:	movk	w26, #0xf753, lsl #16
    3a58:	add	w14, w14, w17
    3a5c:	add	w14, w14, w26
    3a60:	ror	w14, w14, #26
    3a64:	add	w14, w14, w15
    3a68:	add	w12, w12, w13
    3a6c:	orn	w13, w14, w13
    3a70:	mov	w20, #0xf235                	// #62005
    3a74:	add	w1, w2, w18
    3a78:	eor	w13, w13, w15
    3a7c:	movk	w20, #0xbd3a, lsl #16
    3a80:	add	w13, w1, w13
    3a84:	add	w13, w13, w20
    3a88:	ror	w13, w13, #22
    3a8c:	add	w13, w13, w14
    3a90:	add	w16, w16, w15
    3a94:	orn	w15, w13, w15
    3a98:	mov	w7, #0xd2bb                	// #53947
    3a9c:	eor	w15, w15, w14
    3aa0:	movk	w7, #0x2ad7, lsl #16
    3aa4:	add	w12, w12, w15
    3aa8:	add	w12, w12, w7
    3aac:	ror	w12, w12, #17
    3ab0:	add	w12, w12, w13
    3ab4:	add	w11, w14, w11
    3ab8:	orn	w14, w12, w14
    3abc:	mov	w23, #0xd391                	// #54161
    3ac0:	add	w8, w12, w8
    3ac4:	add	w9, w12, w9
    3ac8:	eor	w12, w14, w13
    3acc:	movk	w23, #0xeb86, lsl #16
    3ad0:	add	w12, w16, w12
    3ad4:	add	w12, w12, w23
    3ad8:	ror	w12, w12, #11
    3adc:	add	w10, w13, w10
    3ae0:	add	w8, w8, w12
    3ae4:	stp	w11, w8, [x0]
    3ae8:	stp	w9, w10, [x0, #8]
    3aec:	ldp	x20, x19, [sp, #64]
    3af0:	ldp	x22, x21, [sp, #48]
    3af4:	ldp	x24, x23, [sp, #32]
    3af8:	ldp	x26, x25, [sp, #16]
    3afc:	ldr	x27, [sp], #80
    3b00:	ret
    3b04:	stp	x29, x30, [sp, #-48]!
    3b08:	stp	x22, x21, [sp, #16]
    3b0c:	stp	x20, x19, [sp, #32]
    3b10:	ldr	w22, [x1, #16]
    3b14:	add	x21, x1, #0x18
    3b18:	mov	x20, x0
    3b1c:	mov	w8, #0x80                  	// #128
    3b20:	ubfx	x9, x22, #3, #6
    3b24:	add	x0, x21, x9
    3b28:	eor	w2, w9, #0x3f
    3b2c:	mov	x19, x1
    3b30:	cmp	w2, #0x7
    3b34:	strb	w8, [x0], #1
    3b38:	mov	x29, sp
    3b3c:	b.hi	3b6c <uuid_get_template@@UUID_2.31+0xf8c>  // b.pmore
    3b40:	mov	w1, wzr
    3b44:	bl	1670 <memset@plt>
    3b48:	mov	x0, x19
    3b4c:	mov	x1, x21
    3b50:	bl	3120 <uuid_get_template@@UUID_2.31+0x540>
    3b54:	movi	v0.2d, #0x0
    3b58:	str	xzr, [x21, #48]
    3b5c:	stp	q0, q0, [x21, #16]
    3b60:	str	q0, [x21]
    3b64:	ldr	w22, [x19, #16]
    3b68:	b	3b78 <uuid_get_template@@UUID_2.31+0xf98>
    3b6c:	sub	w2, w2, #0x8
    3b70:	mov	w1, wzr
    3b74:	bl	1670 <memset@plt>
    3b78:	ldr	w8, [x19, #20]
    3b7c:	mov	x0, x19
    3b80:	mov	x1, x21
    3b84:	stp	w22, w8, [x19, #80]
    3b88:	bl	3120 <uuid_get_template@@UUID_2.31+0x540>
    3b8c:	ldr	q0, [x19]
    3b90:	movi	v1.2d, #0x0
    3b94:	str	q0, [x20]
    3b98:	stp	q1, q1, [x19, #32]
    3b9c:	str	q1, [x19, #64]
    3ba0:	str	xzr, [x19, #80]
    3ba4:	stp	q1, q1, [x19]
    3ba8:	ldp	x20, x19, [sp, #32]
    3bac:	ldp	x22, x21, [sp, #16]
    3bb0:	ldp	x29, x30, [sp], #48
    3bb4:	ret
    3bb8:	sub	sp, sp, #0x140
    3bbc:	stp	x29, x30, [sp, #224]
    3bc0:	stp	x28, x27, [sp, #240]
    3bc4:	stp	x26, x25, [sp, #256]
    3bc8:	stp	x24, x23, [sp, #272]
    3bcc:	stp	x22, x21, [sp, #288]
    3bd0:	stp	x20, x19, [sp, #304]
    3bd4:	str	x0, [sp, #216]
    3bd8:	ldp	w15, w16, [x1]
    3bdc:	ldp	w21, w18, [x0]
    3be0:	ldp	w20, w4, [x0, #8]
    3be4:	ldp	w17, w24, [x1, #8]
    3be8:	ldp	w25, w14, [x1, #16]
    3bec:	ldp	w12, w13, [x1, #24]
    3bf0:	ldp	w11, w10, [x1, #32]
    3bf4:	ldp	w9, w8, [x1, #40]
    3bf8:	ldp	w23, w3, [x1, #48]
    3bfc:	ldp	w7, w1, [x1, #56]
    3c00:	ldr	w26, [x0, #16]
    3c04:	rev	w0, w15
    3c08:	ror	w6, w21, #27
    3c0c:	bic	w30, w4, w18
    3c10:	mov	w29, w4
    3c14:	stp	w4, w20, [sp, #208]
    3c18:	and	w4, w20, w18
    3c1c:	add	w6, w0, w6
    3c20:	stp	w1, w26, [sp, #196]
    3c24:	mov	w22, #0x7999                	// #31129
    3c28:	rev	w5, w23
    3c2c:	rev	w23, w7
    3c30:	orr	w7, w4, w30
    3c34:	add	w6, w6, w26
    3c38:	movk	w22, #0x5a82, lsl #16
    3c3c:	ror	w2, w18, #2
    3c40:	bic	w19, w20, w21
    3c44:	mov	w28, w20
    3c48:	and	w20, w21, w18, ror #2
    3c4c:	mov	w27, w18
    3c50:	str	w18, [sp, #204]
    3c54:	rev	w18, w16
    3c58:	rev	w16, w24
    3c5c:	rev	w24, w3
    3c60:	ldr	w3, [sp, #196]
    3c64:	add	w6, w6, w7
    3c68:	orr	w19, w20, w19
    3c6c:	add	w20, w18, w29
    3c70:	add	w6, w6, w22
    3c74:	add	w19, w20, w19
    3c78:	ror	w7, w6, #27
    3c7c:	rev	w14, w14
    3c80:	rev	w13, w13
    3c84:	add	w7, w19, w7
    3c88:	ror	w19, w6, #2
    3c8c:	rev	w15, w25
    3c90:	rev	w25, w3
    3c94:	add	w2, w16, w2
    3c98:	eor	w18, w16, w18
    3c9c:	eor	w16, w14, w16
    3ca0:	eor	w3, w13, w14
    3ca4:	add	w14, w14, w19
    3ca8:	mvn	w19, w6
    3cac:	rev	w17, w17
    3cb0:	and	w20, w6, w21, ror #2
    3cb4:	and	w19, w19, w27, ror #2
    3cb8:	add	w4, w17, w28
    3cbc:	add	w7, w7, w22
    3cc0:	orr	w19, w20, w19
    3cc4:	ror	w20, w7, #27
    3cc8:	add	w4, w4, w19
    3ccc:	add	w4, w4, w20
    3cd0:	mvn	w20, w7
    3cd4:	and	w19, w7, w6, ror #2
    3cd8:	and	w20, w20, w21, ror #2
    3cdc:	orr	w19, w19, w20
    3ce0:	add	w4, w4, w22
    3ce4:	add	w2, w2, w19
    3ce8:	ror	w19, w4, #27
    3cec:	add	w2, w2, w19
    3cf0:	mvn	w19, w4
    3cf4:	ror	w1, w21, #2
    3cf8:	and	w6, w19, w6, ror #2
    3cfc:	and	w19, w4, w7, ror #2
    3d00:	add	w1, w15, w1
    3d04:	orr	w6, w19, w6
    3d08:	add	w2, w2, w22
    3d0c:	add	w1, w1, w6
    3d10:	ror	w6, w2, #27
    3d14:	add	w1, w1, w6
    3d18:	mvn	w6, w2
    3d1c:	ror	w20, w7, #2
    3d20:	and	w6, w6, w7, ror #2
    3d24:	and	w7, w2, w4, ror #2
    3d28:	orr	w6, w7, w6
    3d2c:	add	w1, w1, w22
    3d30:	add	w14, w14, w6
    3d34:	ror	w6, w1, #27
    3d38:	add	w14, w14, w6
    3d3c:	mvn	w6, w1
    3d40:	rev	w12, w12
    3d44:	ror	w19, w4, #2
    3d48:	and	w4, w6, w4, ror #2
    3d4c:	and	w6, w1, w2, ror #2
    3d50:	add	w20, w12, w20
    3d54:	orr	w4, w6, w4
    3d58:	add	w29, w14, w22
    3d5c:	add	w14, w20, w4
    3d60:	ror	w4, w29, #27
    3d64:	add	w14, w14, w4
    3d68:	mvn	w4, w29
    3d6c:	rev	w11, w11
    3d70:	ror	w7, w2, #2
    3d74:	and	w2, w4, w2, ror #2
    3d78:	and	w4, w29, w1, ror #2
    3d7c:	mov	w28, w21
    3d80:	add	w19, w13, w19
    3d84:	add	w21, w11, w7
    3d88:	orr	w2, w4, w2
    3d8c:	add	w7, w14, w22
    3d90:	add	w14, w19, w2
    3d94:	ror	w2, w7, #27
    3d98:	add	w30, w14, w2
    3d9c:	mvn	w14, w7
    3da0:	ror	w6, w1, #2
    3da4:	and	w14, w14, w1, ror #2
    3da8:	and	w1, w7, w29, ror #2
    3dac:	rev	w10, w10
    3db0:	rev	w9, w9
    3db4:	rev	w8, w8
    3db8:	eor	w0, w17, w0
    3dbc:	eor	w17, w15, w17
    3dc0:	orr	w14, w1, w14
    3dc4:	ror	w1, w7, #2
    3dc8:	eor	w15, w12, w15
    3dcc:	eor	w0, w0, w11
    3dd0:	eor	w18, w18, w10
    3dd4:	eor	w17, w17, w9
    3dd8:	add	w1, w8, w1
    3ddc:	add	w14, w21, w14
    3de0:	eor	w12, w11, w12
    3de4:	eor	w13, w10, w13
    3de8:	eor	w11, w9, w11
    3dec:	add	w6, w10, w6
    3df0:	eor	w10, w8, w10
    3df4:	ror	w4, w29, #2
    3df8:	eor	w16, w16, w8
    3dfc:	mov	w27, w24
    3e00:	eor	w8, w24, w8
    3e04:	stp	w14, w1, [sp, #184]
    3e08:	eor	w14, w15, w5
    3e0c:	eor	w15, w3, w24
    3e10:	eor	w24, w0, w24
    3e14:	eor	w0, w18, w23
    3e18:	eor	w18, w17, w25
    3e1c:	add	w4, w9, w4
    3e20:	eor	w9, w5, w9
    3e24:	eor	w1, w23, w5
    3e28:	eor	w2, w12, w23
    3e2c:	eor	w13, w13, w25
    3e30:	eor	w12, w16, w24, ror #31
    3e34:	eor	w17, w14, w0, ror #31
    3e38:	eor	w15, w15, w18, ror #31
    3e3c:	eor	w16, w11, w24, ror #31
    3e40:	eor	w10, w10, w0, ror #31
    3e44:	mov	w3, w0
    3e48:	eor	w0, w25, w27
    3e4c:	stp	w4, w6, [sp, #192]
    3e50:	eor	w9, w9, w18, ror #31
    3e54:	eor	w11, w2, w12, ror #31
    3e58:	eor	w14, w13, w17, ror #31
    3e5c:	eor	w13, w16, w15, ror #31
    3e60:	eor	w16, w1, w17, ror #31
    3e64:	eor	w1, w0, w15, ror #31
    3e68:	eor	w0, w23, w24, ror #31
    3e6c:	ror	w4, w17, #31
    3e70:	stp	w23, w5, [sp, #176]
    3e74:	eor	w10, w10, w11, ror #31
    3e78:	eor	w9, w9, w14, ror #31
    3e7c:	eor	w2, w0, w11, ror #31
    3e80:	eor	w0, w25, w3, ror #31
    3e84:	mov	w6, w3
    3e88:	str	w3, [sp, #144]
    3e8c:	ror	w3, w18, #31
    3e90:	str	w4, [sp, #168]
    3e94:	eor	w4, w4, w18, ror #31
    3e98:	ror	w5, w12, #31
    3e9c:	ror	w18, w15, #31
    3ea0:	str	w18, [sp, #164]
    3ea4:	eor	w19, w18, w12, ror #31
    3ea8:	eor	w18, w16, w10, ror #31
    3eac:	eor	w16, w1, w9, ror #31
    3eb0:	eor	w1, w5, w6, ror #31
    3eb4:	eor	w8, w8, w12, ror #31
    3eb8:	eor	w20, w1, w10, ror #31
    3ebc:	eor	w1, w4, w9, ror #31
    3ec0:	ror	w4, w11, #31
    3ec4:	eor	w8, w8, w13, ror #31
    3ec8:	stp	w5, w4, [sp, #156]
    3ecc:	eor	w17, w4, w17, ror #31
    3ed0:	ror	w4, w14, #31
    3ed4:	eor	w12, w2, w8, ror #31
    3ed8:	str	w4, [sp, #152]
    3edc:	eor	w4, w4, w15, ror #31
    3ee0:	ror	w15, w13, #31
    3ee4:	str	w3, [sp, #172]
    3ee8:	eor	w3, w3, w24, ror #31
    3eec:	eor	w2, w19, w8, ror #31
    3ef0:	eor	w19, w15, w11, ror #31
    3ef4:	eor	w11, w20, w12, ror #31
    3ef8:	eor	w20, w17, w18, ror #31
    3efc:	ror	w17, w10, #31
    3f00:	eor	w0, w0, w14, ror #31
    3f04:	eor	w3, w3, w13, ror #31
    3f08:	str	w17, [sp, #140]
    3f0c:	eor	w14, w17, w14, ror #31
    3f10:	ror	w17, w9, #31
    3f14:	str	w15, [sp, #148]
    3f18:	eor	w0, w0, w18, ror #31
    3f1c:	eor	w15, w3, w16, ror #31
    3f20:	eor	w3, w4, w16, ror #31
    3f24:	eor	w4, w19, w12, ror #31
    3f28:	eor	w19, w17, w13, ror #31
    3f2c:	ror	w13, w8, #31
    3f30:	eor	w21, w13, w10, ror #31
    3f34:	eor	w10, w20, w11, ror #31
    3f38:	eor	w20, w14, w0, ror #31
    3f3c:	ror	w14, w18, #31
    3f40:	str	w14, [sp, #128]
    3f44:	eor	w9, w14, w9, ror #31
    3f48:	ror	w14, w16, #31
    3f4c:	stp	w13, w17, [sp, #132]
    3f50:	eor	w17, w1, w0, ror #31
    3f54:	eor	w13, w2, w15, ror #31
    3f58:	eor	w1, w19, w15, ror #31
    3f5c:	eor	w19, w14, w8, ror #31
    3f60:	ror	w8, w12, #31
    3f64:	ror	w5, w0, #31
    3f68:	eor	w2, w21, w11, ror #31
    3f6c:	eor	w21, w8, w18, ror #31
    3f70:	eor	w18, w3, w17, ror #31
    3f74:	eor	w3, w19, w13, ror #31
    3f78:	eor	w19, w5, w16, ror #31
    3f7c:	ror	w16, w15, #31
    3f80:	stp	w8, w14, [sp, #120]
    3f84:	eor	w14, w4, w13, ror #31
    3f88:	eor	w8, w20, w10, ror #31
    3f8c:	stp	w16, w5, [sp, #112]
    3f90:	eor	w20, w16, w12, ror #31
    3f94:	ror	w12, w11, #31
    3f98:	ror	w5, w17, #31
    3f9c:	eor	w4, w21, w10, ror #31
    3fa0:	str	w12, [sp, #108]
    3fa4:	eor	w21, w12, w0, ror #31
    3fa8:	eor	w12, w2, w14, ror #31
    3fac:	eor	w2, w19, w18, ror #31
    3fb0:	eor	w19, w5, w15, ror #31
    3fb4:	ror	w15, w13, #31
    3fb8:	eor	w9, w9, w17, ror #31
    3fbc:	eor	w16, w1, w18, ror #31
    3fc0:	stp	w15, w5, [sp, #100]
    3fc4:	ror	w5, w18, #31
    3fc8:	eor	w9, w9, w8, ror #31
    3fcc:	eor	w0, w20, w14, ror #31
    3fd0:	eor	w1, w21, w8, ror #31
    3fd4:	eor	w20, w15, w11, ror #31
    3fd8:	ror	w11, w10, #31
    3fdc:	eor	w15, w4, w12, ror #31
    3fe0:	eor	w4, w19, w16, ror #31
    3fe4:	eor	w19, w5, w13, ror #31
    3fe8:	ror	w13, w14, #31
    3fec:	str	w11, [sp, #96]
    3ff0:	eor	w21, w11, w17, ror #31
    3ff4:	eor	w11, w2, w9, ror #31
    3ff8:	eor	w2, w20, w12, ror #31
    3ffc:	stp	w13, w5, [sp, #88]
    4000:	eor	w20, w13, w10, ror #31
    4004:	eor	w13, w1, w15, ror #31
    4008:	ror	w1, w16, #31
    400c:	eor	w17, w3, w16, ror #31
    4010:	ror	w10, w8, #31
    4014:	str	w1, [sp, #80]
    4018:	eor	w14, w1, w14, ror #31
    401c:	ror	w1, w12, #31
    4020:	eor	w3, w21, w9, ror #31
    4024:	eor	w21, w10, w18, ror #31
    4028:	eor	w18, w0, w17, ror #31
    402c:	eor	w0, w20, w15, ror #31
    4030:	eor	w20, w1, w8, ror #31
    4034:	ror	w8, w9, #31
    4038:	str	w10, [sp, #84]
    403c:	eor	w10, w4, w11, ror #31
    4040:	eor	w16, w8, w16, ror #31
    4044:	stp	w8, w1, [sp, #72]
    4048:	eor	w1, w2, w18, ror #31
    404c:	eor	w2, w16, w10, ror #31
    4050:	ror	w16, w17, #31
    4054:	str	w16, [sp, #68]
    4058:	eor	w12, w16, w12, ror #31
    405c:	ror	w16, w15, #31
    4060:	str	w16, [sp, #64]
    4064:	eor	w9, w16, w9, ror #31
    4068:	ror	w16, w11, #31
    406c:	eor	w22, w19, w17, ror #31
    4070:	eor	w19, w21, w11, ror #31
    4074:	eor	w6, w3, w13, ror #31
    4078:	eor	w3, w14, w18, ror #31
    407c:	eor	w14, w20, w13, ror #31
    4080:	str	w16, [sp, #60]
    4084:	eor	w20, w16, w17, ror #31
    4088:	ror	w16, w18, #31
    408c:	eor	w8, w22, w10, ror #31
    4090:	eor	w4, w19, w6, ror #31
    4094:	eor	w19, w16, w15, ror #31
    4098:	ror	w15, w13, #31
    409c:	eor	w17, w3, w8, ror #31
    40a0:	eor	w12, w12, w1, ror #31
    40a4:	stp	w15, w16, [sp, #52]
    40a8:	eor	w11, w15, w11, ror #31
    40ac:	ror	w15, w10, #31
    40b0:	eor	w0, w0, w1, ror #31
    40b4:	eor	w3, w20, w8, ror #31
    40b8:	eor	w20, w15, w18, ror #31
    40bc:	eor	w18, w12, w17, ror #31
    40c0:	ror	w12, w1, #31
    40c4:	eor	w16, w2, w4, ror #31
    40c8:	eor	w2, w19, w0, ror #31
    40cc:	eor	w19, w20, w17, ror #31
    40d0:	str	w12, [sp, #44]
    40d4:	eor	w20, w12, w13, ror #31
    40d8:	ror	w12, w6, #31
    40dc:	eor	w9, w9, w6, ror #31
    40e0:	str	w15, [sp, #48]
    40e4:	eor	w15, w14, w0, ror #31
    40e8:	eor	w21, w12, w10, ror #31
    40ec:	ror	w10, w8, #31
    40f0:	eor	w1, w10, w1, ror #31
    40f4:	eor	w13, w9, w15, ror #31
    40f8:	ror	w9, w4, #31
    40fc:	stp	w10, w12, [sp, #36]
    4100:	eor	w12, w2, w18, ror #31
    4104:	eor	w2, w20, w15, ror #31
    4108:	eor	w20, w1, w18, ror #31
    410c:	eor	w1, w9, w8, ror #31
    4110:	ror	w8, w17, #31
    4114:	eor	w11, w11, w4, ror #31
    4118:	eor	w14, w3, w16, ror #31
    411c:	str	w9, [sp, #32]
    4120:	eor	w9, w2, w12, ror #31
    4124:	str	w8, [sp, #28]
    4128:	eor	w2, w8, w0, ror #31
    412c:	ror	w8, w16, #31
    4130:	eor	w10, w11, w13, ror #31
    4134:	eor	w11, w19, w14, ror #31
    4138:	eor	w17, w8, w17, ror #31
    413c:	ror	w22, w18, #31
    4140:	eor	w3, w21, w16, ror #31
    4144:	eor	w19, w20, w11, ror #31
    4148:	eor	w20, w17, w11, ror #31
    414c:	eor	w17, w22, w15, ror #31
    4150:	ror	w21, w14, #31
    4154:	eor	w1, w1, w14, ror #31
    4158:	eor	w2, w2, w12, ror #31
    415c:	eor	w3, w3, w10, ror #31
    4160:	eor	w26, w17, w9, ror #31
    4164:	eor	w17, w21, w18, ror #31
    4168:	str	w8, [sp, #20]
    416c:	eor	w18, w2, w19, ror #31
    4170:	eor	w8, w17, w19, ror #31
    4174:	ror	w23, w19, #31
    4178:	eor	w17, w1, w3, ror #31
    417c:	ror	w19, w11, #31
    4180:	eor	w1, w20, w17, ror #31
    4184:	eor	w20, w19, w12, ror #31
    4188:	eor	w2, w26, w18, ror #31
    418c:	eor	w20, w20, w18, ror #31
    4190:	eor	w5, w8, w1, ror #31
    4194:	eor	w8, w23, w9, ror #31
    4198:	eor	w8, w8, w2, ror #31
    419c:	eor	w20, w20, w5, ror #31
    41a0:	eor	w8, w8, w20, ror #31
    41a4:	stp	w23, w5, [sp, #12]
    41a8:	ror	w8, w8, #31
    41ac:	mov	w5, #0x7999                	// #31129
    41b0:	ldp	w26, w23, [sp, #180]
    41b4:	add	w8, w28, w8
    41b8:	movk	w5, #0x5a82, lsl #16
    41bc:	str	w8, [sp, #24]
    41c0:	add	w8, w30, w5
    41c4:	ror	w30, w8, #27
    41c8:	mvn	w28, w8
    41cc:	add	w30, w23, w30
    41d0:	and	w23, w28, w29, ror #2
    41d4:	ror	w28, w8, #2
    41d8:	add	w28, w26, w28
    41dc:	ldr	w26, [sp, #196]
    41e0:	and	w29, w8, w7, ror #2
    41e4:	orr	w23, w29, w23
    41e8:	add	w29, w30, w5
    41ec:	add	w23, w26, w23
    41f0:	ror	w30, w29, #27
    41f4:	add	w23, w23, w30
    41f8:	mvn	w30, w29
    41fc:	and	w7, w30, w7, ror #2
    4200:	and	w26, w29, w8, ror #2
    4204:	orr	w7, w26, w7
    4208:	ldr	w26, [sp, #192]
    420c:	ror	w30, w29, #2
    4210:	add	w30, w27, w30
    4214:	add	w23, w23, w5
    4218:	ldr	w27, [sp, #176]
    421c:	add	w7, w26, w7
    4220:	ror	w26, w23, #27
    4224:	add	w7, w7, w26
    4228:	mvn	w26, w23
    422c:	and	w8, w26, w8, ror #2
    4230:	ror	w26, w23, #2
    4234:	add	w26, w27, w26
    4238:	and	w27, w23, w29, ror #2
    423c:	orr	w8, w27, w8
    4240:	ldr	w27, [sp, #188]
    4244:	add	w7, w7, w5
    4248:	ror	w24, w24, #31
    424c:	ror	w0, w0, #31
    4250:	add	w8, w27, w8
    4254:	ror	w27, w7, #27
    4258:	add	w8, w8, w27
    425c:	mvn	w27, w7
    4260:	and	w27, w27, w29, ror #2
    4264:	ror	w29, w7, #2
    4268:	add	w29, w25, w29
    426c:	and	w25, w7, w23, ror #2
    4270:	orr	w25, w25, w27
    4274:	add	w8, w8, w5
    4278:	add	w25, w28, w25
    427c:	ror	w27, w8, #27
    4280:	add	w25, w25, w27
    4284:	mvn	w27, w8
    4288:	and	w23, w27, w23, ror #2
    428c:	ror	w27, w8, #2
    4290:	add	w24, w24, w27
    4294:	and	w27, w8, w7, ror #2
    4298:	orr	w23, w27, w23
    429c:	add	w25, w25, w5
    42a0:	add	w23, w30, w23
    42a4:	ror	w27, w25, #27
    42a8:	add	w23, w23, w27
    42ac:	mvn	w27, w25
    42b0:	and	w7, w27, w7, ror #2
    42b4:	ldr	w27, [sp, #144]
    42b8:	ror	w28, w25, #2
    42bc:	add	w23, w23, w5
    42c0:	eor	w6, w0, w6, ror #31
    42c4:	ror	w27, w27, #31
    42c8:	add	w27, w27, w28
    42cc:	and	w28, w25, w8, ror #2
    42d0:	orr	w7, w28, w7
    42d4:	ldr	w28, [sp, #172]
    42d8:	add	w7, w26, w7
    42dc:	ror	w26, w23, #27
    42e0:	add	w7, w7, w26
    42e4:	mvn	w26, w23
    42e8:	and	w8, w26, w8, ror #2
    42ec:	ror	w26, w23, #2
    42f0:	add	w26, w28, w26
    42f4:	and	w28, w23, w25, ror #2
    42f8:	orr	w8, w28, w8
    42fc:	add	w8, w29, w8
    4300:	add	w7, w7, w5
    4304:	ldr	w29, [sp, #156]
    4308:	ror	w28, w7, #27
    430c:	add	w8, w8, w28
    4310:	mvn	w28, w7
    4314:	and	w25, w28, w25, ror #2
    4318:	ror	w28, w7, #2
    431c:	add	w28, w29, w28
    4320:	and	w29, w7, w23, ror #2
    4324:	orr	w25, w29, w25
    4328:	add	w8, w8, w5
    432c:	ldr	w29, [sp, #168]
    4330:	add	w24, w24, w25
    4334:	ror	w25, w8, #27
    4338:	add	w24, w24, w25
    433c:	mvn	w25, w8
    4340:	and	w23, w25, w23, ror #2
    4344:	ror	w25, w8, #2
    4348:	add	w25, w29, w25
    434c:	and	w29, w8, w7, ror #2
    4350:	orr	w23, w29, w23
    4354:	add	w24, w24, w5
    4358:	ldr	w29, [sp, #164]
    435c:	add	w23, w27, w23
    4360:	ror	w27, w24, #27
    4364:	add	w23, w23, w27
    4368:	mvn	w27, w24
    436c:	and	w7, w27, w7, ror #2
    4370:	ror	w27, w24, #2
    4374:	add	w27, w29, w27
    4378:	and	w29, w24, w8, ror #2
    437c:	orr	w7, w29, w7
    4380:	add	w23, w23, w5
    4384:	ldr	w29, [sp, #160]
    4388:	add	w7, w26, w7
    438c:	ror	w26, w23, #27
    4390:	add	w7, w7, w26
    4394:	mvn	w26, w23
    4398:	and	w8, w26, w8, ror #2
    439c:	ror	w26, w23, #2
    43a0:	add	w29, w29, w26
    43a4:	eor	w26, w26, w24, ror #2
    43a8:	and	w24, w23, w24, ror #2
    43ac:	orr	w8, w24, w8
    43b0:	add	w7, w7, w5
    43b4:	add	w8, w28, w8
    43b8:	ror	w24, w7, #27
    43bc:	add	w8, w8, w24
    43c0:	eor	w24, w26, w7
    43c4:	ldr	w26, [sp, #152]
    43c8:	mov	w5, #0x7999                	// #31129
    43cc:	movk	w5, #0x5a82, lsl #16
    43d0:	add	w24, w25, w24
    43d4:	ror	w25, w7, #2
    43d8:	eor	w23, w25, w23, ror #2
    43dc:	add	w25, w26, w25
    43e0:	add	w8, w8, w5
    43e4:	ldr	w26, [sp, #148]
    43e8:	ror	w5, w8, #27
    43ec:	add	w24, w24, w5
    43f0:	eor	w5, w23, w8
    43f4:	add	w23, w27, w5
    43f8:	ror	w5, w8, #2
    43fc:	eor	w7, w5, w7, ror #2
    4400:	add	w26, w26, w5
    4404:	mov	w5, #0xeba1                	// #60321
    4408:	movk	w5, #0x6ed9, lsl #16
    440c:	add	w24, w24, w5
    4410:	ldr	w28, [sp, #140]
    4414:	ror	w27, w24, #27
    4418:	add	w23, w23, w27
    441c:	eor	w7, w7, w24
    4420:	ror	w27, w24, #2
    4424:	add	w23, w23, w5
    4428:	add	w7, w29, w7
    442c:	eor	w8, w27, w8, ror #2
    4430:	add	w27, w28, w27
    4434:	ror	w28, w23, #27
    4438:	add	w7, w7, w28
    443c:	ldr	w28, [sp, #136]
    4440:	eor	w8, w8, w23
    4444:	add	w8, w25, w8
    4448:	ror	w25, w23, #2
    444c:	add	w7, w7, w5
    4450:	eor	w24, w25, w24, ror #2
    4454:	add	w25, w28, w25
    4458:	ror	w28, w7, #27
    445c:	add	w8, w8, w28
    4460:	ldr	w28, [sp, #132]
    4464:	eor	w24, w24, w7
    4468:	add	w24, w26, w24
    446c:	ror	w26, w7, #2
    4470:	add	w8, w8, w5
    4474:	eor	w23, w26, w23, ror #2
    4478:	add	w26, w28, w26
    447c:	ror	w28, w8, #27
    4480:	add	w24, w24, w28
    4484:	ldr	w28, [sp, #128]
    4488:	eor	w23, w23, w8
    448c:	add	w23, w27, w23
    4490:	ror	w27, w8, #2
    4494:	add	w24, w24, w5
    4498:	eor	w7, w27, w7, ror #2
    449c:	add	w27, w28, w27
    44a0:	ror	w28, w24, #27
    44a4:	add	w23, w23, w28
    44a8:	ldr	w28, [sp, #124]
    44ac:	eor	w7, w7, w24
    44b0:	add	w7, w25, w7
    44b4:	ror	w25, w24, #2
    44b8:	add	w23, w23, w5
    44bc:	eor	w8, w25, w8, ror #2
    44c0:	add	w25, w28, w25
    44c4:	ror	w28, w23, #27
    44c8:	add	w7, w7, w28
    44cc:	ldr	w28, [sp, #120]
    44d0:	eor	w8, w8, w23
    44d4:	add	w8, w26, w8
    44d8:	ror	w26, w23, #2
    44dc:	add	w7, w7, w5
    44e0:	eor	w24, w26, w24, ror #2
    44e4:	add	w26, w28, w26
    44e8:	ror	w28, w7, #27
    44ec:	add	w8, w8, w28
    44f0:	ldr	w28, [sp, #116]
    44f4:	eor	w24, w24, w7
    44f8:	add	w24, w27, w24
    44fc:	ror	w27, w7, #2
    4500:	add	w8, w8, w5
    4504:	eor	w23, w27, w23, ror #2
    4508:	add	w27, w28, w27
    450c:	ror	w28, w8, #27
    4510:	add	w24, w24, w28
    4514:	ldr	w28, [sp, #112]
    4518:	eor	w23, w23, w8
    451c:	add	w23, w25, w23
    4520:	ror	w25, w8, #2
    4524:	add	w24, w24, w5
    4528:	eor	w7, w25, w7, ror #2
    452c:	add	w25, w28, w25
    4530:	ror	w28, w24, #27
    4534:	add	w23, w23, w28
    4538:	ldr	w28, [sp, #108]
    453c:	eor	w7, w7, w24
    4540:	add	w7, w26, w7
    4544:	ror	w26, w24, #2
    4548:	add	w23, w23, w5
    454c:	eor	w8, w26, w8, ror #2
    4550:	add	w26, w28, w26
    4554:	ror	w28, w23, #27
    4558:	add	w7, w7, w28
    455c:	ldr	w28, [sp, #104]
    4560:	eor	w8, w8, w23
    4564:	add	w8, w27, w8
    4568:	ror	w27, w23, #2
    456c:	add	w7, w7, w5
    4570:	eor	w24, w27, w24, ror #2
    4574:	add	w27, w28, w27
    4578:	ror	w28, w7, #27
    457c:	add	w8, w8, w28
    4580:	ldr	w28, [sp, #100]
    4584:	eor	w24, w24, w7
    4588:	add	w24, w25, w24
    458c:	ror	w25, w7, #2
    4590:	add	w8, w8, w5
    4594:	eor	w23, w25, w23, ror #2
    4598:	add	w25, w28, w25
    459c:	ror	w28, w8, #27
    45a0:	add	w24, w24, w28
    45a4:	ldr	w28, [sp, #96]
    45a8:	eor	w23, w23, w8
    45ac:	add	w23, w26, w23
    45b0:	ror	w26, w8, #2
    45b4:	add	w24, w24, w5
    45b8:	eor	w7, w26, w7, ror #2
    45bc:	add	w26, w28, w26
    45c0:	ror	w28, w24, #27
    45c4:	add	w23, w23, w28
    45c8:	ldr	w28, [sp, #92]
    45cc:	eor	w7, w7, w24
    45d0:	add	w7, w27, w7
    45d4:	ror	w27, w24, #2
    45d8:	add	w23, w23, w5
    45dc:	eor	w8, w27, w8, ror #2
    45e0:	add	w27, w28, w27
    45e4:	ror	w28, w23, #27
    45e8:	add	w7, w7, w28
    45ec:	ldr	w28, [sp, #88]
    45f0:	eor	w8, w8, w23
    45f4:	add	w8, w25, w8
    45f8:	ror	w25, w23, #2
    45fc:	add	w7, w7, w5
    4600:	eor	w24, w25, w24, ror #2
    4604:	add	w25, w28, w25
    4608:	ror	w28, w7, #27
    460c:	add	w8, w8, w28
    4610:	ldr	w28, [sp, #84]
    4614:	eor	w24, w24, w7
    4618:	add	w24, w26, w24
    461c:	ror	w26, w7, #2
    4620:	add	w8, w8, w5
    4624:	eor	w23, w26, w23, ror #2
    4628:	add	w26, w28, w26
    462c:	ror	w28, w8, #27
    4630:	add	w24, w24, w28
    4634:	ldr	w28, [sp, #80]
    4638:	eor	w23, w23, w8
    463c:	add	w23, w27, w23
    4640:	ror	w27, w8, #2
    4644:	add	w24, w24, w5
    4648:	eor	w7, w27, w7, ror #2
    464c:	add	w27, w28, w27
    4650:	ror	w28, w24, #27
    4654:	add	w23, w23, w28
    4658:	ldr	w28, [sp, #76]
    465c:	eor	w7, w7, w24
    4660:	add	w7, w25, w7
    4664:	ror	w25, w24, #2
    4668:	add	w23, w23, w5
    466c:	eor	w8, w25, w8, ror #2
    4670:	add	w25, w28, w25
    4674:	ror	w28, w23, #27
    4678:	add	w7, w7, w28
    467c:	ldp	w29, w28, [sp, #68]
    4680:	eor	w8, w8, w23
    4684:	add	w8, w26, w8
    4688:	ror	w26, w23, #2
    468c:	add	w7, w7, w5
    4690:	add	w26, w28, w26
    4694:	ror	w28, w7, #27
    4698:	add	w8, w8, w28
    469c:	orr	w28, w7, w23, ror #2
    46a0:	and	w24, w28, w24, ror #2
    46a4:	add	w8, w8, w5
    46a8:	and	w5, w7, w23, ror #2
    46ac:	ror	w28, w7, #2
    46b0:	orr	w5, w24, w5
    46b4:	add	w28, w29, w28
    46b8:	add	w5, w27, w5
    46bc:	ldp	w29, w27, [sp, #60]
    46c0:	ror	w24, w8, #27
    46c4:	add	w24, w5, w24
    46c8:	orr	w5, w8, w7, ror #2
    46cc:	and	w5, w5, w23, ror #2
    46d0:	ror	w23, w8, #2
    46d4:	add	w23, w27, w23
    46d8:	and	w27, w8, w7, ror #2
    46dc:	orr	w5, w5, w27
    46e0:	add	w25, w25, w5
    46e4:	mov	w5, #0xbcdc                	// #48348
    46e8:	movk	w5, #0x8f1b, lsl #16
    46ec:	add	w24, w24, w5
    46f0:	ror	w27, w24, #27
    46f4:	add	w25, w25, w27
    46f8:	orr	w27, w24, w8, ror #2
    46fc:	and	w7, w27, w7, ror #2
    4700:	ror	w27, w24, #2
    4704:	add	w27, w29, w27
    4708:	and	w29, w24, w8, ror #2
    470c:	orr	w7, w7, w29
    4710:	add	w25, w25, w5
    4714:	ldr	w29, [sp, #56]
    4718:	add	w7, w26, w7
    471c:	ror	w26, w25, #27
    4720:	add	w7, w7, w26
    4724:	orr	w26, w25, w24, ror #2
    4728:	and	w8, w26, w8, ror #2
    472c:	ror	w26, w25, #2
    4730:	add	w26, w29, w26
    4734:	and	w29, w25, w24, ror #2
    4738:	orr	w8, w8, w29
    473c:	add	w7, w7, w5
    4740:	ldr	w29, [sp, #52]
    4744:	add	w8, w28, w8
    4748:	ror	w28, w7, #27
    474c:	add	w8, w8, w28
    4750:	orr	w28, w7, w25, ror #2
    4754:	and	w24, w28, w24, ror #2
    4758:	ror	w28, w7, #2
    475c:	add	w28, w29, w28
    4760:	and	w29, w7, w25, ror #2
    4764:	orr	w24, w24, w29
    4768:	add	w8, w8, w5
    476c:	ldr	w29, [sp, #48]
    4770:	add	w23, w23, w24
    4774:	ror	w24, w8, #27
    4778:	add	w23, w23, w24
    477c:	orr	w24, w8, w7, ror #2
    4780:	and	w24, w24, w25, ror #2
    4784:	ror	w25, w8, #2
    4788:	add	w25, w29, w25
    478c:	and	w29, w8, w7, ror #2
    4790:	orr	w24, w24, w29
    4794:	add	w23, w23, w5
    4798:	ldr	w29, [sp, #44]
    479c:	add	w24, w27, w24
    47a0:	ror	w27, w23, #27
    47a4:	add	w24, w24, w27
    47a8:	orr	w27, w23, w8, ror #2
    47ac:	and	w7, w27, w7, ror #2
    47b0:	ror	w27, w23, #2
    47b4:	add	w27, w29, w27
    47b8:	and	w29, w23, w8, ror #2
    47bc:	orr	w7, w7, w29
    47c0:	add	w24, w24, w5
    47c4:	ldr	w29, [sp, #40]
    47c8:	add	w7, w26, w7
    47cc:	ror	w26, w24, #27
    47d0:	add	w7, w7, w26
    47d4:	orr	w26, w24, w23, ror #2
    47d8:	and	w8, w26, w8, ror #2
    47dc:	ror	w26, w24, #2
    47e0:	add	w26, w29, w26
    47e4:	and	w29, w24, w23, ror #2
    47e8:	orr	w8, w8, w29
    47ec:	add	w7, w7, w5
    47f0:	ldr	w29, [sp, #36]
    47f4:	add	w8, w28, w8
    47f8:	ror	w28, w7, #27
    47fc:	add	w8, w8, w28
    4800:	orr	w28, w7, w24, ror #2
    4804:	and	w23, w28, w23, ror #2
    4808:	ror	w28, w7, #2
    480c:	add	w28, w29, w28
    4810:	and	w29, w7, w24, ror #2
    4814:	orr	w23, w23, w29
    4818:	add	w8, w8, w5
    481c:	add	w23, w25, w23
    4820:	ror	w25, w8, #27
    4824:	add	w23, w23, w25
    4828:	orr	w25, w8, w7, ror #2
    482c:	and	w24, w25, w24, ror #2
    4830:	ror	w25, w8, #2
    4834:	add	w0, w0, w25
    4838:	and	w25, w8, w7, ror #2
    483c:	orr	w24, w24, w25
    4840:	add	w24, w27, w24
    4844:	add	w23, w23, w5
    4848:	ldr	w27, [sp, #32]
    484c:	ror	w25, w23, #27
    4850:	add	w24, w24, w25
    4854:	orr	w25, w23, w8, ror #2
    4858:	and	w7, w25, w7, ror #2
    485c:	ror	w25, w23, #2
    4860:	add	w25, w27, w25
    4864:	and	w27, w23, w8, ror #2
    4868:	orr	w7, w7, w27
    486c:	add	w24, w24, w5
    4870:	ldr	w27, [sp, #28]
    4874:	add	w7, w26, w7
    4878:	ror	w26, w24, #27
    487c:	add	w7, w7, w26
    4880:	orr	w26, w24, w23, ror #2
    4884:	and	w8, w26, w8, ror #2
    4888:	ror	w26, w24, #2
    488c:	add	w26, w27, w26
    4890:	and	w27, w24, w23, ror #2
    4894:	orr	w8, w8, w27
    4898:	add	w7, w7, w5
    489c:	add	w8, w28, w8
    48a0:	ror	w27, w7, #27
    48a4:	add	w8, w8, w27
    48a8:	orr	w27, w7, w24, ror #2
    48ac:	and	w23, w27, w23, ror #2
    48b0:	ror	w15, w15, #31
    48b4:	ror	w27, w7, #2
    48b8:	eor	w4, w15, w4, ror #31
    48bc:	add	w15, w15, w27
    48c0:	and	w27, w7, w24, ror #2
    48c4:	orr	w23, w23, w27
    48c8:	add	w8, w8, w5
    48cc:	ldr	w27, [sp, #20]
    48d0:	add	w0, w0, w23
    48d4:	ror	w23, w8, #27
    48d8:	add	w0, w0, w23
    48dc:	orr	w23, w8, w7, ror #2
    48e0:	and	w23, w23, w24, ror #2
    48e4:	ror	w24, w8, #2
    48e8:	add	w24, w27, w24
    48ec:	and	w27, w8, w7, ror #2
    48f0:	orr	w23, w23, w27
    48f4:	add	w0, w0, w5
    48f8:	add	w23, w25, w23
    48fc:	ror	w25, w0, #27
    4900:	add	w23, w23, w25
    4904:	orr	w25, w0, w8, ror #2
    4908:	and	w7, w25, w7, ror #2
    490c:	ror	w25, w0, #2
    4910:	add	w22, w22, w25
    4914:	and	w25, w0, w8, ror #2
    4918:	orr	w7, w7, w25
    491c:	add	w23, w23, w5
    4920:	add	w7, w26, w7
    4924:	ror	w25, w23, #27
    4928:	add	w7, w7, w25
    492c:	orr	w25, w23, w0, ror #2
    4930:	and	w8, w25, w8, ror #2
    4934:	ror	w25, w13, #31
    4938:	ror	w26, w23, #2
    493c:	eor	w16, w25, w16, ror #31
    4940:	add	w25, w25, w26
    4944:	and	w26, w23, w0, ror #2
    4948:	orr	w8, w8, w26
    494c:	add	w8, w15, w8
    4950:	add	w15, w7, w5
    4954:	ror	w7, w15, #27
    4958:	add	w8, w8, w7
    495c:	orr	w7, w15, w23, ror #2
    4960:	and	w0, w7, w0, ror #2
    4964:	ror	w7, w15, #2
    4968:	add	w7, w21, w7
    496c:	and	w21, w15, w23, ror #2
    4970:	orr	w0, w0, w21
    4974:	add	w8, w8, w5
    4978:	add	w0, w24, w0
    497c:	ror	w21, w8, #27
    4980:	add	w0, w0, w21
    4984:	orr	w21, w8, w15, ror #2
    4988:	and	w21, w21, w23, ror #2
    498c:	ror	w12, w12, #31
    4990:	ror	w23, w8, #2
    4994:	eor	w6, w6, w13, ror #31
    4998:	eor	w13, w12, w13, ror #31
    499c:	add	w12, w12, w23
    49a0:	and	w23, w8, w15, ror #2
    49a4:	orr	w21, w21, w23
    49a8:	add	w0, w0, w5
    49ac:	add	w21, w22, w21
    49b0:	ror	w22, w0, #27
    49b4:	add	w21, w21, w22
    49b8:	orr	w22, w0, w8, ror #2
    49bc:	and	w15, w22, w15, ror #2
    49c0:	ror	w22, w10, #31
    49c4:	ror	w23, w0, #2
    49c8:	eor	w14, w22, w14, ror #31
    49cc:	add	w22, w22, w23
    49d0:	and	w23, w0, w8, ror #2
    49d4:	orr	w15, w15, w23
    49d8:	add	w21, w21, w5
    49dc:	add	w15, w25, w15
    49e0:	ror	w23, w21, #27
    49e4:	add	w15, w15, w23
    49e8:	orr	w23, w21, w0, ror #2
    49ec:	and	w8, w23, w8, ror #2
    49f0:	ror	w23, w21, #2
    49f4:	add	w19, w19, w23
    49f8:	eor	w23, w23, w0, ror #2
    49fc:	and	w0, w21, w0, ror #2
    4a00:	orr	w8, w8, w0
    4a04:	add	w15, w15, w5
    4a08:	add	w8, w7, w8
    4a0c:	ror	w0, w15, #27
    4a10:	add	w8, w8, w0
    4a14:	eor	w0, w6, w9, ror #31
    4a18:	eor	w6, w23, w15
    4a1c:	add	w5, w8, w5
    4a20:	add	w12, w12, w6
    4a24:	ror	w6, w15, #2
    4a28:	ror	w8, w5, #27
    4a2c:	ror	w9, w9, #31
    4a30:	eor	w7, w6, w21, ror #2
    4a34:	add	w12, w12, w8
    4a38:	mov	w8, #0xc1d6                	// #49622
    4a3c:	eor	w4, w4, w10, ror #31
    4a40:	eor	w10, w9, w10, ror #31
    4a44:	add	w9, w9, w6
    4a48:	movk	w8, #0xca62, lsl #16
    4a4c:	eor	w6, w7, w5
    4a50:	ror	w7, w5, #2
    4a54:	eor	w15, w7, w15, ror #2
    4a58:	add	w12, w12, w8
    4a5c:	eor	w15, w15, w12
    4a60:	eor	w16, w16, w3, ror #31
    4a64:	ror	w3, w3, #31
    4a68:	add	w15, w19, w15
    4a6c:	ldr	w19, [sp, #12]
    4a70:	eor	w11, w3, w11, ror #31
    4a74:	add	w6, w22, w6
    4a78:	add	w3, w3, w7
    4a7c:	ror	w7, w12, #27
    4a80:	add	w6, w6, w7
    4a84:	ror	w7, w12, #2
    4a88:	add	w6, w6, w8
    4a8c:	eor	w5, w7, w5, ror #2
    4a90:	add	w7, w19, w7
    4a94:	ror	w19, w6, #27
    4a98:	add	w15, w15, w19
    4a9c:	eor	w5, w5, w6
    4aa0:	eor	w4, w4, w0, ror #31
    4aa4:	eor	w13, w13, w0, ror #31
    4aa8:	ror	w0, w0, #31
    4aac:	add	w9, w9, w5
    4ab0:	ror	w5, w6, #2
    4ab4:	add	w15, w15, w8
    4ab8:	eor	w12, w5, w12, ror #2
    4abc:	add	w0, w0, w5
    4ac0:	ror	w5, w15, #27
    4ac4:	add	w9, w9, w5
    4ac8:	eor	w12, w12, w15
    4acc:	eor	w14, w14, w17, ror #31
    4ad0:	ror	w17, w17, #31
    4ad4:	add	w12, w3, w12
    4ad8:	ror	w3, w15, #2
    4adc:	add	w9, w9, w8
    4ae0:	eor	w5, w3, w6, ror #2
    4ae4:	add	w17, w17, w3
    4ae8:	ror	w3, w9, #27
    4aec:	add	w12, w12, w3
    4af0:	ror	w18, w18, #31
    4af4:	eor	w3, w5, w9
    4af8:	ror	w5, w9, #2
    4afc:	add	w12, w12, w8
    4b00:	add	w3, w7, w3
    4b04:	eor	w15, w5, w15, ror #2
    4b08:	add	w18, w18, w5
    4b0c:	ror	w5, w12, #27
    4b10:	add	w3, w3, w5
    4b14:	eor	w15, w15, w12
    4b18:	eor	w16, w16, w4, ror #31
    4b1c:	eor	w10, w10, w4, ror #31
    4b20:	ror	w4, w4, #31
    4b24:	add	w15, w0, w15
    4b28:	ror	w0, w12, #2
    4b2c:	add	w3, w3, w8
    4b30:	eor	w9, w0, w9, ror #2
    4b34:	add	w0, w4, w0
    4b38:	ror	w4, w3, #27
    4b3c:	add	w15, w15, w4
    4b40:	eor	w9, w9, w3
    4b44:	eor	w11, w11, w1, ror #31
    4b48:	ror	w1, w1, #31
    4b4c:	add	w9, w17, w9
    4b50:	ror	w17, w3, #2
    4b54:	add	w15, w15, w8
    4b58:	eor	w12, w17, w12, ror #2
    4b5c:	add	w17, w1, w17
    4b60:	ror	w1, w15, #27
    4b64:	add	w9, w9, w1
    4b68:	eor	w12, w12, w15
    4b6c:	ror	w1, w2, #31
    4b70:	add	w12, w18, w12
    4b74:	ror	w18, w15, #2
    4b78:	add	w9, w9, w8
    4b7c:	eor	w13, w13, w2, ror #31
    4b80:	eor	w2, w18, w3, ror #2
    4b84:	add	w18, w1, w18
    4b88:	ror	w1, w9, #27
    4b8c:	add	w12, w12, w1
    4b90:	eor	w1, w2, w9
    4b94:	eor	w14, w14, w16, ror #31
    4b98:	ror	w16, w16, #31
    4b9c:	add	w0, w0, w1
    4ba0:	ror	w1, w9, #2
    4ba4:	add	w12, w12, w8
    4ba8:	eor	w15, w1, w15, ror #2
    4bac:	add	w16, w16, w1
    4bb0:	ror	w1, w12, #27
    4bb4:	add	w0, w0, w1
    4bb8:	ldr	w1, [sp, #16]
    4bbc:	eor	w15, w15, w12
    4bc0:	add	w15, w17, w15
    4bc4:	ror	w17, w12, #2
    4bc8:	ror	w1, w1, #31
    4bcc:	eor	w9, w17, w9, ror #2
    4bd0:	add	w0, w0, w8
    4bd4:	add	w17, w1, w17
    4bd8:	ror	w1, w0, #27
    4bdc:	eor	w9, w9, w0
    4be0:	add	w15, w15, w1
    4be4:	add	w9, w18, w9
    4be8:	ror	w18, w0, #2
    4bec:	eor	w10, w10, w13, ror #31
    4bf0:	ror	w13, w13, #31
    4bf4:	eor	w12, w18, w12, ror #2
    4bf8:	add	w15, w15, w8
    4bfc:	add	w13, w13, w18
    4c00:	ror	w18, w15, #27
    4c04:	eor	w12, w12, w15
    4c08:	add	w9, w9, w18
    4c0c:	add	w12, w16, w12
    4c10:	ror	w16, w15, #2
    4c14:	eor	w11, w11, w14, ror #31
    4c18:	ror	w14, w14, #31
    4c1c:	eor	w18, w16, w0, ror #2
    4c20:	add	w9, w9, w8
    4c24:	add	w14, w14, w16
    4c28:	ror	w16, w9, #27
    4c2c:	eor	w18, w18, w9
    4c30:	add	w12, w12, w16
    4c34:	add	w17, w17, w18
    4c38:	ror	w18, w9, #2
    4c3c:	ror	w16, w20, #31
    4c40:	eor	w15, w18, w15, ror #2
    4c44:	add	w12, w12, w8
    4c48:	add	w16, w16, w18
    4c4c:	ror	w18, w12, #27
    4c50:	eor	w15, w15, w12
    4c54:	add	w17, w17, w18
    4c58:	ror	w10, w10, #31
    4c5c:	add	w13, w13, w15
    4c60:	ror	w15, w12, #2
    4c64:	eor	w9, w15, w9, ror #2
    4c68:	add	w10, w10, w15
    4c6c:	add	w15, w17, w8
    4c70:	ror	w17, w15, #27
    4c74:	eor	w9, w9, w15
    4c78:	add	w13, w13, w17
    4c7c:	add	w9, w14, w9
    4c80:	ror	w14, w15, #2
    4c84:	eor	w12, w14, w12, ror #2
    4c88:	add	w13, w13, w8
    4c8c:	eor	w12, w12, w13
    4c90:	ror	w11, w11, #31
    4c94:	add	w12, w16, w12
    4c98:	ldr	w16, [sp, #24]
    4c9c:	add	w11, w11, w14
    4ca0:	ror	w14, w13, #27
    4ca4:	add	w9, w9, w14
    4ca8:	ror	w14, w13, #2
    4cac:	eor	w15, w14, w15, ror #2
    4cb0:	add	w9, w9, w8
    4cb4:	add	w14, w16, w14
    4cb8:	ror	w16, w9, #27
    4cbc:	eor	w15, w15, w9
    4cc0:	add	w12, w12, w16
    4cc4:	add	w10, w10, w15
    4cc8:	ror	w15, w9, #2
    4ccc:	eor	w13, w15, w13, ror #2
    4cd0:	add	w12, w12, w8
    4cd4:	ldr	w16, [sp, #200]
    4cd8:	eor	w13, w13, w12
    4cdc:	add	w11, w11, w13
    4ce0:	ldr	w13, [sp, #208]
    4ce4:	add	w15, w15, w16
    4ce8:	ror	w16, w12, #27
    4cec:	ror	w12, w12, #2
    4cf0:	eor	w9, w12, w9, ror #2
    4cf4:	add	w12, w12, w13
    4cf8:	ldr	x13, [sp, #216]
    4cfc:	add	w10, w10, w16
    4d00:	add	w10, w10, w8
    4d04:	eor	w9, w9, w10
    4d08:	stp	w12, w15, [x13, #12]
    4d0c:	ror	w12, w10, #27
    4d10:	add	w11, w11, w12
    4d14:	ldr	w12, [sp, #212]
    4d18:	ror	w10, w10, #2
    4d1c:	add	w9, w14, w9
    4d20:	add	w10, w10, w12
    4d24:	str	w10, [x13, #8]
    4d28:	add	w10, w11, w8
    4d2c:	ldr	w11, [sp, #204]
    4d30:	add	w11, w10, w11
    4d34:	ror	w10, w10, #27
    4d38:	add	w9, w9, w10
    4d3c:	add	w8, w9, w8
    4d40:	stp	w8, w11, [x13]
    4d44:	ldp	x20, x19, [sp, #304]
    4d48:	ldp	x22, x21, [sp, #288]
    4d4c:	ldp	x24, x23, [sp, #272]
    4d50:	ldp	x26, x25, [sp, #256]
    4d54:	ldp	x28, x27, [sp, #240]
    4d58:	ldp	x29, x30, [sp, #224]
    4d5c:	add	sp, sp, #0x140
    4d60:	ret
    4d64:	adrp	x8, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    4d68:	adrp	x9, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    4d6c:	ldr	q0, [x8, #400]
    4d70:	ldr	d1, [x9, #416]
    4d74:	str	wzr, [x0, #24]
    4d78:	str	q0, [x0]
    4d7c:	str	d1, [x0, #16]
    4d80:	ret
    4d84:	stp	x29, x30, [sp, #-64]!
    4d88:	stp	x24, x23, [sp, #16]
    4d8c:	stp	x22, x21, [sp, #32]
    4d90:	stp	x20, x19, [sp, #48]
    4d94:	ldp	w8, w9, [x0, #20]
    4d98:	mov	w19, w2
    4d9c:	mov	x20, x1
    4da0:	mov	x21, x0
    4da4:	adds	w10, w8, w2, lsl #3
    4da8:	mov	x29, sp
    4dac:	str	w10, [x0, #20]
    4db0:	b.cc	4dbc <uuid_get_template@@UUID_2.31+0x21dc>  // b.lo, b.ul, b.last
    4db4:	add	w9, w9, #0x1
    4db8:	str	w9, [x21, #24]
    4dbc:	ubfx	x24, x8, #3, #6
    4dc0:	add	w8, w24, w19
    4dc4:	add	w9, w9, w19, lsr #29
    4dc8:	cmp	w8, #0x40
    4dcc:	str	w9, [x21, #24]
    4dd0:	b.cc	4e38 <uuid_get_template@@UUID_2.31+0x2258>  // b.lo, b.ul, b.last
    4dd4:	mov	w8, #0x40                  	// #64
    4dd8:	add	x23, x21, #0x1c
    4ddc:	sub	w22, w8, w24
    4de0:	add	x0, x23, x24
    4de4:	mov	x1, x20
    4de8:	mov	x2, x22
    4dec:	bl	15a0 <memcpy@plt>
    4df0:	mov	x0, x21
    4df4:	mov	x1, x23
    4df8:	bl	3bb8 <uuid_get_template@@UUID_2.31+0xfd8>
    4dfc:	eor	w8, w24, #0x7f
    4e00:	cmp	w8, w19
    4e04:	b.cs	4e40 <uuid_get_template@@UUID_2.31+0x2260>  // b.hs, b.nlast
    4e08:	mov	w8, #0x7f                  	// #127
    4e0c:	sub	w22, w8, w24
    4e10:	sub	w8, w22, #0x3f
    4e14:	add	x1, x20, x8
    4e18:	mov	x0, x21
    4e1c:	bl	3bb8 <uuid_get_template@@UUID_2.31+0xfd8>
    4e20:	add	w22, w22, #0x40
    4e24:	cmp	w22, w19
    4e28:	b.cc	4e10 <uuid_get_template@@UUID_2.31+0x2230>  // b.lo, b.ul, b.last
    4e2c:	mov	x24, xzr
    4e30:	sub	w22, w22, #0x3f
    4e34:	b	4e44 <uuid_get_template@@UUID_2.31+0x2264>
    4e38:	mov	w22, wzr
    4e3c:	b	4e44 <uuid_get_template@@UUID_2.31+0x2264>
    4e40:	mov	x24, xzr
    4e44:	add	x8, x21, x24
    4e48:	add	x1, x20, w22, uxtw
    4e4c:	sub	w2, w19, w22
    4e50:	ldp	x20, x19, [sp, #48]
    4e54:	ldp	x22, x21, [sp, #32]
    4e58:	ldp	x24, x23, [sp, #16]
    4e5c:	add	x0, x8, #0x1c
    4e60:	ldp	x29, x30, [sp], #64
    4e64:	b	15a0 <memcpy@plt>
    4e68:	sub	sp, sp, #0x30
    4e6c:	stp	x20, x19, [sp, #32]
    4e70:	mov	x19, x1
    4e74:	mov	x20, x0
    4e78:	mov	w8, wzr
    4e7c:	mov	x9, xzr
    4e80:	add	x10, sp, #0x8
    4e84:	stp	x29, x30, [sp, #16]
    4e88:	add	x29, sp, #0x10
    4e8c:	cmp	x9, #0x4
    4e90:	cset	w11, cc  // cc = lo, ul, last
    4e94:	add	x11, x19, w11, uxtw #2
    4e98:	ldr	w11, [x11, #20]
    4e9c:	mvn	w12, w8
    4ea0:	and	w12, w12, #0x18
    4ea4:	add	w8, w8, #0x8
    4ea8:	lsr	w11, w11, w12
    4eac:	strb	w11, [x10, x9]
    4eb0:	add	x9, x9, #0x1
    4eb4:	cmp	x9, #0x8
    4eb8:	b.ne	4e8c <uuid_get_template@@UUID_2.31+0x22ac>  // b.any
    4ebc:	mov	w8, #0x80                  	// #128
    4ec0:	strb	w8, [sp, #4]
    4ec4:	add	x1, sp, #0x4
    4ec8:	mov	w2, #0x1                   	// #1
    4ecc:	mov	x0, x19
    4ed0:	bl	4d84 <uuid_get_template@@UUID_2.31+0x21a4>
    4ed4:	ldr	w8, [x19, #20]
    4ed8:	and	w8, w8, #0x1f8
    4edc:	cmp	w8, #0x1c0
    4ee0:	b.eq	4eec <uuid_get_template@@UUID_2.31+0x230c>  // b.none
    4ee4:	strb	wzr, [sp, #4]
    4ee8:	b	4ec4 <uuid_get_template@@UUID_2.31+0x22e4>
    4eec:	add	x1, sp, #0x8
    4ef0:	mov	w2, #0x8                   	// #8
    4ef4:	mov	x0, x19
    4ef8:	bl	4d84 <uuid_get_template@@UUID_2.31+0x21a4>
    4efc:	mov	w8, wzr
    4f00:	mov	x9, xzr
    4f04:	ubfx	x10, x9, #2, #30
    4f08:	ldr	w10, [x19, x10, lsl #2]
    4f0c:	mvn	w11, w8
    4f10:	and	w11, w11, #0x18
    4f14:	add	w8, w8, #0x8
    4f18:	lsr	w10, w10, w11
    4f1c:	strb	w10, [x20, x9]
    4f20:	add	x9, x9, #0x1
    4f24:	cmp	x9, #0x14
    4f28:	b.ne	4f04 <uuid_get_template@@UUID_2.31+0x2324>  // b.any
    4f2c:	movi	v0.2d, #0x0
    4f30:	stur	q0, [x19, #76]
    4f34:	stp	q0, q0, [x19, #48]
    4f38:	stp	q0, q0, [x19, #16]
    4f3c:	str	q0, [x19]
    4f40:	ldp	x20, x19, [sp, #32]
    4f44:	ldp	x29, x30, [sp, #16]
    4f48:	add	sp, sp, #0x30
    4f4c:	ret
    4f50:	sub	sp, sp, #0x90
    4f54:	adrp	x8, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    4f58:	adrp	x9, 5000 <uuid_get_template@@UUID_2.31+0x2420>
    4f5c:	ldr	q0, [x8, #400]
    4f60:	ldr	d1, [x9, #416]
    4f64:	stp	x20, x19, [sp, #128]
    4f68:	mov	x19, x0
    4f6c:	stp	x29, x30, [sp, #96]
    4f70:	str	x21, [sp, #112]
    4f74:	add	x29, sp, #0x60
    4f78:	str	wzr, [sp, #24]
    4f7c:	str	q0, [sp]
    4f80:	str	d1, [sp, #16]
    4f84:	cbz	w2, 4fac <uuid_get_template@@UUID_2.31+0x23cc>
    4f88:	mov	x20, x1
    4f8c:	mov	w21, w2
    4f90:	mov	x0, sp
    4f94:	mov	w2, #0x1                   	// #1
    4f98:	mov	x1, x20
    4f9c:	bl	4d84 <uuid_get_template@@UUID_2.31+0x21a4>
    4fa0:	subs	x21, x21, #0x1
    4fa4:	add	x20, x20, #0x1
    4fa8:	b.ne	4f90 <uuid_get_template@@UUID_2.31+0x23b0>  // b.any
    4fac:	mov	x1, sp
    4fb0:	mov	x0, x19
    4fb4:	bl	4e68 <uuid_get_template@@UUID_2.31+0x2288>
    4fb8:	strb	wzr, [x19, #20]
    4fbc:	ldp	x20, x19, [sp, #128]
    4fc0:	ldr	x21, [sp, #112]
    4fc4:	ldp	x29, x30, [sp, #96]
    4fc8:	add	sp, sp, #0x90
    4fcc:	ret

Disassembly of section .fini:

0000000000004fd0 <.fini>:
    4fd0:	stp	x29, x30, [sp, #-16]!
    4fd4:	mov	x29, sp
    4fd8:	ldp	x29, x30, [sp], #16
    4fdc:	ret
