module fsm_module ( 
  input clk,
  input reset,
  input setAlarm,
  input alarmTrigger,
  output reg [3:0] state
);

  parameter IDLE = 4'b0001;
  parameter SET_ALARM = 4'b0010;
  parameter RINGING = 4'b0100;
  parameter DEAD_STATE = 4'b1000;

  reg [3:0] current_state;
  reg [3:0] next_state;

  always @(posedge clk or posedge reset) begin
    if (reset) begin
      current_state <= IDLE;
    end else begin
      current_state <= next_state;
    end
  end

  always @(current_state) begin
    case (current_state)
      IDLE:
        begin
          state = IDLE;
          next_state = setAlarm ? SET_ALARM : IDLE;
        end
      SET_ALARM:
        begin
          state = SET_ALARM;
          next_state = (setAlarm && alarmTrigger) ? RINGING : IDLE;
        end
      RINGING:
        begin
          state = RINGING;
          next_state = alarmTrigger ? IDLE : IDLE;
        end
      DEAD_STATE:
        begin
          state = DEAD_STATE;
          next_state = DEAD_STATE;
        end
      default:
        begin
          state = IDLE;
          next_state = IDLE;
        end
    endcase
  end
endmodule