Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct 25 12:16:03 2017
| Host         : charlton running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file mp3player_control_sets_placed.rpt
| Design       : mp3player
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    12 |
| Minimum Number of register sites lost to control set restrictions |    36 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |           10 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              87 |           32 |
| Yes          | No                    | No                     |              16 |            8 |
| Yes          | No                    | Yes                    |              54 |           22 |
| Yes          | Yes                   | No                     |              41 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+
|   Clock Signal   |                    Enable Signal                   |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+------------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  CLOCK_IBUF_BUFG | lecteur/Ifull_UART_recv/receiver/nbbits[3]_i_2_n_0 | lecteur/Ifull_UART_recv/receiver/nbbits[3]_i_1_n_0 |                1 |              4 |
|  CLOCK_IBUF_BUFG | Icpt_1_9/compteur[3]_i_1__0_n_0                    | RESET_IBUF                                         |                1 |              4 |
|  CLOCK_IBUF_BUFG | lecteur/Ifull_UART_recv/receiver/shift0            |                                                    |                4 |              8 |
|  CLOCK_IBUF_BUFG | lecteur/Ifull_UART_recv/receiver/dat[7]_i_1_n_0    |                                                    |                4 |              8 |
|  CLOCK_IBUF_BUFG | Ifsm_mp3/E[0]                                      | Ifsm_mp3/SR[0]                                     |                6 |             10 |
|  CLOCK_IBUF_BUFG |                                                    | lecteur/Ihorloge_44100/compteur_reg[11]_0          |                3 |             12 |
|  CLOCK_IBUF_BUFG |                                                    |                                                    |               10 |             13 |
| ~CLOCK_IBUF_BUFG |                                                    | RESET_IBUF                                         |                5 |             13 |
|  CLOCK_IBUF_BUFG | lecteur/Ifull_UART_recv/receiver/E[0]              | RESET_IBUF                                         |               10 |             17 |
| ~CLOCK_IBUF_BUFG | Ifsm_mp3/compteur_44100_reg[0]_rep__3              | Ifsm_mp3/compteur_44100_reg[0]_rep__3_0            |               10 |             23 |
|  CLOCK_IBUF_BUFG | lecteur/Ifull_UART_recv/merger/memory_wen          | RESET_IBUF                                         |               12 |             37 |
|  CLOCK_IBUF_BUFG |                                                    | RESET_IBUF                                         |               25 |             63 |
+------------------+----------------------------------------------------+----------------------------------------------------+------------------+----------------+


