# SRAM
Construct a 64-bit SRAM with standard 1-bit SRAM structure. The design includes SRAM array, row decoding, read-write control, sense amplifier, area and power optimization. Transistor-level design is based on SPICE and simulated with Hspice tool.
