Simulator report for mic1
Sun Dec 22 22:26:01 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ALTSYNCRAM
  6. |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------+
; Simulator Summary                           ;
+-----------------------------+---------------+
; Type                        ; Value         ;
+-----------------------------+---------------+
; Simulation Start Time       ; 0 ps          ;
; Simulation End Time         ; 5.0 us        ;
; Simulation Netlist Size     ; 1092 nodes    ;
; Simulation Coverage         ;      30.80 %  ;
; Total Number of Transitions ; 8144          ;
; Simulation Breakpoints      ; 0             ;
; Family                      ; Cyclone II    ;
; Device                      ; EP2C15AF484C6 ;
+-----------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                          ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                                                           ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                             ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                              ;               ;
; Vector input source                                                                        ; C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_iload_iadd.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                               ; On            ;
; Check outputs                                                                              ; Off                                                                              ; Off           ;
; Report simulation coverage                                                                 ; On                                                                               ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                               ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                               ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                               ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                              ; Off           ;
; Detect glitches                                                                            ; Off                                                                              ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                              ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                              ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                              ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                              ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                               ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                       ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                              ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                              ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                             ; Auto          ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+------------------------------------------------------------------------------------------------------------------------+
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+-------------------------------------------------------------------------------------------+
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      30.80 % ;
; Total nodes checked                                 ; 1092         ;
; Total output ports checked                          ; 1156         ;
; Total output ports with complete 1/0-value coverage ; 356          ;
; Total output ports with no 1/0-value coverage       ; 792          ;
; Total output ports with no 1-value coverage         ; 794          ;
; Total output ports with no 0-value coverage         ; 798          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                      ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[0]    ; portadataout0    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[1]    ; portadataout1    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[18]   ; portadataout4    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[20]   ; portadataout6    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[23]   ; portadataout8    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a3 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[16]   ; portadataout1    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a3 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[21]   ; portadataout2    ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~0                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~0                           ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~0                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~0                          ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12~0                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~0                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20~0                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24~0                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~0                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst~0                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst~0                           ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16~0                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24~0                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~0                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~0                           ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5~0                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5~0                          ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8~0                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8~0                          ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~0                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~0                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~0                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~0                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28~0                         ; combout          ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[6]                                 ; portadataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[5]                                 ; portadataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a4                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[4]                                 ; portadataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a3                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[3]                                 ; portadataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a2                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[2]                                 ; portadataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a1                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[1]                                 ; portadataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a0                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[0]                                 ; portadataout0    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[9]    ; portadataout2    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[15]   ; portadataout8    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[4]    ; portadataout0    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[26]   ; portadataout5    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[27]   ; portadataout6    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[28]   ; portadataout7    ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[31]~0                                                                        ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[31]~0                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~0                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~0                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~1                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~1                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst14~2                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst14~2                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|decoder2to4:inst2|inst~0              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|decoder2to4:inst2|inst~0           ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~110                                                                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~110                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[6]~114                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[6]~114                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[6]~115                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[6]~115                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[5]~119                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[5]~119                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[5]~120                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[5]~120                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[4]~121                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[4]~121                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[4]~124                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[4]~124                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[4]~125                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[4]~125                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[3]~126                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[3]~126                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[3]~129                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[3]~129                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[3]~130                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[3]~130                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[2]~131                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[2]~131                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[2]~134                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[2]~134                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[2]~135                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[2]~135                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[1]~136                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[1]~136                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[1]~139                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[1]~139                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[1]~140                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[1]~140                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[0]~141                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[0]~141                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[0]~144                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[0]~144                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[0]~145                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[0]~145                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst5~0                                                                            ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst5~0                                                                         ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[28]~2                                                                        ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[28]~2                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[27]~3                                                                        ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[27]~3                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst14~0                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst14~0                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst14~1                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst14~1                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~0                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~0                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~1                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst14~1                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[23]~7                                                                        ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[23]~7                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~0                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~0                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~1                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst14~1                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[22]~8                                                                        ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[22]~8                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst14~0                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst14~0                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst14~1                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst14~1                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[20]~10                                                                       ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[20]~10                                                                    ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst14~0                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst14~0                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst14~1                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst14~1                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[19]~11                                                                       ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[19]~11                                                                    ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst14~0                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst14~0                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst14~1                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst14~1                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[18]~12                                                                       ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[18]~12                                                                    ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~0                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~0                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~1                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst14~1                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[17]~13                                                                       ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[17]~13                                                                    ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~0                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~0                             ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~1                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst14~1                             ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[16]~14                                                                       ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[16]~14                                                                    ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[15]~15                                                                       ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[15]~15                                                                    ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[14]~16                                                                       ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[14]~16                                                                    ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[13]~17                                                                       ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[13]~17                                                                    ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[12]~18                                                                       ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[12]~18                                                                    ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[11]~19                                                                       ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[11]~19                                                                    ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[10]~20                                                                       ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[10]~20                                                                    ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[9]~21                                                                        ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[9]~21                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst14~0                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst14~0                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst14~1                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst14~1                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[8]~22                                                                        ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[8]~22                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[7]                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[7]                                                                        ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[6]                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[6]                                                                        ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[5]                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[5]                                                                        ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[4]                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[4]                                                                        ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[3]                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[3]                                                                        ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[2]                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[2]                                                                        ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[1]                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[1]                                                                        ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[0]                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[0]                                                                        ; combout          ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst4                                                                        ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst4                                                                     ; regout           ;
; |mic1|CONTROL_UNIT:inst1|inst4[6]                                                                                        ; |mic1|CONTROL_UNIT:inst1|inst4[6]                                                                                     ; regout           ;
; |mic1|CONTROL_UNIT:inst1|inst4[5]                                                                                        ; |mic1|CONTROL_UNIT:inst1|inst4[5]                                                                                     ; regout           ;
; |mic1|CONTROL_UNIT:inst1|inst4[4]                                                                                        ; |mic1|CONTROL_UNIT:inst1|inst4[4]                                                                                     ; regout           ;
; |mic1|CONTROL_UNIT:inst1|inst4[3]                                                                                        ; |mic1|CONTROL_UNIT:inst1|inst4[3]                                                                                     ; regout           ;
; |mic1|CONTROL_UNIT:inst1|inst4[2]                                                                                        ; |mic1|CONTROL_UNIT:inst1|inst4[2]                                                                                     ; regout           ;
; |mic1|CONTROL_UNIT:inst1|inst4[1]                                                                                        ; |mic1|CONTROL_UNIT:inst1|inst4[1]                                                                                     ; regout           ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[1]                                                                     ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[1]                                                                  ; combout          ;
; |mic1|CONTROL_UNIT:inst1|inst4[0]                                                                                        ; |mic1|CONTROL_UNIT:inst1|inst4[0]                                                                                     ; regout           ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[0]                                                                     ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[0]                                                                  ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[7]~1                                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[7]~1                                          ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[6]~2                                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[6]~2                                          ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[5]~3                                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[5]~3                                          ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[4]~4                                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[4]~4                                          ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[3]~5                                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[3]~5                                          ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[2]~6                                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[2]~6                                          ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[1]~7                                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[1]~7                                          ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[0]~8                                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[0]~8                                          ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~0                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~0                                                                        ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~1                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~1                                                                        ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~2                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~2                                                                        ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~3                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~3                                                                        ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~4                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~4                                                                        ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~5                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~5                                                                        ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~6                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~6                                                                        ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~7                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~7                                                                        ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~8                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~8                                                                        ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~9                                                                           ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10~9                                                                        ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10                                                                             ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst10                                                                          ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|inst12                                                   ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|inst12                                                ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|inst12                                                   ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|inst12                                                ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|inst14                                                                     ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|inst14                                                                  ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|inst12                                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|inst12                                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~5                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~5                           ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~3                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~3                          ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28~0                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28~0                          ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24~0                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24~0                          ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28~0                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28~0                           ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24~0                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24~0                            ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24~0                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24~0                           ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24~0                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24~0                           ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20~0                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20~0                           ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16~0                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16~0                           ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|inst12                                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|inst12                                               ; combout          ;
; |mic1|C_BUS[31]                                                                                                          ; |mic1|C_BUS[31]                                                                                                       ; padio            ;
; |mic1|C_BUS[29]                                                                                                          ; |mic1|C_BUS[29]                                                                                                       ; padio            ;
; |mic1|C_BUS[28]                                                                                                          ; |mic1|C_BUS[28]                                                                                                       ; padio            ;
; |mic1|C_BUS[27]                                                                                                          ; |mic1|C_BUS[27]                                                                                                       ; padio            ;
; |mic1|C_BUS[26]                                                                                                          ; |mic1|C_BUS[26]                                                                                                       ; padio            ;
; |mic1|C_BUS[25]                                                                                                          ; |mic1|C_BUS[25]                                                                                                       ; padio            ;
; |mic1|C_BUS[24]                                                                                                          ; |mic1|C_BUS[24]                                                                                                       ; padio            ;
; |mic1|C_BUS[23]                                                                                                          ; |mic1|C_BUS[23]                                                                                                       ; padio            ;
; |mic1|C_BUS[19]                                                                                                          ; |mic1|C_BUS[19]                                                                                                       ; padio            ;
; |mic1|C_BUS[17]                                                                                                          ; |mic1|C_BUS[17]                                                                                                       ; padio            ;
; |mic1|C_BUS[15]                                                                                                          ; |mic1|C_BUS[15]                                                                                                       ; padio            ;
; |mic1|C_BUS[14]                                                                                                          ; |mic1|C_BUS[14]                                                                                                       ; padio            ;
; |mic1|C_BUS[13]                                                                                                          ; |mic1|C_BUS[13]                                                                                                       ; padio            ;
; |mic1|C_BUS[12]                                                                                                          ; |mic1|C_BUS[12]                                                                                                       ; padio            ;
; |mic1|C_BUS[11]                                                                                                          ; |mic1|C_BUS[11]                                                                                                       ; padio            ;
; |mic1|C_BUS[10]                                                                                                          ; |mic1|C_BUS[10]                                                                                                       ; padio            ;
; |mic1|C_BUS[9]                                                                                                           ; |mic1|C_BUS[9]                                                                                                        ; padio            ;
; |mic1|C_BUS[8]                                                                                                           ; |mic1|C_BUS[8]                                                                                                        ; padio            ;
; |mic1|C_BUS[7]                                                                                                           ; |mic1|C_BUS[7]                                                                                                        ; padio            ;
; |mic1|C_BUS[6]                                                                                                           ; |mic1|C_BUS[6]                                                                                                        ; padio            ;
; |mic1|C_BUS[5]                                                                                                           ; |mic1|C_BUS[5]                                                                                                        ; padio            ;
; |mic1|C_BUS[4]                                                                                                           ; |mic1|C_BUS[4]                                                                                                        ; padio            ;
; |mic1|C_BUS[3]                                                                                                           ; |mic1|C_BUS[3]                                                                                                        ; padio            ;
; |mic1|C_BUS[2]                                                                                                           ; |mic1|C_BUS[2]                                                                                                        ; padio            ;
; |mic1|C_BUS[1]                                                                                                           ; |mic1|C_BUS[1]                                                                                                        ; padio            ;
; |mic1|C_BUS[0]                                                                                                           ; |mic1|C_BUS[0]                                                                                                        ; padio            ;
; |mic1|MBR_OUT[6]                                                                                                         ; |mic1|MBR_OUT[6]                                                                                                      ; padio            ;
; |mic1|MBR_OUT[5]                                                                                                         ; |mic1|MBR_OUT[5]                                                                                                      ; padio            ;
; |mic1|MBR_OUT[4]                                                                                                         ; |mic1|MBR_OUT[4]                                                                                                      ; padio            ;
; |mic1|MBR_OUT[3]                                                                                                         ; |mic1|MBR_OUT[3]                                                                                                      ; padio            ;
; |mic1|MBR_OUT[2]                                                                                                         ; |mic1|MBR_OUT[2]                                                                                                      ; padio            ;
; |mic1|MBR_OUT[1]                                                                                                         ; |mic1|MBR_OUT[1]                                                                                                      ; padio            ;
; |mic1|MBR_OUT[0]                                                                                                         ; |mic1|MBR_OUT[0]                                                                                                      ; padio            ;
; |mic1|MIR[28]                                                                                                            ; |mic1|MIR[28]                                                                                                         ; padio            ;
; |mic1|MIR[27]                                                                                                            ; |mic1|MIR[27]                                                                                                         ; padio            ;
; |mic1|MIR[26]                                                                                                            ; |mic1|MIR[26]                                                                                                         ; padio            ;
; |mic1|MIR[23]                                                                                                            ; |mic1|MIR[23]                                                                                                         ; padio            ;
; |mic1|MIR[21]                                                                                                            ; |mic1|MIR[21]                                                                                                         ; padio            ;
; |mic1|MIR[20]                                                                                                            ; |mic1|MIR[20]                                                                                                         ; padio            ;
; |mic1|MIR[18]                                                                                                            ; |mic1|MIR[18]                                                                                                         ; padio            ;
; |mic1|MIR[16]                                                                                                            ; |mic1|MIR[16]                                                                                                         ; padio            ;
; |mic1|MIR[15]                                                                                                            ; |mic1|MIR[15]                                                                                                         ; padio            ;
; |mic1|MIR[9]                                                                                                             ; |mic1|MIR[9]                                                                                                          ; padio            ;
; |mic1|MIR[4]                                                                                                             ; |mic1|MIR[4]                                                                                                          ; padio            ;
; |mic1|MIR[1]                                                                                                             ; |mic1|MIR[1]                                                                                                          ; padio            ;
; |mic1|MIR[0]                                                                                                             ; |mic1|MIR[0]                                                                                                          ; padio            ;
; |mic1|MPC[1]                                                                                                             ; |mic1|MPC[1]                                                                                                          ; padio            ;
; |mic1|MPC[0]                                                                                                             ; |mic1|MPC[0]                                                                                                          ; padio            ;
; |mic1|PC[3]                                                                                                              ; |mic1|PC[3]                                                                                                           ; padio            ;
; |mic1|PC[2]                                                                                                              ; |mic1|PC[2]                                                                                                           ; padio            ;
; |mic1|PC[1]                                                                                                              ; |mic1|PC[1]                                                                                                           ; padio            ;
; |mic1|PC[0]                                                                                                              ; |mic1|PC[0]                                                                                                           ; padio            ;
; |mic1|PROG_MEM_IN[6]                                                                                                     ; |mic1|PROG_MEM_IN[6]                                                                                                  ; padio            ;
; |mic1|PROG_MEM_IN[5]                                                                                                     ; |mic1|PROG_MEM_IN[5]                                                                                                  ; padio            ;
; |mic1|PROG_MEM_IN[4]                                                                                                     ; |mic1|PROG_MEM_IN[4]                                                                                                  ; padio            ;
; |mic1|PROG_MEM_IN[3]                                                                                                     ; |mic1|PROG_MEM_IN[3]                                                                                                  ; padio            ;
; |mic1|PROG_MEM_IN[2]                                                                                                     ; |mic1|PROG_MEM_IN[2]                                                                                                  ; padio            ;
; |mic1|PROG_MEM_IN[1]                                                                                                     ; |mic1|PROG_MEM_IN[1]                                                                                                  ; padio            ;
; |mic1|PROG_MEM_IN[0]                                                                                                     ; |mic1|PROG_MEM_IN[0]                                                                                                  ; padio            ;
; |mic1|CLOCK                                                                                                              ; |mic1|CLOCK~corein                                                                                                    ; combout          ;
; |mic1|CLOCK~clkctrl                                                                                                      ; |mic1|CLOCK~clkctrl                                                                                                   ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|inst12~clkctrl                                           ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|inst12~clkctrl                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|inst12~clkctrl                                      ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|inst12~clkctrl                                           ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|inst12~clkctrl                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~feeder                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8~feeder                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~feeder                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~feeder                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20~feeder                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20~feeder                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                           ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                        ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5~feeder                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5~feeder                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8~feeder                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8~feeder                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~feeder                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12~feeder                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12~feeder                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12~feeder                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16~feeder                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16~feeder                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24~feeder                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24~feeder                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~feeder                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24~feeder                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20~feeder                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst20~feeder                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst5~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst5~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst|inst5~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|inst14~feeder                                                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|inst14~feeder                                                           ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                           ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                        ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                           ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                        ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                           ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8~feeder                        ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5~feeder                           ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5~feeder                        ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst~feeder                         ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                      ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[2]    ; portadataout2    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[17]   ; portadataout3    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[19]   ; portadataout5    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[22]   ; portadataout7    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a3 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[3]    ; portadataout0    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a3 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[30]   ; portadataout3    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a3 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[32]   ; portadataout5    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a3 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[33]   ; portadataout6    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a3 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[34]   ; portadataout7    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a3 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[35]   ; portadataout8    ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~0                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~0                          ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8~0                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8~0                          ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~0                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~0                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~0                         ; combout          ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[7]                                 ; portadataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[7]                                 ; portbdataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[15]                                ; portbdataout1    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[23]                                ; portbdataout2    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[31]                                ; portbdataout3    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[6]                                 ; portbdataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[14]                                ; portbdataout1    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[22]                                ; portbdataout2    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[30]                                ; portbdataout3    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[5]                                 ; portbdataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[13]                                ; portbdataout1    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[21]                                ; portbdataout2    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[29]                                ; portbdataout3    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a4                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[4]                                 ; portbdataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a4                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[12]                                ; portbdataout1    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a4                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[20]                                ; portbdataout2    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a4                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[28]                                ; portbdataout3    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a3                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[3]                                 ; portbdataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a3                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[11]                                ; portbdataout1    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a3                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[19]                                ; portbdataout2    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a3                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[27]                                ; portbdataout3    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a2                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[2]                                 ; portbdataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a2                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[10]                                ; portbdataout1    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a2                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[18]                                ; portbdataout2    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a2                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[26]                                ; portbdataout3    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a1                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[1]                                 ; portbdataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a1                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[9]                                 ; portbdataout1    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a1                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[17]                                ; portbdataout2    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a1                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[25]                                ; portbdataout3    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a0                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[0]                                 ; portbdataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a0                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[8]                                 ; portbdataout1    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a0                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[16]                                ; portbdataout2    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a0                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[24]                                ; portbdataout3    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[7]    ; portadataout0    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[8]    ; portadataout1    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[10]   ; portadataout3    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[11]   ; portadataout4    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[12]   ; portadataout5    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[13]   ; portadataout6    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[14]   ; portadataout7    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[5]    ; portadataout1    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[6]    ; portadataout2    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[24]   ; portadataout3    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[25]   ; portadataout4    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[29]   ; portadataout8    ;
; |mic1|CONTROL_UNIT:inst1|inst3                                                                                           ; |mic1|CONTROL_UNIT:inst1|inst3                                                                                        ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~2                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~2                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~3                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~3                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~4                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~4                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~5                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~5                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst3|inst5                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst3|inst5                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~6                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~6                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~7                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~7                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~8                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~8                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~9                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~9                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~10                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~10                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~11                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~11                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~12                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~12                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[25]~13                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[25]~13                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[25]~14                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[25]~14                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[25]~15                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[25]~15                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[25]~16                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[25]~16                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~0            ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~0         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[26]~17                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[26]~17                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[26]~18                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[26]~18                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[26]~19                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[26]~19                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[26]~20                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[26]~20                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[27]~21                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[27]~21                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[27]~22                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[27]~22                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[27]~23                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[27]~23                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[27]~24                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[27]~24                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[28]~25                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[28]~25                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[28]~26                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[28]~26                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[28]~27                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[28]~27                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[28]~28                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[28]~28                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[29]~29                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[29]~29                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[29]~30                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[29]~30                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[29]~31                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[29]~31                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[29]~32                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[29]~32                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[30]~33                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[30]~33                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[30]~34                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[30]~34                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[30]~35                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[30]~35                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[30]~36                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[30]~36                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[31]~37                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[31]~37                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[31]~38                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[31]~38                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[31]~39                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[31]~39                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[31]~40                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[31]~40                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[16]~41                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[16]~41                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[16]~42                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[16]~42                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[16]~43                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[16]~43                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[16]~44                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[16]~44                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[17]~45                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[17]~45                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[17]~46                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[17]~46                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[17]~47                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[17]~47                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[17]~48                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[17]~48                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[18]~49                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[18]~49                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[18]~50                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[18]~50                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[18]~51                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[18]~51                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[18]~52                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[18]~52                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[19]~53                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[19]~53                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[19]~54                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[19]~54                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[19]~55                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[19]~55                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[19]~56                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[19]~56                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[20]~57                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[20]~57                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[20]~58                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[20]~58                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[20]~59                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[20]~59                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[20]~60                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[20]~60                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[21]~61                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[21]~61                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[21]~62                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[21]~62                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[21]~63                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[21]~63                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[21]~64                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[21]~64                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[22]~65                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[22]~65                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[22]~66                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[22]~66                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[22]~67                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[22]~67                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[22]~68                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[22]~68                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[23]~69                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[23]~69                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[23]~70                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[23]~70                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[23]~71                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[23]~71                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[23]~72                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[23]~72                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[8]~73                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[8]~73                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[8]~74                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[8]~74                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[8]~75                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[8]~75                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[8]~76                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[8]~76                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[9]~77                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[9]~77                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[9]~78                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[9]~78                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[9]~79                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[9]~79                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[9]~80                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[9]~80                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[10]~81                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[10]~81                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[10]~82                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[10]~82                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[10]~83                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[10]~83                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[10]~84                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[10]~84                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[11]~85                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[11]~85                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[11]~86                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[11]~86                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[11]~87                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[11]~87                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[11]~88                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[11]~88                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[12]~89                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[12]~89                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[12]~90                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[12]~90                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[12]~91                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[12]~91                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[12]~92                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[12]~92                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[13]~93                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[13]~93                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[13]~94                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[13]~94                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[13]~95                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[13]~95                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[13]~96                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[13]~96                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[14]~97                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[14]~97                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[14]~98                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[14]~98                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[14]~99                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[14]~99                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[14]~100                                                                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[14]~100                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[15]~101                                                                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[15]~101                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[15]~102                                                                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[15]~102                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[15]~103                                                                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[15]~103                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[15]~104                                                                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[15]~104                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst43                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst43                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst8                                   ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst8                                ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~105                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~105                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~106                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~106                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~107                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~107                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~108                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~108                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~109                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~109                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[6]~111                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[6]~111                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[6]~112                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[6]~112                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[6]~113                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[6]~113                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[5]~116                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[5]~116                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[5]~117                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[5]~117                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[5]~118                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[5]~118                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[4]~122                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[4]~122                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[4]~123                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[4]~123                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[3]~127                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[3]~127                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[3]~128                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[3]~128                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[2]~132                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[2]~132                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[2]~133                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[2]~133                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[1]~137                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[1]~137                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[1]~138                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[1]~138                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[0]~142                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[0]~142                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[0]~143                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[0]~143                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0      ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0   ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~1            ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~1         ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[30]~1                                                                        ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[30]~1                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[30]                                                                          ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[30]                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[26]~4                                                                        ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[26]~4                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[25]~5                                                                        ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[25]~5                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~0                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~0                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~1                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~1                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[24]~6                                                                        ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[24]~6                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~0                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~0                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~1                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~1                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[21]~9                                                                        ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[21]~9                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst5                                                                        ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst5                                                                     ; regout           ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst~0                                                                       ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst~0                                                                    ; combout          ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst                                                                         ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst                                                                      ; combout          ;
; |mic1|CONTROL_UNIT:inst1|inst4[7]                                                                                        ; |mic1|CONTROL_UNIT:inst1|inst4[7]                                                                                     ; regout           ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[7]                                                                     ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[7]                                                                  ; combout          ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[6]                                                                     ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[6]                                                                  ; combout          ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[5]                                                                     ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[5]                                                                  ; combout          ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[3]                                                                     ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[3]                                                                  ; combout          ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[2]                                                                     ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[2]                                                                  ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|inst13                                                                     ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|inst13                                                                  ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[30]~0                                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[30]~0                                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst12                                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst12                                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|inst12                                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|inst12                                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|inst12                                                   ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|inst12                                                ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|inst12                                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|inst12                                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|inst12                                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|inst12                                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|inst12                                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|inst12                                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|inst12                                                   ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|inst12                                                ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst14~3                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst14~3                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2      ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2   ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATA_MEM_write_enable                                                                                              ; |mic1|DATA_MEM_write_enable                                                                                           ; padio            ;
; |mic1|C_BUS[30]                                                                                                          ; |mic1|C_BUS[30]                                                                                                       ; padio            ;
; |mic1|C_BUS[22]                                                                                                          ; |mic1|C_BUS[22]                                                                                                       ; padio            ;
; |mic1|C_BUS[21]                                                                                                          ; |mic1|C_BUS[21]                                                                                                       ; padio            ;
; |mic1|C_BUS[20]                                                                                                          ; |mic1|C_BUS[20]                                                                                                       ; padio            ;
; |mic1|C_BUS[18]                                                                                                          ; |mic1|C_BUS[18]                                                                                                       ; padio            ;
; |mic1|C_BUS[16]                                                                                                          ; |mic1|C_BUS[16]                                                                                                       ; padio            ;
; |mic1|DATA_MEM_ADDR[31]                                                                                                  ; |mic1|DATA_MEM_ADDR[31]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[30]                                                                                                  ; |mic1|DATA_MEM_ADDR[30]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[29]                                                                                                  ; |mic1|DATA_MEM_ADDR[29]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[28]                                                                                                  ; |mic1|DATA_MEM_ADDR[28]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[27]                                                                                                  ; |mic1|DATA_MEM_ADDR[27]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[26]                                                                                                  ; |mic1|DATA_MEM_ADDR[26]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[25]                                                                                                  ; |mic1|DATA_MEM_ADDR[25]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[24]                                                                                                  ; |mic1|DATA_MEM_ADDR[24]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[23]                                                                                                  ; |mic1|DATA_MEM_ADDR[23]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[22]                                                                                                  ; |mic1|DATA_MEM_ADDR[22]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[21]                                                                                                  ; |mic1|DATA_MEM_ADDR[21]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[20]                                                                                                  ; |mic1|DATA_MEM_ADDR[20]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[19]                                                                                                  ; |mic1|DATA_MEM_ADDR[19]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[18]                                                                                                  ; |mic1|DATA_MEM_ADDR[18]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[17]                                                                                                  ; |mic1|DATA_MEM_ADDR[17]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[16]                                                                                                  ; |mic1|DATA_MEM_ADDR[16]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[15]                                                                                                  ; |mic1|DATA_MEM_ADDR[15]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[14]                                                                                                  ; |mic1|DATA_MEM_ADDR[14]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[13]                                                                                                  ; |mic1|DATA_MEM_ADDR[13]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[12]                                                                                                  ; |mic1|DATA_MEM_ADDR[12]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[11]                                                                                                  ; |mic1|DATA_MEM_ADDR[11]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[10]                                                                                                  ; |mic1|DATA_MEM_ADDR[10]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[9]                                                                                                   ; |mic1|DATA_MEM_ADDR[9]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[8]                                                                                                   ; |mic1|DATA_MEM_ADDR[8]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[7]                                                                                                   ; |mic1|DATA_MEM_ADDR[7]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[6]                                                                                                   ; |mic1|DATA_MEM_ADDR[6]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[5]                                                                                                   ; |mic1|DATA_MEM_ADDR[5]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[4]                                                                                                   ; |mic1|DATA_MEM_ADDR[4]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[3]                                                                                                   ; |mic1|DATA_MEM_ADDR[3]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[2]                                                                                                   ; |mic1|DATA_MEM_ADDR[2]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[1]                                                                                                   ; |mic1|DATA_MEM_ADDR[1]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[0]                                                                                                   ; |mic1|DATA_MEM_ADDR[0]                                                                                                ; padio            ;
; |mic1|DATA_MEM_IN[31]                                                                                                    ; |mic1|DATA_MEM_IN[31]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[30]                                                                                                    ; |mic1|DATA_MEM_IN[30]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[29]                                                                                                    ; |mic1|DATA_MEM_IN[29]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[28]                                                                                                    ; |mic1|DATA_MEM_IN[28]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[27]                                                                                                    ; |mic1|DATA_MEM_IN[27]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[26]                                                                                                    ; |mic1|DATA_MEM_IN[26]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[25]                                                                                                    ; |mic1|DATA_MEM_IN[25]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[24]                                                                                                    ; |mic1|DATA_MEM_IN[24]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[23]                                                                                                    ; |mic1|DATA_MEM_IN[23]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[22]                                                                                                    ; |mic1|DATA_MEM_IN[22]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[21]                                                                                                    ; |mic1|DATA_MEM_IN[21]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[20]                                                                                                    ; |mic1|DATA_MEM_IN[20]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[19]                                                                                                    ; |mic1|DATA_MEM_IN[19]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[18]                                                                                                    ; |mic1|DATA_MEM_IN[18]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[17]                                                                                                    ; |mic1|DATA_MEM_IN[17]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[16]                                                                                                    ; |mic1|DATA_MEM_IN[16]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[15]                                                                                                    ; |mic1|DATA_MEM_IN[15]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[14]                                                                                                    ; |mic1|DATA_MEM_IN[14]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[13]                                                                                                    ; |mic1|DATA_MEM_IN[13]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[12]                                                                                                    ; |mic1|DATA_MEM_IN[12]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[11]                                                                                                    ; |mic1|DATA_MEM_IN[11]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[10]                                                                                                    ; |mic1|DATA_MEM_IN[10]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[9]                                                                                                     ; |mic1|DATA_MEM_IN[9]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[8]                                                                                                     ; |mic1|DATA_MEM_IN[8]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[7]                                                                                                     ; |mic1|DATA_MEM_IN[7]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[6]                                                                                                     ; |mic1|DATA_MEM_IN[6]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[5]                                                                                                     ; |mic1|DATA_MEM_IN[5]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[4]                                                                                                     ; |mic1|DATA_MEM_IN[4]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[3]                                                                                                     ; |mic1|DATA_MEM_IN[3]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[2]                                                                                                     ; |mic1|DATA_MEM_IN[2]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[1]                                                                                                     ; |mic1|DATA_MEM_IN[1]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[0]                                                                                                     ; |mic1|DATA_MEM_IN[0]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_OUT[31]                                                                                                   ; |mic1|DATA_MEM_OUT[31]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[30]                                                                                                   ; |mic1|DATA_MEM_OUT[30]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[29]                                                                                                   ; |mic1|DATA_MEM_OUT[29]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[28]                                                                                                   ; |mic1|DATA_MEM_OUT[28]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[27]                                                                                                   ; |mic1|DATA_MEM_OUT[27]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[26]                                                                                                   ; |mic1|DATA_MEM_OUT[26]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[25]                                                                                                   ; |mic1|DATA_MEM_OUT[25]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[24]                                                                                                   ; |mic1|DATA_MEM_OUT[24]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[23]                                                                                                   ; |mic1|DATA_MEM_OUT[23]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[22]                                                                                                   ; |mic1|DATA_MEM_OUT[22]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[21]                                                                                                   ; |mic1|DATA_MEM_OUT[21]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[20]                                                                                                   ; |mic1|DATA_MEM_OUT[20]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[19]                                                                                                   ; |mic1|DATA_MEM_OUT[19]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[18]                                                                                                   ; |mic1|DATA_MEM_OUT[18]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[17]                                                                                                   ; |mic1|DATA_MEM_OUT[17]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[16]                                                                                                   ; |mic1|DATA_MEM_OUT[16]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[15]                                                                                                   ; |mic1|DATA_MEM_OUT[15]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[14]                                                                                                   ; |mic1|DATA_MEM_OUT[14]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[13]                                                                                                   ; |mic1|DATA_MEM_OUT[13]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[12]                                                                                                   ; |mic1|DATA_MEM_OUT[12]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[11]                                                                                                   ; |mic1|DATA_MEM_OUT[11]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[10]                                                                                                   ; |mic1|DATA_MEM_OUT[10]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[9]                                                                                                    ; |mic1|DATA_MEM_OUT[9]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[8]                                                                                                    ; |mic1|DATA_MEM_OUT[8]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[7]                                                                                                    ; |mic1|DATA_MEM_OUT[7]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[6]                                                                                                    ; |mic1|DATA_MEM_OUT[6]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[5]                                                                                                    ; |mic1|DATA_MEM_OUT[5]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[4]                                                                                                    ; |mic1|DATA_MEM_OUT[4]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[3]                                                                                                    ; |mic1|DATA_MEM_OUT[3]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[2]                                                                                                    ; |mic1|DATA_MEM_OUT[2]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[1]                                                                                                    ; |mic1|DATA_MEM_OUT[1]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[0]                                                                                                    ; |mic1|DATA_MEM_OUT[0]                                                                                                 ; padio            ;
; |mic1|MBR_OUT[7]                                                                                                         ; |mic1|MBR_OUT[7]                                                                                                      ; padio            ;
; |mic1|MIR[35]                                                                                                            ; |mic1|MIR[35]                                                                                                         ; padio            ;
; |mic1|MIR[34]                                                                                                            ; |mic1|MIR[34]                                                                                                         ; padio            ;
; |mic1|MIR[33]                                                                                                            ; |mic1|MIR[33]                                                                                                         ; padio            ;
; |mic1|MIR[32]                                                                                                            ; |mic1|MIR[32]                                                                                                         ; padio            ;
; |mic1|MIR[30]                                                                                                            ; |mic1|MIR[30]                                                                                                         ; padio            ;
; |mic1|MIR[29]                                                                                                            ; |mic1|MIR[29]                                                                                                         ; padio            ;
; |mic1|MIR[25]                                                                                                            ; |mic1|MIR[25]                                                                                                         ; padio            ;
; |mic1|MIR[24]                                                                                                            ; |mic1|MIR[24]                                                                                                         ; padio            ;
; |mic1|MIR[22]                                                                                                            ; |mic1|MIR[22]                                                                                                         ; padio            ;
; |mic1|MIR[19]                                                                                                            ; |mic1|MIR[19]                                                                                                         ; padio            ;
; |mic1|MIR[17]                                                                                                            ; |mic1|MIR[17]                                                                                                         ; padio            ;
; |mic1|MIR[14]                                                                                                            ; |mic1|MIR[14]                                                                                                         ; padio            ;
; |mic1|MIR[13]                                                                                                            ; |mic1|MIR[13]                                                                                                         ; padio            ;
; |mic1|MIR[12]                                                                                                            ; |mic1|MIR[12]                                                                                                         ; padio            ;
; |mic1|MIR[11]                                                                                                            ; |mic1|MIR[11]                                                                                                         ; padio            ;
; |mic1|MIR[10]                                                                                                            ; |mic1|MIR[10]                                                                                                         ; padio            ;
; |mic1|MIR[8]                                                                                                             ; |mic1|MIR[8]                                                                                                          ; padio            ;
; |mic1|MIR[7]                                                                                                             ; |mic1|MIR[7]                                                                                                          ; padio            ;
; |mic1|MIR[6]                                                                                                             ; |mic1|MIR[6]                                                                                                          ; padio            ;
; |mic1|MIR[5]                                                                                                             ; |mic1|MIR[5]                                                                                                          ; padio            ;
; |mic1|MIR[3]                                                                                                             ; |mic1|MIR[3]                                                                                                          ; padio            ;
; |mic1|MIR[2]                                                                                                             ; |mic1|MIR[2]                                                                                                          ; padio            ;
; |mic1|MPC[8]                                                                                                             ; |mic1|MPC[8]                                                                                                          ; padio            ;
; |mic1|MPC[7]                                                                                                             ; |mic1|MPC[7]                                                                                                          ; padio            ;
; |mic1|MPC[6]                                                                                                             ; |mic1|MPC[6]                                                                                                          ; padio            ;
; |mic1|MPC[5]                                                                                                             ; |mic1|MPC[5]                                                                                                          ; padio            ;
; |mic1|MPC[3]                                                                                                             ; |mic1|MPC[3]                                                                                                          ; padio            ;
; |mic1|MPC[2]                                                                                                             ; |mic1|MPC[2]                                                                                                          ; padio            ;
; |mic1|PC[31]                                                                                                             ; |mic1|PC[31]                                                                                                          ; padio            ;
; |mic1|PC[30]                                                                                                             ; |mic1|PC[30]                                                                                                          ; padio            ;
; |mic1|PC[29]                                                                                                             ; |mic1|PC[29]                                                                                                          ; padio            ;
; |mic1|PC[28]                                                                                                             ; |mic1|PC[28]                                                                                                          ; padio            ;
; |mic1|PC[27]                                                                                                             ; |mic1|PC[27]                                                                                                          ; padio            ;
; |mic1|PC[26]                                                                                                             ; |mic1|PC[26]                                                                                                          ; padio            ;
; |mic1|PC[25]                                                                                                             ; |mic1|PC[25]                                                                                                          ; padio            ;
; |mic1|PC[24]                                                                                                             ; |mic1|PC[24]                                                                                                          ; padio            ;
; |mic1|PC[23]                                                                                                             ; |mic1|PC[23]                                                                                                          ; padio            ;
; |mic1|PC[22]                                                                                                             ; |mic1|PC[22]                                                                                                          ; padio            ;
; |mic1|PC[21]                                                                                                             ; |mic1|PC[21]                                                                                                          ; padio            ;
; |mic1|PC[20]                                                                                                             ; |mic1|PC[20]                                                                                                          ; padio            ;
; |mic1|PC[19]                                                                                                             ; |mic1|PC[19]                                                                                                          ; padio            ;
; |mic1|PC[18]                                                                                                             ; |mic1|PC[18]                                                                                                          ; padio            ;
; |mic1|PC[17]                                                                                                             ; |mic1|PC[17]                                                                                                          ; padio            ;
; |mic1|PC[16]                                                                                                             ; |mic1|PC[16]                                                                                                          ; padio            ;
; |mic1|PC[15]                                                                                                             ; |mic1|PC[15]                                                                                                          ; padio            ;
; |mic1|PC[14]                                                                                                             ; |mic1|PC[14]                                                                                                          ; padio            ;
; |mic1|PC[13]                                                                                                             ; |mic1|PC[13]                                                                                                          ; padio            ;
; |mic1|PC[12]                                                                                                             ; |mic1|PC[12]                                                                                                          ; padio            ;
; |mic1|PC[11]                                                                                                             ; |mic1|PC[11]                                                                                                          ; padio            ;
; |mic1|PC[10]                                                                                                             ; |mic1|PC[10]                                                                                                          ; padio            ;
; |mic1|PC[9]                                                                                                              ; |mic1|PC[9]                                                                                                           ; padio            ;
; |mic1|PC[8]                                                                                                              ; |mic1|PC[8]                                                                                                           ; padio            ;
; |mic1|PC[7]                                                                                                              ; |mic1|PC[7]                                                                                                           ; padio            ;
; |mic1|PC[6]                                                                                                              ; |mic1|PC[6]                                                                                                           ; padio            ;
; |mic1|PC[5]                                                                                                              ; |mic1|PC[5]                                                                                                           ; padio            ;
; |mic1|PROG_MEM_IN[7]                                                                                                     ; |mic1|PROG_MEM_IN[7]                                                                                                  ; padio            ;
; |mic1|LOADN                                                                                                              ; |mic1|LOADN~corein                                                                                                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|inst12~clkctrl                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|inst12~clkctrl                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|inst12~clkctrl                                       ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|inst12~clkctrl                                           ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|inst12~clkctrl                                           ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|inst12~clkctrl                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst12~clkctrl                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst12~clkctrl                                      ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|inst12~clkctrl                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |mic1|LOADN~clkctrl                                                                                                      ; |mic1|LOADN~clkctrl                                                                                                   ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst~feeder                           ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst~feeder                        ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst~feeder                           ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst~feeder                        ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28~feeder                      ; combout          ;
; |mic1|CONTROL_UNIT:inst1|inst3~feeder                                                                                    ; |mic1|CONTROL_UNIT:inst1|inst3~feeder                                                                                 ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|inst13~feeder                                                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|inst13~feeder                                                           ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                      ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                ; Output Port Name                                                                                                      ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[2]    ; portadataout2    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[17]   ; portadataout3    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[19]   ; portadataout5    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a0 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[22]   ; portadataout7    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a3 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[3]    ; portadataout0    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a3 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[30]   ; portadataout3    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a3 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[31]   ; portadataout4    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a3 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[32]   ; portadataout5    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a3 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[33]   ; portadataout6    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a3 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[34]   ; portadataout7    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a3 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[35]   ; portadataout8    ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                           ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~0                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~0                          ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8~0                             ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8~0                          ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~0                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~0                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~0                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~0                         ; combout          ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_a[7]                                 ; portadataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[7]                                 ; portbdataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[15]                                ; portbdataout1    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[23]                                ; portbdataout2    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a7                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[31]                                ; portbdataout3    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[6]                                 ; portbdataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[14]                                ; portbdataout1    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[22]                                ; portbdataout2    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a6                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[30]                                ; portbdataout3    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[5]                                 ; portbdataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[13]                                ; portbdataout1    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[21]                                ; portbdataout2    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a5                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[29]                                ; portbdataout3    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a4                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[4]                                 ; portbdataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a4                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[12]                                ; portbdataout1    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a4                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[20]                                ; portbdataout2    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a4                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[28]                                ; portbdataout3    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a3                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[3]                                 ; portbdataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a3                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[11]                                ; portbdataout1    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a3                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[19]                                ; portbdataout2    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a3                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[27]                                ; portbdataout3    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a2                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[2]                                 ; portbdataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a2                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[10]                                ; portbdataout1    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a2                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[18]                                ; portbdataout2    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a2                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[26]                                ; portbdataout3    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a1                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[1]                                 ; portbdataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a1                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[9]                                 ; portbdataout1    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a1                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[17]                                ; portbdataout2    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a1                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[25]                                ; portbdataout3    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a0                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[0]                                 ; portbdataout0    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a0                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[8]                                 ; portbdataout1    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a0                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[16]                                ; portbdataout2    ;
; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|ram_block1a0                              ; |mic1|RAM:inst2|altsyncram:altsyncram_component|altsyncram_uab2:auto_generated|q_b[24]                                ; portbdataout3    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[7]    ; portadataout0    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[8]    ; portadataout1    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[10]   ; portadataout3    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[11]   ; portadataout4    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[12]   ; portadataout5    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[13]   ; portadataout6    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a7 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[14]   ; portadataout7    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[5]    ; portadataout1    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[6]    ; portadataout2    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[24]   ; portadataout3    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[25]   ; portadataout4    ;
; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|ram_block1a4 ; |mic1|CONTROL_UNIT:inst1|CONTROL_STORE:inst5|altsyncram:altsyncram_component|altsyncram_d581:auto_generated|q_a[29]   ; portadataout8    ;
; |mic1|CONTROL_UNIT:inst1|inst3                                                                                           ; |mic1|CONTROL_UNIT:inst1|inst3                                                                                        ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~2                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~2                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~3                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~3                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~4                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~4                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~5                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~5                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst3|inst5                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst3|REGISTER8bit:inst3|inst5                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~6                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~6                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~7                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~7                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~8                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~8                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~9                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~9                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~10                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~10                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~11                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~11                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~12                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[24]~12                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[25]~13                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[25]~13                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[25]~14                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[25]~14                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[25]~15                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[25]~15                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[25]~16                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[25]~16                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~0            ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~0         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[26]~17                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[26]~17                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[26]~18                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[26]~18                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[26]~19                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[26]~19                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[26]~20                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[26]~20                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[27]~21                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[27]~21                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[27]~22                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[27]~22                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[27]~23                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[27]~23                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[27]~24                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[27]~24                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[28]~25                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[28]~25                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[28]~26                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[28]~26                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[28]~27                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[28]~27                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[28]~28                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[28]~28                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[29]~29                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[29]~29                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[29]~30                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[29]~30                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[29]~31                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[29]~31                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[29]~32                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[29]~32                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[30]~33                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[30]~33                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[30]~34                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[30]~34                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[30]~35                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[30]~35                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[30]~36                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[30]~36                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[31]~37                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[31]~37                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[31]~38                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[31]~38                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst3|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[31]~39                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[31]~39                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst3|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[31]~40                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[31]~40                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[16]~41                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[16]~41                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[16]~42                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[16]~42                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[16]~43                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[16]~43                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[16]~44                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[16]~44                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[17]~45                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[17]~45                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[17]~46                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[17]~46                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[17]~47                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[17]~47                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[17]~48                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[17]~48                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[18]~49                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[18]~49                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[18]~50                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[18]~50                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[18]~51                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[18]~51                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[18]~52                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[18]~52                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[19]~53                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[19]~53                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[19]~54                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[19]~54                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[19]~55                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[19]~55                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[19]~56                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[19]~56                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[20]~57                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[20]~57                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[20]~58                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[20]~58                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[20]~59                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[20]~59                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[20]~60                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[20]~60                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[21]~61                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[21]~61                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[21]~62                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[21]~62                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[21]~63                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[21]~63                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[21]~64                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[21]~64                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[22]~65                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[22]~65                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[22]~66                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[22]~66                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[22]~67                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[22]~67                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[22]~68                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[22]~68                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[23]~69                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[23]~69                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[23]~70                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[23]~70                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[23]~71                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[23]~71                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[23]~72                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[23]~72                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[8]~73                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[8]~73                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[8]~74                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[8]~74                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[8]~75                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[8]~75                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[8]~76                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[8]~76                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[9]~77                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[9]~77                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[9]~78                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[9]~78                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[9]~79                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[9]~79                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[9]~80                                                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[9]~80                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[10]~81                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[10]~81                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[10]~82                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[10]~82                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[10]~83                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[10]~83                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[10]~84                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[10]~84                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[11]~85                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[11]~85                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[11]~86                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[11]~86                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[11]~87                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[11]~87                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[11]~88                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[11]~88                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[12]~89                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[12]~89                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[12]~90                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[12]~90                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[12]~91                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[12]~91                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[12]~92                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[12]~92                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[13]~93                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[13]~93                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[13]~94                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[13]~94                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[13]~95                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[13]~95                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[13]~96                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[13]~96                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[14]~97                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[14]~97                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[14]~98                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[14]~98                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[14]~99                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[14]~99                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[14]~100                                                                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[14]~100                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst43                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst43                              ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[15]~101                                                                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[15]~101                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[15]~102                                                                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[15]~102                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst1|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[15]~103                                                                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[15]~103                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst1|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[15]~104                                                                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[15]~104                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst43                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst43                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst8                                   ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|inst8                                ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~105                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~105                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~106                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~106                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~107                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~107                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~108                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~108                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~109                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[7]~109                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MBR:inst5|REGISTER32bit:inst|REGISTER8bit:inst|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst43                                ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst43                             ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[6]~111                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[6]~111                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[6]~112                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[6]~112                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[6]~113                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[6]~113                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[5]~116                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[5]~116                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[5]~117                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[5]~117                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[5]~118                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[5]~118                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[4]~122                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[4]~122                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[4]~123                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[4]~123                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst5|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                               ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                            ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[3]~127                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[3]~127                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[3]~128                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[3]~128                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst4|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[2]~132                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[2]~132                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[2]~133                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[2]~133                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst3|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[1]~137                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[1]~137                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[1]~138                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[1]~138                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst8                                 ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst2|inst8                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |mic1|DATAPATH:inst4|BANK_REG:inst1|H:inst10|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst8                                  ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst|inst8                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst|inst                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[0]~142                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[0]~142                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[0]~143                                                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OUT_B[0]~143                                                                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0      ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0   ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor3:inst9|1~0  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor3:inst9|1~0 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~1            ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|FullAdder_1bit:inst|inst~1         ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[30]~1                                                                        ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[30]~1                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[30]                                                                          ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[30]                                                                       ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~0                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~0                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~1                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|inst14~1                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[26]~4                                                                        ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[26]~4                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[25]~5                                                                        ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[25]~5                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~0                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~0                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~1                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|inst14~1                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[24]~6                                                                        ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[24]~6                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~0                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~0                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~1                               ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|inst14~1                            ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[21]~9                                                                        ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|inst1[21]~9                                                                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst5                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst8                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst12                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst16                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst20                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst24                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                                ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst1|inst28                             ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst28                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst24                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst20                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst16                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst12                              ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst8                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst5                               ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst                                   ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst|inst                                ; regout           ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst5                                                                        ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst5                                                                     ; regout           ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst~0                                                                       ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst~0                                                                    ; combout          ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst                                                                         ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst                                                                      ; combout          ;
; |mic1|CONTROL_UNIT:inst1|inst4[7]                                                                                        ; |mic1|CONTROL_UNIT:inst1|inst4[7]                                                                                     ; regout           ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[7]                                                                     ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[7]                                                                  ; combout          ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[6]                                                                     ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[6]                                                                  ; combout          ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[5]                                                                     ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[5]                                                                  ; combout          ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[4]                                                                     ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[4]                                                                  ; combout          ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[3]                                                                     ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[3]                                                                  ; combout          ;
; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[2]                                                                     ; |mic1|CONTROL_UNIT:inst1|MPC_GENERATOR:inst|inst3[2]                                                                  ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|inst13                                                                     ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|inst13                                                                  ; regout           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[30]~0                                            ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst9[30]~0                                         ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst12                                                 ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst12                                              ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|inst12                                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|inst12                                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|inst12                                                   ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|inst12                                                ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|inst12                                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|inst12                                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|inst12                                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|inst12                                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|inst12                                                  ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|inst12                                               ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|inst12                                                   ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|inst12                                                ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst14~3                              ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst8|inst14~3                           ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst4|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst3|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst7|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst6|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst5|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst4|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst3|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2     ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst2|FullAdder_1bit:inst|xor4:inst8|3~2  ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2      ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst|ULA_1bit:inst|FullAdder_1bit:inst|xor4:inst8|3~2   ; combout          ;
; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2    ; |mic1|DATAPATH:inst4|SHIFTER_ULA:inst|ULA_32bit:inst|ULA_8bit:inst1|ULA_1bit:inst8|FullAdder_1bit:inst|xor4:inst8|3~2 ; combout          ;
; |mic1|DATA_MEM_write_enable                                                                                              ; |mic1|DATA_MEM_write_enable                                                                                           ; padio            ;
; |mic1|C_BUS[30]                                                                                                          ; |mic1|C_BUS[30]                                                                                                       ; padio            ;
; |mic1|C_BUS[22]                                                                                                          ; |mic1|C_BUS[22]                                                                                                       ; padio            ;
; |mic1|C_BUS[21]                                                                                                          ; |mic1|C_BUS[21]                                                                                                       ; padio            ;
; |mic1|C_BUS[20]                                                                                                          ; |mic1|C_BUS[20]                                                                                                       ; padio            ;
; |mic1|C_BUS[18]                                                                                                          ; |mic1|C_BUS[18]                                                                                                       ; padio            ;
; |mic1|C_BUS[16]                                                                                                          ; |mic1|C_BUS[16]                                                                                                       ; padio            ;
; |mic1|DATA_MEM_ADDR[31]                                                                                                  ; |mic1|DATA_MEM_ADDR[31]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[30]                                                                                                  ; |mic1|DATA_MEM_ADDR[30]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[29]                                                                                                  ; |mic1|DATA_MEM_ADDR[29]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[28]                                                                                                  ; |mic1|DATA_MEM_ADDR[28]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[27]                                                                                                  ; |mic1|DATA_MEM_ADDR[27]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[26]                                                                                                  ; |mic1|DATA_MEM_ADDR[26]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[25]                                                                                                  ; |mic1|DATA_MEM_ADDR[25]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[24]                                                                                                  ; |mic1|DATA_MEM_ADDR[24]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[23]                                                                                                  ; |mic1|DATA_MEM_ADDR[23]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[22]                                                                                                  ; |mic1|DATA_MEM_ADDR[22]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[21]                                                                                                  ; |mic1|DATA_MEM_ADDR[21]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[20]                                                                                                  ; |mic1|DATA_MEM_ADDR[20]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[19]                                                                                                  ; |mic1|DATA_MEM_ADDR[19]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[18]                                                                                                  ; |mic1|DATA_MEM_ADDR[18]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[17]                                                                                                  ; |mic1|DATA_MEM_ADDR[17]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[16]                                                                                                  ; |mic1|DATA_MEM_ADDR[16]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[15]                                                                                                  ; |mic1|DATA_MEM_ADDR[15]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[14]                                                                                                  ; |mic1|DATA_MEM_ADDR[14]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[13]                                                                                                  ; |mic1|DATA_MEM_ADDR[13]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[12]                                                                                                  ; |mic1|DATA_MEM_ADDR[12]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[11]                                                                                                  ; |mic1|DATA_MEM_ADDR[11]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[10]                                                                                                  ; |mic1|DATA_MEM_ADDR[10]                                                                                               ; padio            ;
; |mic1|DATA_MEM_ADDR[9]                                                                                                   ; |mic1|DATA_MEM_ADDR[9]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[8]                                                                                                   ; |mic1|DATA_MEM_ADDR[8]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[7]                                                                                                   ; |mic1|DATA_MEM_ADDR[7]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[6]                                                                                                   ; |mic1|DATA_MEM_ADDR[6]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[5]                                                                                                   ; |mic1|DATA_MEM_ADDR[5]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[4]                                                                                                   ; |mic1|DATA_MEM_ADDR[4]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[3]                                                                                                   ; |mic1|DATA_MEM_ADDR[3]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[2]                                                                                                   ; |mic1|DATA_MEM_ADDR[2]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[1]                                                                                                   ; |mic1|DATA_MEM_ADDR[1]                                                                                                ; padio            ;
; |mic1|DATA_MEM_ADDR[0]                                                                                                   ; |mic1|DATA_MEM_ADDR[0]                                                                                                ; padio            ;
; |mic1|DATA_MEM_IN[31]                                                                                                    ; |mic1|DATA_MEM_IN[31]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[30]                                                                                                    ; |mic1|DATA_MEM_IN[30]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[29]                                                                                                    ; |mic1|DATA_MEM_IN[29]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[28]                                                                                                    ; |mic1|DATA_MEM_IN[28]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[27]                                                                                                    ; |mic1|DATA_MEM_IN[27]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[26]                                                                                                    ; |mic1|DATA_MEM_IN[26]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[25]                                                                                                    ; |mic1|DATA_MEM_IN[25]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[24]                                                                                                    ; |mic1|DATA_MEM_IN[24]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[23]                                                                                                    ; |mic1|DATA_MEM_IN[23]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[22]                                                                                                    ; |mic1|DATA_MEM_IN[22]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[21]                                                                                                    ; |mic1|DATA_MEM_IN[21]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[20]                                                                                                    ; |mic1|DATA_MEM_IN[20]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[19]                                                                                                    ; |mic1|DATA_MEM_IN[19]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[18]                                                                                                    ; |mic1|DATA_MEM_IN[18]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[17]                                                                                                    ; |mic1|DATA_MEM_IN[17]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[16]                                                                                                    ; |mic1|DATA_MEM_IN[16]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[15]                                                                                                    ; |mic1|DATA_MEM_IN[15]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[14]                                                                                                    ; |mic1|DATA_MEM_IN[14]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[13]                                                                                                    ; |mic1|DATA_MEM_IN[13]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[12]                                                                                                    ; |mic1|DATA_MEM_IN[12]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[11]                                                                                                    ; |mic1|DATA_MEM_IN[11]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[10]                                                                                                    ; |mic1|DATA_MEM_IN[10]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_IN[9]                                                                                                     ; |mic1|DATA_MEM_IN[9]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[8]                                                                                                     ; |mic1|DATA_MEM_IN[8]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[7]                                                                                                     ; |mic1|DATA_MEM_IN[7]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[6]                                                                                                     ; |mic1|DATA_MEM_IN[6]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[5]                                                                                                     ; |mic1|DATA_MEM_IN[5]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[4]                                                                                                     ; |mic1|DATA_MEM_IN[4]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[3]                                                                                                     ; |mic1|DATA_MEM_IN[3]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[2]                                                                                                     ; |mic1|DATA_MEM_IN[2]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[1]                                                                                                     ; |mic1|DATA_MEM_IN[1]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_IN[0]                                                                                                     ; |mic1|DATA_MEM_IN[0]                                                                                                  ; padio            ;
; |mic1|DATA_MEM_OUT[31]                                                                                                   ; |mic1|DATA_MEM_OUT[31]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[30]                                                                                                   ; |mic1|DATA_MEM_OUT[30]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[29]                                                                                                   ; |mic1|DATA_MEM_OUT[29]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[28]                                                                                                   ; |mic1|DATA_MEM_OUT[28]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[27]                                                                                                   ; |mic1|DATA_MEM_OUT[27]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[26]                                                                                                   ; |mic1|DATA_MEM_OUT[26]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[25]                                                                                                   ; |mic1|DATA_MEM_OUT[25]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[24]                                                                                                   ; |mic1|DATA_MEM_OUT[24]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[23]                                                                                                   ; |mic1|DATA_MEM_OUT[23]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[22]                                                                                                   ; |mic1|DATA_MEM_OUT[22]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[21]                                                                                                   ; |mic1|DATA_MEM_OUT[21]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[20]                                                                                                   ; |mic1|DATA_MEM_OUT[20]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[19]                                                                                                   ; |mic1|DATA_MEM_OUT[19]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[18]                                                                                                   ; |mic1|DATA_MEM_OUT[18]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[17]                                                                                                   ; |mic1|DATA_MEM_OUT[17]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[16]                                                                                                   ; |mic1|DATA_MEM_OUT[16]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[15]                                                                                                   ; |mic1|DATA_MEM_OUT[15]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[14]                                                                                                   ; |mic1|DATA_MEM_OUT[14]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[13]                                                                                                   ; |mic1|DATA_MEM_OUT[13]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[12]                                                                                                   ; |mic1|DATA_MEM_OUT[12]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[11]                                                                                                   ; |mic1|DATA_MEM_OUT[11]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[10]                                                                                                   ; |mic1|DATA_MEM_OUT[10]                                                                                                ; padio            ;
; |mic1|DATA_MEM_OUT[9]                                                                                                    ; |mic1|DATA_MEM_OUT[9]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[8]                                                                                                    ; |mic1|DATA_MEM_OUT[8]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[7]                                                                                                    ; |mic1|DATA_MEM_OUT[7]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[6]                                                                                                    ; |mic1|DATA_MEM_OUT[6]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[5]                                                                                                    ; |mic1|DATA_MEM_OUT[5]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[4]                                                                                                    ; |mic1|DATA_MEM_OUT[4]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[3]                                                                                                    ; |mic1|DATA_MEM_OUT[3]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[2]                                                                                                    ; |mic1|DATA_MEM_OUT[2]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[1]                                                                                                    ; |mic1|DATA_MEM_OUT[1]                                                                                                 ; padio            ;
; |mic1|DATA_MEM_OUT[0]                                                                                                    ; |mic1|DATA_MEM_OUT[0]                                                                                                 ; padio            ;
; |mic1|MBR_OUT[7]                                                                                                         ; |mic1|MBR_OUT[7]                                                                                                      ; padio            ;
; |mic1|MIR[35]                                                                                                            ; |mic1|MIR[35]                                                                                                         ; padio            ;
; |mic1|MIR[34]                                                                                                            ; |mic1|MIR[34]                                                                                                         ; padio            ;
; |mic1|MIR[33]                                                                                                            ; |mic1|MIR[33]                                                                                                         ; padio            ;
; |mic1|MIR[32]                                                                                                            ; |mic1|MIR[32]                                                                                                         ; padio            ;
; |mic1|MIR[31]                                                                                                            ; |mic1|MIR[31]                                                                                                         ; padio            ;
; |mic1|MIR[30]                                                                                                            ; |mic1|MIR[30]                                                                                                         ; padio            ;
; |mic1|MIR[29]                                                                                                            ; |mic1|MIR[29]                                                                                                         ; padio            ;
; |mic1|MIR[25]                                                                                                            ; |mic1|MIR[25]                                                                                                         ; padio            ;
; |mic1|MIR[24]                                                                                                            ; |mic1|MIR[24]                                                                                                         ; padio            ;
; |mic1|MIR[22]                                                                                                            ; |mic1|MIR[22]                                                                                                         ; padio            ;
; |mic1|MIR[19]                                                                                                            ; |mic1|MIR[19]                                                                                                         ; padio            ;
; |mic1|MIR[17]                                                                                                            ; |mic1|MIR[17]                                                                                                         ; padio            ;
; |mic1|MIR[14]                                                                                                            ; |mic1|MIR[14]                                                                                                         ; padio            ;
; |mic1|MIR[13]                                                                                                            ; |mic1|MIR[13]                                                                                                         ; padio            ;
; |mic1|MIR[12]                                                                                                            ; |mic1|MIR[12]                                                                                                         ; padio            ;
; |mic1|MIR[11]                                                                                                            ; |mic1|MIR[11]                                                                                                         ; padio            ;
; |mic1|MIR[10]                                                                                                            ; |mic1|MIR[10]                                                                                                         ; padio            ;
; |mic1|MIR[8]                                                                                                             ; |mic1|MIR[8]                                                                                                          ; padio            ;
; |mic1|MIR[7]                                                                                                             ; |mic1|MIR[7]                                                                                                          ; padio            ;
; |mic1|MIR[6]                                                                                                             ; |mic1|MIR[6]                                                                                                          ; padio            ;
; |mic1|MIR[5]                                                                                                             ; |mic1|MIR[5]                                                                                                          ; padio            ;
; |mic1|MIR[3]                                                                                                             ; |mic1|MIR[3]                                                                                                          ; padio            ;
; |mic1|MIR[2]                                                                                                             ; |mic1|MIR[2]                                                                                                          ; padio            ;
; |mic1|MPC[8]                                                                                                             ; |mic1|MPC[8]                                                                                                          ; padio            ;
; |mic1|MPC[7]                                                                                                             ; |mic1|MPC[7]                                                                                                          ; padio            ;
; |mic1|MPC[6]                                                                                                             ; |mic1|MPC[6]                                                                                                          ; padio            ;
; |mic1|MPC[5]                                                                                                             ; |mic1|MPC[5]                                                                                                          ; padio            ;
; |mic1|MPC[4]                                                                                                             ; |mic1|MPC[4]                                                                                                          ; padio            ;
; |mic1|MPC[3]                                                                                                             ; |mic1|MPC[3]                                                                                                          ; padio            ;
; |mic1|MPC[2]                                                                                                             ; |mic1|MPC[2]                                                                                                          ; padio            ;
; |mic1|PC[31]                                                                                                             ; |mic1|PC[31]                                                                                                          ; padio            ;
; |mic1|PC[30]                                                                                                             ; |mic1|PC[30]                                                                                                          ; padio            ;
; |mic1|PC[29]                                                                                                             ; |mic1|PC[29]                                                                                                          ; padio            ;
; |mic1|PC[28]                                                                                                             ; |mic1|PC[28]                                                                                                          ; padio            ;
; |mic1|PC[27]                                                                                                             ; |mic1|PC[27]                                                                                                          ; padio            ;
; |mic1|PC[26]                                                                                                             ; |mic1|PC[26]                                                                                                          ; padio            ;
; |mic1|PC[25]                                                                                                             ; |mic1|PC[25]                                                                                                          ; padio            ;
; |mic1|PC[24]                                                                                                             ; |mic1|PC[24]                                                                                                          ; padio            ;
; |mic1|PC[23]                                                                                                             ; |mic1|PC[23]                                                                                                          ; padio            ;
; |mic1|PC[22]                                                                                                             ; |mic1|PC[22]                                                                                                          ; padio            ;
; |mic1|PC[21]                                                                                                             ; |mic1|PC[21]                                                                                                          ; padio            ;
; |mic1|PC[20]                                                                                                             ; |mic1|PC[20]                                                                                                          ; padio            ;
; |mic1|PC[19]                                                                                                             ; |mic1|PC[19]                                                                                                          ; padio            ;
; |mic1|PC[18]                                                                                                             ; |mic1|PC[18]                                                                                                          ; padio            ;
; |mic1|PC[17]                                                                                                             ; |mic1|PC[17]                                                                                                          ; padio            ;
; |mic1|PC[16]                                                                                                             ; |mic1|PC[16]                                                                                                          ; padio            ;
; |mic1|PC[15]                                                                                                             ; |mic1|PC[15]                                                                                                          ; padio            ;
; |mic1|PC[14]                                                                                                             ; |mic1|PC[14]                                                                                                          ; padio            ;
; |mic1|PC[13]                                                                                                             ; |mic1|PC[13]                                                                                                          ; padio            ;
; |mic1|PC[12]                                                                                                             ; |mic1|PC[12]                                                                                                          ; padio            ;
; |mic1|PC[11]                                                                                                             ; |mic1|PC[11]                                                                                                          ; padio            ;
; |mic1|PC[10]                                                                                                             ; |mic1|PC[10]                                                                                                          ; padio            ;
; |mic1|PC[9]                                                                                                              ; |mic1|PC[9]                                                                                                           ; padio            ;
; |mic1|PC[8]                                                                                                              ; |mic1|PC[8]                                                                                                           ; padio            ;
; |mic1|PC[7]                                                                                                              ; |mic1|PC[7]                                                                                                           ; padio            ;
; |mic1|PC[6]                                                                                                              ; |mic1|PC[6]                                                                                                           ; padio            ;
; |mic1|PC[5]                                                                                                              ; |mic1|PC[5]                                                                                                           ; padio            ;
; |mic1|PC[4]                                                                                                              ; |mic1|PC[4]                                                                                                           ; padio            ;
; |mic1|PROG_MEM_IN[7]                                                                                                     ; |mic1|PROG_MEM_IN[7]                                                                                                  ; padio            ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|inst12~clkctrl                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|inst12~clkctrl                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|inst12~clkctrl                                       ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|inst12~clkctrl                                           ; |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|inst12~clkctrl                                           ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|inst12~clkctrl                                        ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|inst12~clkctrl                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst12~clkctrl                                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|inst12~clkctrl                                      ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|inst12~clkctrl                                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|inst12~clkctrl                                       ; outclk           ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst~feeder                           ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst3|inst~feeder                        ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst3|inst~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst3|inst~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst~feeder                           ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst~feeder                        ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst2|inst5~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst5~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|TOS:inst7|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst8~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst12~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                      ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                        ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst2|inst12~feeder                     ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst20~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~feeder                       ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|REGISTER32bit:inst1|REGISTER8bit:inst2|inst28~feeder                    ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MAR:inst|REGISTER32bit:inst|REGISTER8bit:inst2|inst28~feeder                      ; combout          ;
; |mic1|CONTROL_UNIT:inst1|inst3~feeder                                                                                    ; |mic1|CONTROL_UNIT:inst1|inst3~feeder                                                                                 ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|inst13~feeder                                                              ; |mic1|DATAPATH:inst4|BANK_REG:inst1|MDR:inst3|inst13~feeder                                                           ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                          ; |mic1|DATAPATH:inst4|BANK_REG:inst1|PC:inst4|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                       ; combout          ;
; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                         ; |mic1|DATAPATH:inst4|BANK_REG:inst1|OPC:inst8|REGISTER32bit:inst|REGISTER8bit:inst3|inst5~feeder                      ; combout          ;
+--------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Dec 22 22:26:01 2024
Info: Command: quartus_sim --simulation_results_format=VWF mic1 -c mic1
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Info (324025): Using vector source file "C:/Users/Henrique/Documents/GitHub/Quartus_AOC_Projects/mic1/MIC1_iload_iadd.vwf"
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Info (328054): Inverted registers were found during simulation
    Info (328055): Register: |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst28
    Info (328055): Register: |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst1|inst24
    Info (328055): Register: |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst28
    Info (328055): Register: |mic1|DATAPATH:inst4|BANK_REG:inst1|SP:inst1|REGISTER32bit:inst|REGISTER8bit:inst|inst24
    Info (328055): Register: |mic1|DATAPATH:inst4|BANK_REG:inst1|LV:inst2|REGISTER32bit:inst1|REGISTER8bit:inst|inst24
    Info (328055): Register: |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst24
    Info (328055): Register: |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst20
    Info (328055): Register: |mic1|DATAPATH:inst4|BANK_REG:inst1|CPP:inst6|REGISTER32bit:inst|REGISTER8bit:inst|inst16
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      30.80 %
Info (328052): Number of transitions in simulation is 8144
Info (324045): Vector file mic1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 92 warnings
    Info: Peak virtual memory: 4485 megabytes
    Info: Processing ended: Sun Dec 22 22:26:01 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


