
*** Running vivado
    with args -log design_1_axi_i2s_adi_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_i2s_adi_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_axi_i2s_adi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XilinxVitis/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.cache/ip 
Command: synth_design -top design_1_axi_i2s_adi_0_0 -part xczu2cg-sfvc784-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14564
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1461.809 ; gain = 75.250
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_axi_i2s_adi_0_0' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ip/design_1_axi_i2s_adi_0_0/synth/design_1_axi_i2s_adi_0_0.vhd:99]
	Parameter SLOT_WIDTH bound to: 24 - type: integer 
	Parameter LRCLK_POL bound to: 0 - type: integer 
	Parameter BCLK_POL bound to: 0 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DEVICE_FAMILY bound to: virtex6 - type: string 
	Parameter DMA_TYPE bound to: 0 - type: integer 
	Parameter NUM_OF_CHANNEL bound to: 1 - type: integer 
	Parameter HAS_TX bound to: 1 - type: integer 
	Parameter HAS_RX bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_i2s_adi' declared at 'e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/axi_i2s_adi.vhd:53' bound to instance 'U0' of component 'axi_i2s_adi' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ip/design_1_axi_i2s_adi_0_0/synth/design_1_axi_i2s_adi_0_0.vhd:231]
INFO: [Synth 8-638] synthesizing module 'axi_i2s_adi' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/axi_i2s_adi.vhd:146]
	Parameter SLOT_WIDTH bound to: 24 - type: integer 
	Parameter LRCLK_POL bound to: 0 - type: integer 
	Parameter BCLK_POL bound to: 0 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDRESS_WIDTH bound to: 32 - type: integer 
	Parameter DEVICE_FAMILY bound to: virtex6 - type: string 
	Parameter DMA_TYPE bound to: 0 - type: integer 
	Parameter NUM_OF_CHANNEL bound to: 1 - type: integer 
	Parameter HAS_TX bound to: 1 - type: integer 
	Parameter HAS_RX bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_streaming_dma_tx_fifo' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/axi_streaming_dma_tx_fifo.vhd:69]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 24 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dma_fifo' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/dma_fifo.vhd:62]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dma_fifo' (1#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/dma_fifo.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'axi_streaming_dma_tx_fifo' (2#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/axi_streaming_dma_tx_fifo.vhd:69]
INFO: [Synth 8-638] synthesizing module 'axi_streaming_dma_rx_fifo' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/axi_streaming_dma_rx_fifo.vhd:73]
	Parameter RAM_ADDR_WIDTH bound to: 3 - type: integer 
	Parameter FIFO_DWIDTH bound to: 24 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_streaming_dma_rx_fifo' (3#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/axi_streaming_dma_rx_fifo.vhd:73]
INFO: [Synth 8-638] synthesizing module 'i2s_controller' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/i2s_controller.vhd:80]
	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
	Parameter C_BCLK_POL bound to: 0 - type: integer 
	Parameter C_LRCLK_POL bound to: 0 - type: integer 
	Parameter C_NUM_CH bound to: 1 - type: integer 
	Parameter C_HAS_TX bound to: 1 - type: integer 
	Parameter C_HAS_RX bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_synchronizer' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/fifo_synchronizer.vhd:59]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_synchronizer' (4#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/fifo_synchronizer.vhd:59]
INFO: [Synth 8-638] synthesizing module 'i2s_clkgen' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/i2s_clkgen.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'i2s_clkgen' (5#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/i2s_clkgen.vhd:58]
INFO: [Synth 8-638] synthesizing module 'i2s_tx' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/i2s_tx.vhd:60]
	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
	Parameter C_NUM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_tx' (6#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/i2s_tx.vhd:60]
INFO: [Synth 8-638] synthesizing module 'i2s_rx' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/i2s_rx.vhd:61]
	Parameter C_SLOT_WIDTH bound to: 24 - type: integer 
	Parameter C_NUM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2s_rx' (7#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/i2s_rx.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'i2s_controller' (8#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/i2s_controller.vhd:80]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/axi_ctrlif.vhd:84]
	Parameter C_NUM_REG bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif' (9#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/axi_ctrlif.vhd:84]
WARNING: [Synth 8-614] signal 'I2S_RESET_REG' is read in the process but is not in the sensitivity list [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/axi_i2s_adi.vhd:456]
INFO: [Synth 8-256] done synthesizing module 'axi_i2s_adi' (10#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ipshared/d6ee/axi_i2s_adi.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_i2s_adi_0_0' (11#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ip/design_1_axi_i2s_adi_0_0/synth/design_1_axi_i2s_adi_0_0.vhd:99]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1520.754 ; gain = 134.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1538.617 ; gain = 152.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1538.617 ; gain = 152.059
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1538.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.runs/design_1_axi_i2s_adi_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.runs/design_1_axi_i2s_adi_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ip/design_1_axi_i2s_adi_0_0/axi_i2s_adi_constr.xdc] for cell 'U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports s_axi_aclk]'. [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ip/design_1_axi_i2s_adi_0_0/axi_i2s_adi_constr.xdc:1]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ip/design_1_axi_i2s_adi_0_0/axi_i2s_adi_constr.xdc:1]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports data_clk_i]'. [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ip/design_1_axi_i2s_adi_0_0/axi_i2s_adi_constr.xdc:2]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ip/design_1_axi_i2s_adi_0_0/axi_i2s_adi_constr.xdc:2]
Finished Parsing XDC File [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ip/design_1_axi_i2s_adi_0_0/axi_i2s_adi_constr.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ip/design_1_axi_i2s_adi_0_0/axi_i2s_adi_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_i2s_adi_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_i2s_adi_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1660.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1661.164 ; gain = 0.988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1661.164 ; gain = 274.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1661.164 ; gain = 274.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  E:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.runs/design_1_axi_i2s_adi_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property ASYNC_REG = true for U0/ctrl/cdc_sync_stage1_tick_reg. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ip/design_1_axi_i2s_adi_0_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for U0/ctrl/\rx_gen.rx_sync /cdc_sync_stage1_tick_reg. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ip/design_1_axi_i2s_adi_0_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for U0/ctrl/tx_sync/cdc_sync_stage1_tick_reg. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ip/design_1_axi_i2s_adi_0_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for U0/ctrl/cdc_sync_stage2_tick_reg. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ip/design_1_axi_i2s_adi_0_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for U0/ctrl/\rx_gen.rx_sync /cdc_sync_stage2_tick_reg. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ip/design_1_axi_i2s_adi_0_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg. (constraint file  e:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.srcs/sources_1/bd/design_1/ip/design_1_axi_i2s_adi_0_0/axi_i2s_adi_constr.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1661.164 ; gain = 274.605
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'axi_ctrlif'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'axi_ctrlif'
INFO: [Synth 8-6904] The RAM "fifo_synchronizer:/fifo_reg" of size (depth=4 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "fifo_synchronizer__xdcDup__1:/fifo_reg" of size (depth=4 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
                    resp |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'axi_ctrlif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                     ack |                              010 |                               10
                    resp |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'axi_ctrlif'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1661.164 ; gain = 274.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 7     
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---RAMs : 
	               20 Bit	(4 X 5 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   6 Input   32 Bit        Muxes := 2     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "U0/ctrl/tx_sync/fifo_reg" of size (depth=4 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/ctrl/rx_gen.rx_sync/fifo_reg" of size (depth=4 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/ctrl/tx_sync/fifo_reg" of size (depth=4 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "U0/ctrl/rx_gen.rx_sync/fifo_reg" of size (depth=4 x width=5) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1661.164 ; gain = 274.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                                      | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------------------------+-----------+----------------------+---------------+
|U0          | ctrl/tx_sync/fifo_reg                           | Implied   | 4 x 5                | RAM32M16 x 1	 | 
|U0          | ctrl/rx_gen.rx_sync/fifo_reg                    | Implied   | 4 x 5                | RAM32M16 x 1	 | 
|U0          | streaming_dma_rx_gen.rx_fifo/fifo/data_fifo_reg | Implied   | 8 x 24               | RAM32M16 x 2	 | 
|U0          | streaming_dma_tx_gen.tx_fifo/fifo/data_fifo_reg | Implied   | 8 x 24               | RAM32M16 x 2	 | 
+------------+-------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2255.313 ; gain = 868.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2255.836 ; gain = 869.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-------------------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                                      | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------------------------+-----------+----------------------+---------------+
|U0          | ctrl/tx_sync/fifo_reg                           | Implied   | 4 x 5                | RAM32M16 x 1	 | 
|U0          | ctrl/rx_gen.rx_sync/fifo_reg                    | Implied   | 4 x 5                | RAM32M16 x 1	 | 
|U0          | streaming_dma_rx_gen.rx_fifo/fifo/data_fifo_reg | Implied   | 8 x 24               | RAM32M16 x 2	 | 
|U0          | streaming_dma_tx_gen.tx_fifo/fifo/data_fifo_reg | Implied   | 8 x 24               | RAM32M16 x 2	 | 
+------------+-------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2277.324 ; gain = 890.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2282.125 ; gain = 895.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2282.125 ; gain = 895.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2282.125 ; gain = 895.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2282.125 ; gain = 895.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2282.125 ; gain = 895.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2282.125 ; gain = 895.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY8   |     9|
|2     |LUT1     |    76|
|3     |LUT2     |    24|
|4     |LUT3     |    37|
|5     |LUT4     |    16|
|6     |LUT5     |    45|
|7     |LUT6     |    82|
|8     |RAM32M16 |     6|
|9     |FDPE     |     3|
|10    |FDRE     |   258|
|11    |FDSE     |     9|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2282.125 ; gain = 895.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2282.125 ; gain = 773.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 2282.125 ; gain = 895.566
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2294.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2311.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2311.047 ; gain = 1233.813
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.runs/design_1_axi_i2s_adi_0_0_synth_1/design_1_axi_i2s_adi_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_i2s_adi_0_0, cache-ID = 1e2615a46a506403
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU2CG/course_64b/course_s2/28_audio_i2s_stream/vivado/audio_test.runs/design_1_axi_i2s_adi_0_0_synth_1/design_1_axi_i2s_adi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_i2s_adi_0_0_utilization_synth.rpt -pb design_1_axi_i2s_adi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 16 15:18:55 2020...
