

================================================================
== Vitis HLS Report for 'relu_combined'
================================================================
* Date:           Sun May  8 16:07:35 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        relu_combined
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    2|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_18_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_29_2  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    185|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      81|    106|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    139|    -|
|Register         |        -|    -|     208|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     289|    430|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+------------+---------+----+----+-----+-----+
    |   Instance   |   Module   | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------+------------+---------+----+----+-----+-----+
    |CTRL_s_axi_U  |CTRL_s_axi  |        0|   0|  81|  106|    0|
    +--------------+------------+---------+----+----+-----+-----+
    |Total         |            |        0|   0|  81|  106|    0|
    +--------------+------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_210_p2       |         +|   0|  0|  38|          31|           1|
    |add_ln29_fu_190_p2       |         +|   0|  0|  38|          31|           1|
    |cmp170_fu_176_p2         |      icmp|   0|  0|  18|          32|           1|
    |grp_fu_170_p2            |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln18_fu_216_p2      |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln29_fu_196_p2      |      icmp|   0|  0|  17|          31|          31|
    |select_ln19_fu_234_p3    |    select|   0|  0|  31|           1|          31|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 185|         195|         103|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2  |   9|          2|    1|          2|
    |dx_Addr_A_orig           |  14|          3|   32|         96|
    |dx_Din_A                 |  14|          3|   32|         96|
    |dx_WEN_A                 |   9|          2|    4|          8|
    |i_1_reg_148              |   9|          2|   31|         62|
    |i_reg_159                |   9|          2|   31|         62|
    |x_Addr_A_orig            |  14|          3|   32|         96|
    |y_WEN_A                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 139|         30|  171|        441|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |i_1_reg_148                          |  31|   0|   31|          0|
    |i_reg_159                            |  31|   0|   31|          0|
    |icmp_ln1494_1_reg_285                |   1|   0|    1|          0|
    |icmp_ln18_reg_299                    |   1|   0|    1|          0|
    |icmp_ln18_reg_299_pp1_iter1_reg      |   1|   0|    1|          0|
    |select_ln19_reg_313                  |  31|   0|   31|          0|
    |trunc_ln18_reg_259                   |  31|   0|   31|          0|
    |trunc_ln29_reg_254                   |  31|   0|   31|          0|
    |zext_ln1494_1_reg_273                |  10|   0|   32|         22|
    |zext_ln1494_1_reg_273_pp0_iter1_reg  |  10|   0|   32|         22|
    |zext_ln1494_reg_303                  |  10|   0|   32|         22|
    |zext_ln1494_reg_303_pp1_iter1_reg    |  10|   0|   32|         22|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 208|   0|  296|         88|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+--------------------+-----+-----+------------+---------------+--------------+
|s_axi_CTRL_AWVALID  |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_AWREADY  |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_AWADDR   |   in|    5|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_WVALID   |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_WREADY   |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_WDATA    |   in|   32|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_WSTRB    |   in|    4|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_ARVALID  |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_ARREADY  |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_ARADDR   |   in|    5|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_RVALID   |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_RREADY   |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_RDATA    |  out|   32|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_RRESP    |  out|    2|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_BVALID   |  out|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_BREADY   |   in|    1|       s_axi|           CTRL|        scalar|
|s_axi_CTRL_BRESP    |  out|    2|       s_axi|           CTRL|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|  relu_combined|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|  relu_combined|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|  relu_combined|  return value|
|x_Addr_A            |  out|   32|        bram|              x|         array|
|x_EN_A              |  out|    1|        bram|              x|         array|
|x_WEN_A             |  out|    4|        bram|              x|         array|
|x_Din_A             |  out|   32|        bram|              x|         array|
|x_Dout_A            |   in|   32|        bram|              x|         array|
|x_Clk_A             |  out|    1|        bram|              x|         array|
|x_Rst_A             |  out|    1|        bram|              x|         array|
|dx_Addr_A           |  out|   32|        bram|             dx|         array|
|dx_EN_A             |  out|    1|        bram|             dx|         array|
|dx_WEN_A            |  out|    4|        bram|             dx|         array|
|dx_Din_A            |  out|   32|        bram|             dx|         array|
|dx_Dout_A           |   in|   32|        bram|             dx|         array|
|dx_Clk_A            |  out|    1|        bram|             dx|         array|
|dx_Rst_A            |  out|    1|        bram|             dx|         array|
|y_Addr_A            |  out|   32|        bram|              y|         array|
|y_EN_A              |  out|    1|        bram|              y|         array|
|y_WEN_A             |  out|    4|        bram|              y|         array|
|y_Din_A             |  out|   32|        bram|              y|         array|
|y_Dout_A            |   in|   32|        bram|              y|         array|
|y_Clk_A             |  out|    1|        bram|              y|         array|
|y_Rst_A             |  out|    1|        bram|              y|         array|
|dy_Addr_A           |  out|   32|        bram|             dy|         array|
|dy_EN_A             |  out|    1|        bram|             dy|         array|
|dy_WEN_A            |  out|    4|        bram|             dy|         array|
|dy_Din_A            |  out|   32|        bram|             dy|         array|
|dy_Dout_A           |   in|   32|        bram|             dy|         array|
|dy_Clk_A            |  out|    1|        bram|             dy|         array|
|dy_Rst_A            |  out|    1|        bram|             dy|         array|
+--------------------+-----+-----+------------+---------------+--------------+

