{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728646412538 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728646412539 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 18:33:07 2024 " "Processing started: Fri Oct 11 18:33:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728646412539 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728646412539 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728646412539 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728646413157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728646413157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/test_elevator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/test_elevator.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_elevator " "Found entity 1: test_elevator" {  } { { "../test_elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/test_elevator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728646420683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728646420683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/test_call_floor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/test_call_floor.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_call_floor " "Found entity 1: test_call_floor" {  } { { "../test_call_floor.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/test_call_floor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728646420700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728646420700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/one_hot_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/one_hot_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hot_decoder " "Found entity 1: one_hot_decoder" {  } { { "../one_hot_decoder.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/one_hot_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728646420720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728646420720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/choose_floor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/choose_floor.v" { { "Info" "ISGN_ENTITY_NAME" "1 choose_floor " "Found entity 1: choose_floor" {  } { { "../choose_floor.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/choose_floor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728646420736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728646420736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/call_floor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/call_floor.v" { { "Info" "ISGN_ENTITY_NAME" "1 call_floor " "Found entity 1: call_floor" {  } { { "../call_floor.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/call_floor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728646420755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728646420755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/test_cus_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/test_cus_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_cus_counter " "Found entity 1: test_cus_counter" {  } { { "../test_cus_counter.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/test_cus_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728646420772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728646420772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/cus_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/cus_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cus_counter " "Found entity 1: cus_counter" {  } { { "../cus_counter.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/cus_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728646420792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728646420792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "../seven_seg_decoder.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728646420814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728646420814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/elevator.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/elevator.v" { { "Info" "ISGN_ENTITY_NAME" "1 elevator " "Found entity 1: elevator" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728646420818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728646420818 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../counter.v " "Can't analyze file -- file ../counter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1728646420820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asus-laptop/onedrive - hanoi university of science and technology/edabk lab/study/verilog/digital-design-lab/elevator/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../clock.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/clock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728646420834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728646420834 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(28) " "Verilog HDL Parameter Declaration warning at elevator.v(28): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420838 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(29) " "Verilog HDL Parameter Declaration warning at elevator.v(29): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420839 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(38) " "Verilog HDL Parameter Declaration warning at elevator.v(38): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 38 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420839 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(39) " "Verilog HDL Parameter Declaration warning at elevator.v(39): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 39 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420839 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(40) " "Verilog HDL Parameter Declaration warning at elevator.v(40): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 40 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420839 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(41) " "Verilog HDL Parameter Declaration warning at elevator.v(41): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 41 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420839 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(45) " "Verilog HDL Parameter Declaration warning at elevator.v(45): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 45 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420839 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(46) " "Verilog HDL Parameter Declaration warning at elevator.v(46): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 46 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420839 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(47) " "Verilog HDL Parameter Declaration warning at elevator.v(47): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420839 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(66) " "Verilog HDL Parameter Declaration warning at elevator.v(66): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 66 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420840 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(67) " "Verilog HDL Parameter Declaration warning at elevator.v(67): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420840 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(86) " "Verilog HDL Parameter Declaration warning at elevator.v(86): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 86 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420840 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(201) " "Verilog HDL Parameter Declaration warning at elevator.v(201): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 201 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420841 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(202) " "Verilog HDL Parameter Declaration warning at elevator.v(202): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 202 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420841 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(203) " "Verilog HDL Parameter Declaration warning at elevator.v(203): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 203 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420841 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(204) " "Verilog HDL Parameter Declaration warning at elevator.v(204): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 204 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420841 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(205) " "Verilog HDL Parameter Declaration warning at elevator.v(205): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 205 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420841 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(206) " "Verilog HDL Parameter Declaration warning at elevator.v(206): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 206 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420841 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(207) " "Verilog HDL Parameter Declaration warning at elevator.v(207): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 207 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420841 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(208) " "Verilog HDL Parameter Declaration warning at elevator.v(208): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 208 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420841 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(209) " "Verilog HDL Parameter Declaration warning at elevator.v(209): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 209 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420841 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(210) " "Verilog HDL Parameter Declaration warning at elevator.v(210): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 210 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420841 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(793) " "Verilog HDL Parameter Declaration warning at elevator.v(793): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 793 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420846 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(794) " "Verilog HDL Parameter Declaration warning at elevator.v(794): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 794 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420846 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(795) " "Verilog HDL Parameter Declaration warning at elevator.v(795): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 795 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420847 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(796) " "Verilog HDL Parameter Declaration warning at elevator.v(796): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 796 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420847 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(811) " "Verilog HDL Parameter Declaration warning at elevator.v(811): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 811 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420847 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(812) " "Verilog HDL Parameter Declaration warning at elevator.v(812): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 812 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420847 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(813) " "Verilog HDL Parameter Declaration warning at elevator.v(813): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 813 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420847 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(814) " "Verilog HDL Parameter Declaration warning at elevator.v(814): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 814 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420847 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(815) " "Verilog HDL Parameter Declaration warning at elevator.v(815): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 815 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420847 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "elevator elevator.v(816) " "Verilog HDL Parameter Declaration warning at elevator.v(816): Parameter Declaration in module \"elevator\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 816 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1728646420847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevator " "Elaborating entity \"elevator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728646420934 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 elevator.v(103) " "Verilog HDL assignment warning at elevator.v(103): truncated value with size 32 to match size of target (4)" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728646420977 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 elevator.v(106) " "Verilog HDL assignment warning at elevator.v(106): truncated value with size 32 to match size of target (4)" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728646420977 "|elevator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevator.v(300) " "Verilog HDL Case Statement information at elevator.v(300): all case item expressions in this case statement are onehot" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 300 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728646420977 "|elevator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevator.v(410) " "Verilog HDL Case Statement information at elevator.v(410): all case item expressions in this case statement are onehot" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 410 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728646420977 "|elevator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevator.v(430) " "Verilog HDL Case Statement information at elevator.v(430): all case item expressions in this case statement are onehot" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 430 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728646420977 "|elevator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevator.v(408) " "Verilog HDL Case Statement information at elevator.v(408): all case item expressions in this case statement are onehot" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 408 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728646420978 "|elevator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevator.v(470) " "Verilog HDL Case Statement information at elevator.v(470): all case item expressions in this case statement are onehot" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 470 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728646420978 "|elevator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevator.v(507) " "Verilog HDL Case Statement information at elevator.v(507): all case item expressions in this case statement are onehot" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 507 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728646420978 "|elevator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevator.v(538) " "Verilog HDL Case Statement information at elevator.v(538): all case item expressions in this case statement are onehot" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 538 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728646420978 "|elevator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevator.v(655) " "Verilog HDL Case Statement information at elevator.v(655): all case item expressions in this case statement are onehot" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 655 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728646420978 "|elevator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevator.v(675) " "Verilog HDL Case Statement information at elevator.v(675): all case item expressions in this case statement are onehot" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 675 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728646420978 "|elevator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevator.v(653) " "Verilog HDL Case Statement information at elevator.v(653): all case item expressions in this case statement are onehot" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 653 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728646420978 "|elevator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevator.v(704) " "Verilog HDL Case Statement information at elevator.v(704): all case item expressions in this case statement are onehot" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 704 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728646420978 "|elevator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevator.v(735) " "Verilog HDL Case Statement information at elevator.v(735): all case item expressions in this case statement are onehot" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 735 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728646420978 "|elevator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevator.v(702) " "Verilog HDL Case Statement information at elevator.v(702): all case item expressions in this case statement are onehot" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 702 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728646420978 "|elevator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevator.v(819) " "Verilog HDL Case Statement information at elevator.v(819): all case item expressions in this case statement are onehot" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 819 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728646420978 "|elevator"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "elevator.v(839) " "Verilog HDL Case Statement information at elevator.v(839): all case item expressions in this case statement are onehot" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 839 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1728646420978 "|elevator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clock_module " "Elaborating entity \"clock\" for hierarchy \"clock:clock_module\"" {  } { { "../elevator.v" "clock_module" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728646420982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 clock.v(22) " "Verilog HDL assignment warning at clock.v(22): truncated value with size 32 to match size of target (27)" {  } { { "../clock.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/clock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728646421011 "|elevator|clock:clock_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cus_counter cus_counter:cus_counter_module " "Elaborating entity \"cus_counter\" for hierarchy \"cus_counter:cus_counter_module\"" {  } { { "../elevator.v" "cus_counter_module" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728646421013 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cus_counter.v(39) " "Verilog HDL assignment warning at cus_counter.v(39): truncated value with size 32 to match size of target (2)" {  } { { "../cus_counter.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/cus_counter.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1728646421043 "|elevator|cus_counter:cus_counter_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "call_floor call_floor:call_floor_module " "Elaborating entity \"call_floor\" for hierarchy \"call_floor:call_floor_module\"" {  } { { "../elevator.v" "call_floor_module" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728646421045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "choose_floor choose_floor:choose_floor_module " "Elaborating entity \"choose_floor\" for hierarchy \"choose_floor:choose_floor_module\"" {  } { { "../elevator.v" "choose_floor_module" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728646421077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hot_decoder one_hot_decoder:one_hot_decoder_module " "Elaborating entity \"one_hot_decoder\" for hierarchy \"one_hot_decoder:one_hot_decoder_module\"" {  } { { "../elevator.v" "one_hot_decoder_module" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728646421123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:seven_seg_decoder_cur_floor " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:seven_seg_decoder_cur_floor\"" {  } { { "../elevator.v" "seven_seg_decoder_cur_floor" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728646421182 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "door_out_0\[0\] GND " "Pin \"door_out_0\[0\]\" is stuck at GND" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728646422620 "|elevator|door_out_0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "door_out_0\[3\] GND " "Pin \"door_out_0\[3\]\" is stuck at GND" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728646422620 "|elevator|door_out_0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "door_out_0\[6\] VCC " "Pin \"door_out_0\[6\]\" is stuck at VCC" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728646422620 "|elevator|door_out_0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "door_out_1\[0\] GND " "Pin \"door_out_1\[0\]\" is stuck at GND" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728646422620 "|elevator|door_out_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "door_out_1\[3\] GND " "Pin \"door_out_1\[3\]\" is stuck at GND" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728646422620 "|elevator|door_out_1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "door_out_1\[6\] VCC " "Pin \"door_out_1\[6\]\" is stuck at VCC" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728646422620 "|elevator|door_out_1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "move_dir_out_0\[1\] VCC " "Pin \"move_dir_out_0\[1\]\" is stuck at VCC" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728646422620 "|elevator|move_dir_out_0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "move_dir_out_0\[2\] VCC " "Pin \"move_dir_out_0\[2\]\" is stuck at VCC" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728646422620 "|elevator|move_dir_out_0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "move_dir_out_1\[4\] VCC " "Pin \"move_dir_out_1\[4\]\" is stuck at VCC" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728646422620 "|elevator|move_dir_out_1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "move_dir_out_1\[5\] VCC " "Pin \"move_dir_out_1\[5\]\" is stuck at VCC" {  } { { "../elevator.v" "" { Text "C:/Users/ASUS-Laptop/OneDrive - Hanoi University of Science and Technology/EDABK Lab/Study/Verilog/Digital-design-lab/Elevator/elevator.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1728646422620 "|elevator|move_dir_out_1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1728646422620 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728646422725 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1728646423573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728646424157 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728646424157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "488 " "Implemented 488 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728646424564 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728646424564 ""} { "Info" "ICUT_CUT_TM_LCELLS" "412 " "Implemented 412 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728646424564 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728646424564 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728646424593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 18:33:44 2024 " "Processing ended: Fri Oct 11 18:33:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728646424593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728646424593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728646424593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728646424593 ""}
