Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: Top_Module_1.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_Module_1.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_Module_1"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top_Module_1
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\VERILOG_Register_Stack\Register_Stack_1.v" into library work
Parsing module <Register_Stack_1>.
Analyzing Verilog file "C:\VERILOG_Register_Stack\Digital_Tube1.v" into library work
Parsing module <Digital_Tube1>.
Analyzing Verilog file "C:\VERILOG_Register_Stack\Top_Module_1.v" into library work
Parsing module <Top_Module_1>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\VERILOG_Register_Stack\Top_Module_1.v" Line 39: Port R_Data_B is not connected to this instance

Elaborating module <Top_Module_1>.

Elaborating module <Digital_Tube1>.
WARNING:HDLCompiler:413 - "C:\VERILOG_Register_Stack\Digital_Tube1.v" Line 33: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <Register_Stack_1>.
WARNING:HDLCompiler:413 - "C:\VERILOG_Register_Stack\Top_Module_1.v" Line 61: Result of 19-bit expression is truncated to fit in 18-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_Module_1>.
    Related source file is "C:\VERILOG_Register_Stack\Top_Module_1.v".
INFO:Xst:3210 - "C:\VERILOG_Register_Stack\Top_Module_1.v" line 39: Output port <R_Data_B> of the instance <Register_Stack_1> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <CLKOUT>.
    Found 18-bit register for signal <fenpin1>.
    Found 18-bit adder for signal <fenpin1[17]_GND_1_o_add_3_OUT> created at line 61.
    Found 4x32-bit Read Only RAM for signal <Data_In>
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
Unit <Top_Module_1> synthesized.

Synthesizing Unit <Digital_Tube1>.
    Related source file is "C:\VERILOG_Register_Stack\Digital_Tube1.v".
    Found 2-bit register for signal <Bit_Sel>.
    Found 2-bit adder for signal <Bit_Sel[1]_GND_2_o_add_1_OUT> created at line 33.
    Found 4x4-bit Read Only RAM for signal <AN>
    Found 16x8-bit Read Only RAM for signal <Seg>
    Found 1-bit 4-to-1 multiplexer for signal <Bit_Sel[1]_Data[19]_wide_mux_5_OUT[3]> created at line 40.
    Found 1-bit 4-to-1 multiplexer for signal <Bit_Sel[1]_Data[19]_wide_mux_5_OUT[2]> created at line 40.
    Found 1-bit 4-to-1 multiplexer for signal <Bit_Sel[1]_Data[19]_wide_mux_5_OUT[1]> created at line 40.
    Found 1-bit 4-to-1 multiplexer for signal <Bit_Sel[1]_Data[19]_wide_mux_5_OUT[0]> created at line 40.
    Found 1-bit 4-to-1 multiplexer for signal <Bit_Sel[1]_Data[3]_wide_mux_7_OUT[3]> created at line 69.
    Found 1-bit 4-to-1 multiplexer for signal <Bit_Sel[1]_Data[3]_wide_mux_7_OUT[2]> created at line 69.
    Found 1-bit 4-to-1 multiplexer for signal <Bit_Sel[1]_Data[3]_wide_mux_7_OUT[1]> created at line 69.
    Found 1-bit 4-to-1 multiplexer for signal <Bit_Sel[1]_Data[3]_wide_mux_7_OUT[0]> created at line 69.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <Digital_Tube1> synthesized.

Synthesizing Unit <Register_Stack_1>.
    Related source file is "C:\VERILOG_Register_Stack\Register_Stack_1.v".
    Found 1024-bit register for signal <n0077[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_A> created at line 35.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_B> created at line 36.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  66 Multiplexer(s).
Unit <Register_Stack_1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port Read Only RAM                    : 1
 4x32-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 2
 18-bit adder                                          : 1
 2-bit adder                                           : 1
# Registers                                            : 4
 1-bit register                                        : 1
 1024-bit register                                     : 1
 18-bit register                                       : 1
 2-bit register                                        : 1
# Multiplexers                                         : 78
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 64
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Digital_Tube1>.
The following registers are absorbed into counter <Bit_Sel>: 1 register on signal <Bit_Sel>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_AN> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Bit_Sel>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <AN>            |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Seg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <led_data>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Seg>           |          |
    -----------------------------------------------------------------------
Unit <Digital_Tube1> synthesized (advanced).

Synthesizing (advanced) Unit <Top_Module_1>.
The following registers are absorbed into counter <fenpin1>: 1 register on signal <fenpin1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Data_In> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 32-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Sel_Data>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <Data_In>       |          |
    -----------------------------------------------------------------------
Unit <Top_Module_1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x8-bit single-port distributed Read Only RAM        : 1
 4x32-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 2
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
# Registers                                            : 1025
 Flip-Flops                                            : 1025
# Multiplexers                                         : 78
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 4-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 64
 32-bit 32-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Top_Module_1> ...

Optimizing unit <Register_Stack_1> ...
WARNING:Xst:1710 - FF/Latch <REG_Files_31_1023> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1022> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1021> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1020> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1019> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1018> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1017> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1016> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1015> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1014> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1013> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1012> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1011> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1010> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1009> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1008> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1007> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1006> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1005> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1004> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1003> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1002> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1001> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_1000> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_999> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_998> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_997> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_996> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_995> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_994> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_993> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <REG_Files_31_992> (without init value) has a constant value of 0 in block <Register_Stack_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Digital_Tube1> ...
WARNING:Xst:1710 - FF/Latch <Register_Stack_1/REG_Files_31_369> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_363> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_359> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_347> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_345> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_337> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_331> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_327> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_315> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_313> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_305> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_299> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_295> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_283> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_281> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_273> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_267> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_263> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_251> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_491> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_487> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_475> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_473> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_465> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_459> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_455> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_443> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_441> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_433> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_427> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_423> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_411> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_409> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_401> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_395> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_391> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_379> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_377> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_121> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_113> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_107> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_103> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_91> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_89> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_81> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_75> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_71> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_59> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_57> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_49> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_43> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_39> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_27> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_25> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_17> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_11> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_7> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_249> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_241> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_235> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_231> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_219> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_217> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_209> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_203> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_199> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_187> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_185> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_177> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_171> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_167> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_155> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_153> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_145> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_139> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_135> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_123> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_859> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_857> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_849> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_843> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_839> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_827> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_825> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_817> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_811> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_807> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_795> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_793> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_785> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_779> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_775> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_763> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_761> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_753> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_747> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_987> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_985> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_977> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_971> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_967> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_955> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_953> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_945> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_939> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_935> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_923> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_921> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_913> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_907> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_903> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_891> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_889> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_881> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_875> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_871> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_615> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_603> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_601> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_593> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_587> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_583> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_571> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_569> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_561> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_555> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_551> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_539> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_537> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_529> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_523> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_519> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_507> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_505> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_497> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_743> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_731> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_729> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_721> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_715> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_711> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_699> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_697> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_689> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_683> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_679> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_667> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_665> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_657> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_651> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_647> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_635> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_633> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_625> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Register_Stack_1/REG_Files_31_619> (without init value) has a constant value of 0 in block <Top_Module_1>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_543> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_541> <Register_Stack_1/REG_Files_31_535> <Register_Stack_1/REG_Files_31_533> <Register_Stack_1/REG_Files_31_531> <Register_Stack_1/REG_Files_31_527> <Register_Stack_1/REG_Files_31_525> <Register_Stack_1/REG_Files_31_521> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_600> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_592> <Register_Stack_1/REG_Files_31_588> <Register_Stack_1/REG_Files_31_584> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_5> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_1> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_604> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_596> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_549> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_545> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_606> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_602> <Register_Stack_1/REG_Files_31_590> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_607> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_605> <Register_Stack_1/REG_Files_31_599> <Register_Stack_1/REG_Files_31_597> <Register_Stack_1/REG_Files_31_595> <Register_Stack_1/REG_Files_31_591> <Register_Stack_1/REG_Files_31_589> <Register_Stack_1/REG_Files_31_585> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_613> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_609> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_566> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_562> <Register_Stack_1/REG_Files_31_554> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_572> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_564> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_568> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_560> <Register_Stack_1/REG_Files_31_556> <Register_Stack_1/REG_Files_31_552> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_574> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_570> <Register_Stack_1/REG_Files_31_558> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_630> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_626> <Register_Stack_1/REG_Files_31_618> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_575> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_573> <Register_Stack_1/REG_Files_31_567> <Register_Stack_1/REG_Files_31_565> <Register_Stack_1/REG_Files_31_563> <Register_Stack_1/REG_Files_31_559> <Register_Stack_1/REG_Files_31_557> <Register_Stack_1/REG_Files_31_553> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_581> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_577> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_632> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_624> <Register_Stack_1/REG_Files_31_620> <Register_Stack_1/REG_Files_31_616> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_636> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_628> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_638> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_634> <Register_Stack_1/REG_Files_31_622> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_639> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_637> <Register_Stack_1/REG_Files_31_631> <Register_Stack_1/REG_Files_31_629> <Register_Stack_1/REG_Files_31_627> <Register_Stack_1/REG_Files_31_623> <Register_Stack_1/REG_Files_31_621> <Register_Stack_1/REG_Files_31_617> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_700> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_692> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_645> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_641> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_702> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_698> <Register_Stack_1/REG_Files_31_686> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_703> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_701> <Register_Stack_1/REG_Files_31_695> <Register_Stack_1/REG_Files_31_693> <Register_Stack_1/REG_Files_31_691> <Register_Stack_1/REG_Files_31_687> <Register_Stack_1/REG_Files_31_685> <Register_Stack_1/REG_Files_31_681> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_598> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_594> <Register_Stack_1/REG_Files_31_586> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_662> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_658> <Register_Stack_1/REG_Files_31_650> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_709> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_705> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_664> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_656> <Register_Stack_1/REG_Files_31_652> <Register_Stack_1/REG_Files_31_648> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_670> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_666> <Register_Stack_1/REG_Files_31_654> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_671> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_669> <Register_Stack_1/REG_Files_31_663> <Register_Stack_1/REG_Files_31_661> <Register_Stack_1/REG_Files_31_659> <Register_Stack_1/REG_Files_31_655> <Register_Stack_1/REG_Files_31_653> <Register_Stack_1/REG_Files_31_649> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_668> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_660> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_726> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_722> <Register_Stack_1/REG_Files_31_714> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_732> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_724> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_677> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_673> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_728> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_720> <Register_Stack_1/REG_Files_31_716> <Register_Stack_1/REG_Files_31_712> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_734> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_730> <Register_Stack_1/REG_Files_31_718> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_735> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_733> <Register_Stack_1/REG_Files_31_727> <Register_Stack_1/REG_Files_31_725> <Register_Stack_1/REG_Files_31_723> <Register_Stack_1/REG_Files_31_719> <Register_Stack_1/REG_Files_31_717> <Register_Stack_1/REG_Files_31_713> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_741> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_737> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_22> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_18> <Register_Stack_1/REG_Files_31_10> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_694> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_690> <Register_Stack_1/REG_Files_31_682> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_24> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_16> <Register_Stack_1/REG_Files_31_12> <Register_Stack_1/REG_Files_31_8> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_696> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_688> <Register_Stack_1/REG_Files_31_684> <Register_Stack_1/REG_Files_31_680> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_30> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_26> <Register_Stack_1/REG_Files_31_14> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_31> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_29> <Register_Stack_1/REG_Files_31_23> <Register_Stack_1/REG_Files_31_21> <Register_Stack_1/REG_Files_31_19> <Register_Stack_1/REG_Files_31_15> <Register_Stack_1/REG_Files_31_13> <Register_Stack_1/REG_Files_31_9> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_28> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_20> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_805> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_801> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_760> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_752> <Register_Stack_1/REG_Files_31_748> <Register_Stack_1/REG_Files_31_744> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_758> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_754> <Register_Stack_1/REG_Files_31_746> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_37> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_33> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_764> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_756> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_766> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_762> <Register_Stack_1/REG_Files_31_750> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_822> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_818> <Register_Stack_1/REG_Files_31_810> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_767> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_765> <Register_Stack_1/REG_Files_31_759> <Register_Stack_1/REG_Files_31_757> <Register_Stack_1/REG_Files_31_755> <Register_Stack_1/REG_Files_31_751> <Register_Stack_1/REG_Files_31_749> <Register_Stack_1/REG_Files_31_745> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_773> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_769> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_824> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_816> <Register_Stack_1/REG_Files_31_812> <Register_Stack_1/REG_Files_31_808> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_830> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_826> <Register_Stack_1/REG_Files_31_814> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_54> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_50> <Register_Stack_1/REG_Files_31_42> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_831> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_829> <Register_Stack_1/REG_Files_31_823> <Register_Stack_1/REG_Files_31_821> <Register_Stack_1/REG_Files_31_819> <Register_Stack_1/REG_Files_31_815> <Register_Stack_1/REG_Files_31_813> <Register_Stack_1/REG_Files_31_809> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_60> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_52> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_56> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_48> <Register_Stack_1/REG_Files_31_44> <Register_Stack_1/REG_Files_31_40> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_828> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_820> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_62> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_58> <Register_Stack_1/REG_Files_31_46> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_101> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_97> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_63> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_61> <Register_Stack_1/REG_Files_31_55> <Register_Stack_1/REG_Files_31_53> <Register_Stack_1/REG_Files_31_51> <Register_Stack_1/REG_Files_31_47> <Register_Stack_1/REG_Files_31_45> <Register_Stack_1/REG_Files_31_41> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_790> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_786> <Register_Stack_1/REG_Files_31_778> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_837> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_833> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_792> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_784> <Register_Stack_1/REG_Files_31_780> <Register_Stack_1/REG_Files_31_776> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_69> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_65> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_901> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_897> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_796> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_788> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_798> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_794> <Register_Stack_1/REG_Files_31_782> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_120> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_112> <Register_Stack_1/REG_Files_31_108> <Register_Stack_1/REG_Files_31_104> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_854> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_850> <Register_Stack_1/REG_Files_31_842> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_799> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_797> <Register_Stack_1/REG_Files_31_791> <Register_Stack_1/REG_Files_31_789> <Register_Stack_1/REG_Files_31_787> <Register_Stack_1/REG_Files_31_783> <Register_Stack_1/REG_Files_31_781> <Register_Stack_1/REG_Files_31_777> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_860> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_852> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_856> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_848> <Register_Stack_1/REG_Files_31_844> <Register_Stack_1/REG_Files_31_840> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_118> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_114> <Register_Stack_1/REG_Files_31_106> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_862> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_858> <Register_Stack_1/REG_Files_31_846> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_86> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_82> <Register_Stack_1/REG_Files_31_74> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_124> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_116> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_863> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_861> <Register_Stack_1/REG_Files_31_855> <Register_Stack_1/REG_Files_31_853> <Register_Stack_1/REG_Files_31_851> <Register_Stack_1/REG_Files_31_847> <Register_Stack_1/REG_Files_31_845> <Register_Stack_1/REG_Files_31_841> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_92> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_84> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_126> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_122> <Register_Stack_1/REG_Files_31_110> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_88> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_80> <Register_Stack_1/REG_Files_31_76> <Register_Stack_1/REG_Files_31_72> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_920> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_912> <Register_Stack_1/REG_Files_31_908> <Register_Stack_1/REG_Files_31_904> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_94> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_90> <Register_Stack_1/REG_Files_31_78> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_127> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_125> <Register_Stack_1/REG_Files_31_119> <Register_Stack_1/REG_Files_31_117> <Register_Stack_1/REG_Files_31_115> <Register_Stack_1/REG_Files_31_111> <Register_Stack_1/REG_Files_31_109> <Register_Stack_1/REG_Files_31_105> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_133> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_129> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_95> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_93> <Register_Stack_1/REG_Files_31_87> <Register_Stack_1/REG_Files_31_85> <Register_Stack_1/REG_Files_31_83> <Register_Stack_1/REG_Files_31_79> <Register_Stack_1/REG_Files_31_77> <Register_Stack_1/REG_Files_31_73> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_918> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_914> <Register_Stack_1/REG_Files_31_906> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_924> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_916> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_869> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_865> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_926> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_922> <Register_Stack_1/REG_Files_31_910> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_927> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_925> <Register_Stack_1/REG_Files_31_919> <Register_Stack_1/REG_Files_31_917> <Register_Stack_1/REG_Files_31_915> <Register_Stack_1/REG_Files_31_911> <Register_Stack_1/REG_Files_31_909> <Register_Stack_1/REG_Files_31_905> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_933> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_929> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_150> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_146> <Register_Stack_1/REG_Files_31_138> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_152> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_144> <Register_Stack_1/REG_Files_31_140> <Register_Stack_1/REG_Files_31_136> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_886> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_882> <Register_Stack_1/REG_Files_31_874> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_892> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_884> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_888> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_880> <Register_Stack_1/REG_Files_31_876> <Register_Stack_1/REG_Files_31_872> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_894> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_890> <Register_Stack_1/REG_Files_31_878> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_156> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_148> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_950> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_946> <Register_Stack_1/REG_Files_31_938> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_895> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_893> <Register_Stack_1/REG_Files_31_887> <Register_Stack_1/REG_Files_31_885> <Register_Stack_1/REG_Files_31_883> <Register_Stack_1/REG_Files_31_879> <Register_Stack_1/REG_Files_31_877> <Register_Stack_1/REG_Files_31_873> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_158> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_154> <Register_Stack_1/REG_Files_31_142> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_952> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_944> <Register_Stack_1/REG_Files_31_940> <Register_Stack_1/REG_Files_31_936> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_159> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_157> <Register_Stack_1/REG_Files_31_151> <Register_Stack_1/REG_Files_31_149> <Register_Stack_1/REG_Files_31_147> <Register_Stack_1/REG_Files_31_143> <Register_Stack_1/REG_Files_31_141> <Register_Stack_1/REG_Files_31_137> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_214> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_210> <Register_Stack_1/REG_Files_31_202> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_220> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_212> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_165> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_161> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_216> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_208> <Register_Stack_1/REG_Files_31_204> <Register_Stack_1/REG_Files_31_200> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_222> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_218> <Register_Stack_1/REG_Files_31_206> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_956> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_948> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_223> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_221> <Register_Stack_1/REG_Files_31_215> <Register_Stack_1/REG_Files_31_213> <Register_Stack_1/REG_Files_31_211> <Register_Stack_1/REG_Files_31_207> <Register_Stack_1/REG_Files_31_205> <Register_Stack_1/REG_Files_31_201> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_958> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_954> <Register_Stack_1/REG_Files_31_942> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_959> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_957> <Register_Stack_1/REG_Files_31_951> <Register_Stack_1/REG_Files_31_949> <Register_Stack_1/REG_Files_31_947> <Register_Stack_1/REG_Files_31_943> <Register_Stack_1/REG_Files_31_941> <Register_Stack_1/REG_Files_31_937> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_965> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_961> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_182> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_178> <Register_Stack_1/REG_Files_31_170> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_229> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_225> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_184> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_176> <Register_Stack_1/REG_Files_31_172> <Register_Stack_1/REG_Files_31_168> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_190> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_186> <Register_Stack_1/REG_Files_31_174> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_191> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_189> <Register_Stack_1/REG_Files_31_183> <Register_Stack_1/REG_Files_31_181> <Register_Stack_1/REG_Files_31_179> <Register_Stack_1/REG_Files_31_175> <Register_Stack_1/REG_Files_31_173> <Register_Stack_1/REG_Files_31_169> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_188> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_180> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_982> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_978> <Register_Stack_1/REG_Files_31_970> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_984> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_976> <Register_Stack_1/REG_Files_31_972> <Register_Stack_1/REG_Files_31_968> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_246> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_242> <Register_Stack_1/REG_Files_31_234> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_990> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_986> <Register_Stack_1/REG_Files_31_974> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_197> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_193> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_252> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_244> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_991> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_989> <Register_Stack_1/REG_Files_31_983> <Register_Stack_1/REG_Files_31_981> <Register_Stack_1/REG_Files_31_979> <Register_Stack_1/REG_Files_31_975> <Register_Stack_1/REG_Files_31_973> <Register_Stack_1/REG_Files_31_969> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_248> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_240> <Register_Stack_1/REG_Files_31_236> <Register_Stack_1/REG_Files_31_232> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_254> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_250> <Register_Stack_1/REG_Files_31_238> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_988> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_980> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_255> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_253> <Register_Stack_1/REG_Files_31_247> <Register_Stack_1/REG_Files_31_245> <Register_Stack_1/REG_Files_31_243> <Register_Stack_1/REG_Files_31_239> <Register_Stack_1/REG_Files_31_237> <Register_Stack_1/REG_Files_31_233> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_310> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_306> <Register_Stack_1/REG_Files_31_298> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_261> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_257> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_312> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_304> <Register_Stack_1/REG_Files_31_300> <Register_Stack_1/REG_Files_31_296> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_316> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_308> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_318> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_314> <Register_Stack_1/REG_Files_31_302> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_319> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_317> <Register_Stack_1/REG_Files_31_311> <Register_Stack_1/REG_Files_31_309> <Register_Stack_1/REG_Files_31_307> <Register_Stack_1/REG_Files_31_303> <Register_Stack_1/REG_Files_31_301> <Register_Stack_1/REG_Files_31_297> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_325> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_321> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_280> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_272> <Register_Stack_1/REG_Files_31_268> <Register_Stack_1/REG_Files_31_264> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_278> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_274> <Register_Stack_1/REG_Files_31_266> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_284> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_276> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_286> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_282> <Register_Stack_1/REG_Files_31_270> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_342> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_338> <Register_Stack_1/REG_Files_31_330> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_287> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_285> <Register_Stack_1/REG_Files_31_279> <Register_Stack_1/REG_Files_31_277> <Register_Stack_1/REG_Files_31_275> <Register_Stack_1/REG_Files_31_271> <Register_Stack_1/REG_Files_31_269> <Register_Stack_1/REG_Files_31_265> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_293> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_289> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_344> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_336> <Register_Stack_1/REG_Files_31_332> <Register_Stack_1/REG_Files_31_328> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_350> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_346> <Register_Stack_1/REG_Files_31_334> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_351> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_349> <Register_Stack_1/REG_Files_31_343> <Register_Stack_1/REG_Files_31_341> <Register_Stack_1/REG_Files_31_339> <Register_Stack_1/REG_Files_31_335> <Register_Stack_1/REG_Files_31_333> <Register_Stack_1/REG_Files_31_329> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_348> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_340> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_406> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_402> <Register_Stack_1/REG_Files_31_394> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_412> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_404> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_357> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_353> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_408> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_400> <Register_Stack_1/REG_Files_31_396> <Register_Stack_1/REG_Files_31_392> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_414> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_410> <Register_Stack_1/REG_Files_31_398> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_415> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_413> <Register_Stack_1/REG_Files_31_407> <Register_Stack_1/REG_Files_31_405> <Register_Stack_1/REG_Files_31_403> <Register_Stack_1/REG_Files_31_399> <Register_Stack_1/REG_Files_31_397> <Register_Stack_1/REG_Files_31_393> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_421> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_417> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_374> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_370> <Register_Stack_1/REG_Files_31_362> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_380> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_372> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_376> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_368> <Register_Stack_1/REG_Files_31_364> <Register_Stack_1/REG_Files_31_360> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_382> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_378> <Register_Stack_1/REG_Files_31_366> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_383> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_381> <Register_Stack_1/REG_Files_31_375> <Register_Stack_1/REG_Files_31_373> <Register_Stack_1/REG_Files_31_371> <Register_Stack_1/REG_Files_31_367> <Register_Stack_1/REG_Files_31_365> <Register_Stack_1/REG_Files_31_361> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_440> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_432> <Register_Stack_1/REG_Files_31_428> <Register_Stack_1/REG_Files_31_424> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_438> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_434> <Register_Stack_1/REG_Files_31_426> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_444> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_436> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_389> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_385> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_446> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_442> <Register_Stack_1/REG_Files_31_430> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_502> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_498> <Register_Stack_1/REG_Files_31_490> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_447> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_445> <Register_Stack_1/REG_Files_31_439> <Register_Stack_1/REG_Files_31_437> <Register_Stack_1/REG_Files_31_435> <Register_Stack_1/REG_Files_31_431> <Register_Stack_1/REG_Files_31_429> <Register_Stack_1/REG_Files_31_425> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_453> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_449> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_504> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_496> <Register_Stack_1/REG_Files_31_492> <Register_Stack_1/REG_Files_31_488> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_510> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_506> <Register_Stack_1/REG_Files_31_494> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_511> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_509> <Register_Stack_1/REG_Files_31_503> <Register_Stack_1/REG_Files_31_501> <Register_Stack_1/REG_Files_31_499> <Register_Stack_1/REG_Files_31_495> <Register_Stack_1/REG_Files_31_493> <Register_Stack_1/REG_Files_31_489> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_508> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_500> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_470> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_466> <Register_Stack_1/REG_Files_31_458> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_517> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_513> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_472> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_464> <Register_Stack_1/REG_Files_31_460> <Register_Stack_1/REG_Files_31_456> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_476> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_468> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_478> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_474> <Register_Stack_1/REG_Files_31_462> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_534> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_530> <Register_Stack_1/REG_Files_31_522> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_479> in Unit <Top_Module_1> is equivalent to the following 7 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_477> <Register_Stack_1/REG_Files_31_471> <Register_Stack_1/REG_Files_31_469> <Register_Stack_1/REG_Files_31_467> <Register_Stack_1/REG_Files_31_463> <Register_Stack_1/REG_Files_31_461> <Register_Stack_1/REG_Files_31_457> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_540> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_532> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_485> in Unit <Top_Module_1> is equivalent to the following FF/Latch, which will be removed : <Register_Stack_1/REG_Files_31_481> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_536> in Unit <Top_Module_1> is equivalent to the following 3 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_528> <Register_Stack_1/REG_Files_31_524> <Register_Stack_1/REG_Files_31_520> 
INFO:Xst:2261 - The FF/Latch <Register_Stack_1/REG_Files_31_542> in Unit <Top_Module_1> is equivalent to the following 2 FFs/Latches, which will be removed : <Register_Stack_1/REG_Files_31_538> <Register_Stack_1/REG_Files_31_526> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_Module_1, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 362
 Flip-Flops                                            : 362

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top_Module_1.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 574
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 17
#      LUT2                        : 6
#      LUT3                        : 40
#      LUT4                        : 113
#      LUT5                        : 229
#      LUT6                        : 119
#      MUXCY                       : 17
#      MUXF7                       : 10
#      VCC                         : 1
#      XORCY                       : 18
# FlipFlops/Latches                : 362
#      FD                          : 3
#      FDCE                        : 341
#      FDR                         : 18
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 22
#      IBUF                        : 10
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             362  out of  18224     1%  
 Number of Slice LUTs:                  527  out of   9112     5%  
    Number used as Logic:               527  out of   9112     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    527
   Number with an unused Flip Flop:     165  out of    527    31%  
   Number with an unused LUT:             0  out of    527     0%  
   Number of fully used LUT-FF pairs:   362  out of    527    68%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    232    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+--------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)          | Load  |
-----------------------------------+--------------------------------+-------+
CLK                                | BUFGP                          | 19    |
CLK_Register                       | BUFGP                          | 341   |
CLKOUT                             | NONE(Digital_Tuble_1/Bit_Sel_1)| 2     |
-----------------------------------+--------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.242ns (Maximum Frequency: 446.100MHz)
   Minimum input arrival time before clock: 6.217ns
   Maximum output required time after clock: 8.860ns
   Maximum combinational path delay: 11.072ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.990ns (frequency: 502.550MHz)
  Total number of paths / destination ports: 191 / 37
-------------------------------------------------------------------------
Delay:               1.990ns (Levels of Logic = 19)
  Source:            fenpin1_0 (FF)
  Destination:       fenpin1_17 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: fenpin1_0 to fenpin1_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  fenpin1_0 (fenpin1_0)
     INV:I->O              1   0.206   0.000  Mcount_fenpin1_lut<0>_INV_0 (Mcount_fenpin1_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcount_fenpin1_cy<0> (Mcount_fenpin1_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_fenpin1_cy<1> (Mcount_fenpin1_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_fenpin1_cy<2> (Mcount_fenpin1_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_fenpin1_cy<3> (Mcount_fenpin1_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_fenpin1_cy<4> (Mcount_fenpin1_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_fenpin1_cy<5> (Mcount_fenpin1_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_fenpin1_cy<6> (Mcount_fenpin1_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_fenpin1_cy<7> (Mcount_fenpin1_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_fenpin1_cy<8> (Mcount_fenpin1_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_fenpin1_cy<9> (Mcount_fenpin1_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_fenpin1_cy<10> (Mcount_fenpin1_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_fenpin1_cy<11> (Mcount_fenpin1_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_fenpin1_cy<12> (Mcount_fenpin1_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_fenpin1_cy<13> (Mcount_fenpin1_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_fenpin1_cy<14> (Mcount_fenpin1_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Mcount_fenpin1_cy<15> (Mcount_fenpin1_cy<15>)
     MUXCY:CI->O           0   0.019   0.000  Mcount_fenpin1_cy<16> (Mcount_fenpin1_cy<16>)
     XORCY:CI->O           1   0.180   0.000  Mcount_fenpin1_xor<17> (Result<17>)
     FDR:D                     0.102          fenpin1_17
    ----------------------------------------
    Total                      1.990ns (1.411ns logic, 0.579ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_Register'
  Clock period: 1.473ns (frequency: 678.771MHz)
  Total number of paths / destination ports: 341 / 341
-------------------------------------------------------------------------
Delay:               1.473ns (Levels of Logic = 1)
  Source:            Register_Stack_1/REG_Files_31_964 (FF)
  Destination:       Register_Stack_1/REG_Files_31_964 (FF)
  Source Clock:      CLK_Register rising
  Destination Clock: CLK_Register rising

  Data Path: Register_Stack_1/REG_Files_31_964 to Register_Stack_1/REG_Files_31_964
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.721  Register_Stack_1/REG_Files_31_964 (Register_Stack_1/REG_Files_31_964)
     LUT3:I1->O            1   0.203   0.000  Register_Stack_1/REG_Files[0][31]_REG_Files[0][31]_mux_69_OUT<964>1 (Register_Stack_1/REG_Files[0][31]_REG_Files[0][31]_mux_69_OUT<964>)
     FDCE:D                    0.102          Register_Stack_1/REG_Files_31_964
    ----------------------------------------
    Total                      1.473ns (0.752ns logic, 0.721ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKOUT'
  Clock period: 2.242ns (frequency: 446.100MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.242ns (Levels of Logic = 1)
  Source:            Digital_Tuble_1/Bit_Sel_0 (FF)
  Destination:       Digital_Tuble_1/Bit_Sel_0 (FF)
  Source Clock:      CLKOUT rising
  Destination Clock: CLKOUT rising

  Data Path: Digital_Tuble_1/Bit_Sel_0 to Digital_Tuble_1/Bit_Sel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   0.908  Digital_Tuble_1/Bit_Sel_0 (Digital_Tuble_1/Bit_Sel_0)
     INV:I->O              1   0.206   0.579  Digital_Tuble_1/Mcount_Bit_Sel_xor<0>11_INV_0 (Digital_Tuble_1/Result<0>)
     FD:D                      0.102          Digital_Tuble_1/Bit_Sel_0
    ----------------------------------------
    Total                      2.242ns (0.755ns logic, 1.487ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_Register'
  Total number of paths / destination ports: 4454 / 1023
-------------------------------------------------------------------------
Offset:              6.217ns (Levels of Logic = 3)
  Source:            Addr<1> (PAD)
  Destination:       Register_Stack_1/REG_Files_31_991 (FF)
  Destination Clock: CLK_Register rising

  Data Path: Addr<1> to Register_Stack_1/REG_Files_31_991
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           123   1.222   2.166  Addr_1_IBUF (Addr_1_IBUF)
     LUT5:I2->O          308   0.205   2.319  Register_Stack_1/W_Addr[4]_Decoder_36_OUT<0><4>1 (Register_Stack_1/W_Addr[4]_Decoder_36_OUT<0>)
     LUT5:I1->O            1   0.203   0.000  Register_Stack_1/REG_Files[0][31]_REG_Files[0][31]_mux_69_OUT<0>1 (Register_Stack_1/REG_Files[0][31]_REG_Files[0][31]_mux_69_OUT<0>)
     FDCE:D                    0.102          Register_Stack_1/REG_Files_31_0
    ----------------------------------------
    Total                      6.217ns (1.732ns logic, 4.485ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKOUT'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              6.416ns (Levels of Logic = 4)
  Source:            Digital_Tuble_1/Bit_Sel_0 (FF)
  Destination:       Seg<5> (PAD)
  Source Clock:      CLKOUT rising

  Data Path: Digital_Tuble_1/Bit_Sel_0 to Seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              12   0.447   1.253  Digital_Tuble_1/Bit_Sel_0 (Digital_Tuble_1/Bit_Sel_0)
     LUT6:I1->O            1   0.203   0.000  Digital_Tuble_1/Mmux_led_data<0>_3 (Digital_Tuble_1/Mmux_led_data<0>_3)
     MUXF7:I1->O           7   0.140   1.021  Digital_Tuble_1/Mmux_led_data<0>_2_f7 (Digital_Tuble_1/led_data<0>)
     LUT4:I0->O            1   0.203   0.579  Digital_Tuble_1/Seg<2>1 (Seg_2_OBUF)
     OBUF:I->O                 2.571          Seg_2_OBUF (Seg<2>)
    ----------------------------------------
    Total                      6.416ns (3.564ns logic, 2.852ns route)
                                       (55.5% logic, 44.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_Register'
  Total number of paths / destination ports: 3906 / 7
-------------------------------------------------------------------------
Offset:              8.860ns (Levels of Logic = 7)
  Source:            Register_Stack_1/REG_Files_31_694 (FF)
  Destination:       Seg<6> (PAD)
  Source Clock:      CLK_Register rising

  Data Path: Register_Stack_1/REG_Files_31_694 to Seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.447   0.864  Register_Stack_1/REG_Files_31_694 (Register_Stack_1/REG_Files_31_694)
     LUT6:I2->O            1   0.203   0.827  Register_Stack_1/Mmux_R_Data_A_95 (Register_Stack_1/Mmux_R_Data_A_929)
     LUT6:I2->O            2   0.203   0.721  Register_Stack_1/Mmux_R_Data_A_41 (Register_Stack_1/Mmux_R_Data_A_41)
     LUT3:I1->O            1   0.203   0.684  Register_Stack_1/Mmux_R_Data_A_2_f7_01 (Data<10>)
     LUT6:I4->O            1   0.203   0.000  Digital_Tuble_1/Mmux_led_data<2>_4 (Digital_Tuble_1/Mmux_led_data<2>_4)
     MUXF7:I0->O           7   0.131   1.021  Digital_Tuble_1/Mmux_led_data<2>_2_f7 (Digital_Tuble_1/led_data<2>)
     LUT4:I0->O            1   0.203   0.579  Digital_Tuble_1/Mram_Seg61 (Seg_6_OBUF)
     OBUF:I->O                 2.571          Seg_6_OBUF (Seg<6>)
    ----------------------------------------
    Total                      8.860ns (4.164ns logic, 4.696ns route)
                                       (47.0% logic, 53.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2653 / 7
-------------------------------------------------------------------------
Delay:               11.072ns (Levels of Logic = 8)
  Source:            Addr<1> (PAD)
  Destination:       Seg<6> (PAD)

  Data Path: Addr<1> to Seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           123   1.222   2.302  Addr_1_IBUF (Addr_1_IBUF)
     LUT6:I0->O            1   0.203   0.827  Register_Stack_1/Mmux_R_Data_A_95 (Register_Stack_1/Mmux_R_Data_A_929)
     LUT6:I2->O            2   0.203   0.721  Register_Stack_1/Mmux_R_Data_A_41 (Register_Stack_1/Mmux_R_Data_A_41)
     LUT3:I1->O            1   0.203   0.684  Register_Stack_1/Mmux_R_Data_A_2_f7_01 (Data<10>)
     LUT6:I4->O            1   0.203   0.000  Digital_Tuble_1/Mmux_led_data<2>_4 (Digital_Tuble_1/Mmux_led_data<2>_4)
     MUXF7:I0->O           7   0.131   1.021  Digital_Tuble_1/Mmux_led_data<2>_2_f7 (Digital_Tuble_1/led_data<2>)
     LUT4:I0->O            1   0.203   0.579  Digital_Tuble_1/Mram_Seg61 (Seg_6_OBUF)
     OBUF:I->O                 2.571          Seg_6_OBUF (Seg<6>)
    ----------------------------------------
    Total                     11.072ns (4.939ns logic, 6.133ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.990|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLKOUT
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKOUT         |    2.242|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_Register
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_Register   |    1.473|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.54 secs
 
--> 

Total memory usage is 235848 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  190 (   0 filtered)
Number of infos    :  191 (   0 filtered)

