
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120237                       # Number of seconds simulated
sim_ticks                                120236785038                       # Number of ticks simulated
final_tick                               690068078172                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135322                       # Simulator instruction rate (inst/s)
host_op_rate                                   175781                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7067081                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893368                       # Number of bytes of host memory used
host_seconds                                 17013.64                       # Real time elapsed on the host
sim_insts                                  2302314080                       # Number of instructions simulated
sim_ops                                    2990676305                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4441472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3112832                       # Number of bytes read from this memory
system.physmem.bytes_read::total              7558528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1340800                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1340800                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        34699                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        24319                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 59051                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10475                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10475                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14904                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     36939378                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        20227                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25889182                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                62863690                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        20227                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35131                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11151329                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11151329                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11151329                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14904                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     36939378                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        20227                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25889182                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               74015020                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               288337615                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21152056                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18788100                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829327                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11118914                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10833438                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340284                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52473                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228242034                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119767571                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21152056                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12173722                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24206827                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5615340                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2873884                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13967084                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822326                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    259099310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.520607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.769496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234892483     90.66%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1097564      0.42%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2038020      0.79%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765959      0.68%     92.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3587972      1.38%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4340889      1.68%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1042061      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          566121      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9768241      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    259099310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073359                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.415373                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226264273                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4868245                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24170447                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24645                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3771699                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061824                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134815818                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3771699                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226549594                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2631871                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1309831                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23903100                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       933213                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134671768                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          108                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89208                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       619001                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177743900                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608877449                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608877449                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31032701                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18461                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9241                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2743267                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23497465                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4143775                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73808                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       930536                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134171593                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18461                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127396501                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80419                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20477926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42760294                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    259099310                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.491690                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.174529                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    204543836     78.94%     78.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22897616      8.84%     87.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11743814      4.53%     92.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6731564      2.60%     94.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7503217      2.90%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3755642      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1506516      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350449      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66656      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    259099310                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233450     47.41%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        184275     37.42%     84.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74698     15.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99978405     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005868      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22281028     17.49%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121980      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127396501                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.441831                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             492423                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003865                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    514465154                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154668278                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124439549                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127888924                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224509                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3971656                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          298                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       114867                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3771699                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1866246                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        74548                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134190057                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6200                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23497465                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4143775                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9241                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37149                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          751                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          298                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821705                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1105275                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1926980                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126277487                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22005175                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1119014                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26127114                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19520397                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121939                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.437950                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124473920                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124439549                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71145408                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164109737                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.431576                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433523                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21545120                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833745                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    255327611                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.441195                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.290907                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    213124049     83.47%     83.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15991812      6.26%     89.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12501269      4.90%     94.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2469878      0.97%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114389      1.22%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1056412      0.41%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4523614      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005576      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1540612      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    255327611                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1540612                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387981331                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272160421                       # The number of ROB writes
system.switch_cpus0.timesIdled                6077124                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               29238305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.883376                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.883376                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.346816                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.346816                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584789374                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162268772                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142650548                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               288337615                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25114120                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20609752                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2350524                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10615289                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9896389                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2508334                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       110708                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    225376390                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137820241                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25114120                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12404723                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29722290                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6500710                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      10468937                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13629956                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2340197                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    269697299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.626857                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.984360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       239975009     88.98%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2213696      0.82%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4019348      1.49%     91.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2363886      0.88%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1945434      0.72%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1731921      0.64%     93.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          957462      0.36%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2392974      0.89%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14097569      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    269697299                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087100                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.477982                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       223524454                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     12335479                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29634164                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        73942                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4129256                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4122933                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          428                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     168986944                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2413                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4129256                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       223855532                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         810115                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     10510526                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29357431                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1034434                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     168934726                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        112271                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       599604                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    237981411                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    784024882                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    784024882                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    202366007                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35615404                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40228                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20145                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2992690                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15685575                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8469055                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        87663                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1982301                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         167653711                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40229                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        159957988                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        76409                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19683409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40548518                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    269697299                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.593102                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.281254                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    203063923     75.29%     75.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26485218      9.82%     85.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13957344      5.18%     90.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9761681      3.62%     93.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9753123      3.62%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3501367      1.30%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2665216      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       313000      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       196427      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    269697299                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          58756     13.70%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             6      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        191754     44.71%     58.41% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       178411     41.59%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    134949297     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2193890      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        20083      0.01%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14348858      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8445860      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     159957988                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.554759                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             428927                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002681                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    590118611                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    187377838                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    157241584                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     160386915                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       329412                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2520189                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           25                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          493                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       102885                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4129256                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         574093                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63965                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    167693940                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18702                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15685575                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8469055                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20145                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         52635                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          493                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1356998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1224062                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2581060                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    158137304                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14238986                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1820684                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22684738                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22402926                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8445752                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.548445                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             157241720                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            157241584                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92019781                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        250490211                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.545338                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367359                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    117688089                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    145064028                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22630244                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        40168                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2370243                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    265568043                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.546241                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.397412                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    206363359     77.71%     77.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28864967     10.87%     88.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11080747      4.17%     92.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5840368      2.20%     94.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4952055      1.86%     96.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2354739      0.89%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1110396      0.42%     98.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1739124      0.65%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3262288      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    265568043                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    117688089                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     145064028                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21531556                       # Number of memory references committed
system.switch_cpus1.commit.loads             13165386                       # Number of loads committed
system.switch_cpus1.commit.membars              20084                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          21041115                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        130595603                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2997969                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3262288                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           430000027                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          339517815                       # The number of ROB writes
system.switch_cpus1.timesIdled                3322839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18640316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          117688089                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            145064028                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    117688089                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.450015                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.450015                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.408161                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.408161                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       711145724                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      219597714                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      156531238                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         40168                       # number of misc regfile writes
system.l20.replacements                         34808                       # number of replacements
system.l20.tagsinuse                              512                       # Cycle average of tags in use
system.l20.total_refs                           21448                       # Total number of references to valid blocks.
system.l20.sampled_refs                         35320                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.607248                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            3.253955                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.134843                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   503.888508                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             4.722694                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.006355                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000263                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.984157                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.009224                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        16463                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  16463                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            4657                       # number of Writeback hits
system.l20.Writeback_hits::total                 4657                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        16463                       # number of demand (read+write) hits
system.l20.demand_hits::total                   16463                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        16463                       # number of overall hits
system.l20.overall_hits::total                  16463                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        34699                       # number of ReadReq misses
system.l20.ReadReq_misses::total                34713                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        34699                       # number of demand (read+write) misses
system.l20.demand_misses::total                 34713                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        34699                       # number of overall misses
system.l20.overall_misses::total                34713                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3047450                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7177505352                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7180552802                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3047450                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7177505352                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7180552802                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3047450                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7177505352                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7180552802                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51162                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51176                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         4657                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             4657                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51162                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51176                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51162                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51176                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.678218                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.678306                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.678218                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.678306                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.678218                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.678306                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       217675                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206850.495749                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206854.861349                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       217675                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206850.495749                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206854.861349                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       217675                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206850.495749                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206854.861349                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3568                       # number of writebacks
system.l20.writebacks::total                     3568                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        34699                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           34713                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        34699                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            34713                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        34699                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           34713                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2207543                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5096265414                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5098472957                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2207543                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5096265414                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5098472957                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2207543                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5096265414                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5098472957                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.678218                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.678306                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.678218                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.678306                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.678218                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.678306                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 157681.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146870.671028                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146875.031170                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 157681.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146870.671028                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146875.031170                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 157681.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146870.671028                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146875.031170                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         24423                       # number of replacements
system.l21.tagsinuse                       511.973092                       # Cycle average of tags in use
system.l21.total_refs                           23223                       # Total number of references to valid blocks.
system.l21.sampled_refs                         24935                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.931341                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            4.147331                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.308774                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   498.907619                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             8.609369                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.008100                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000603                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.974429                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.016815                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999947                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        14375                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  14376                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8342                       # number of Writeback hits
system.l21.Writeback_hits::total                 8342                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        14375                       # number of demand (read+write) hits
system.l21.demand_hits::total                   14376                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        14375                       # number of overall hits
system.l21.overall_hits::total                  14376                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        24299                       # number of ReadReq misses
system.l21.ReadReq_misses::total                24318                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 20                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        24319                       # number of demand (read+write) misses
system.l21.demand_misses::total                 24338                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        24319                       # number of overall misses
system.l21.overall_misses::total                24338                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4062100                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5222744559                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5226806659                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      4413171                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      4413171                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4062100                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5227157730                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5231219830                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4062100                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5227157730                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5231219830                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           20                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        38674                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              38694                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8342                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8342                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               20                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           20                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        38694                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               38714                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           20                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        38694                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              38714                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.950000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.628303                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.628470                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.950000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.628495                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.628661                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.950000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.628495                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.628661                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 213794.736842                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 214936.604757                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 214935.712600                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 220658.550000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 220658.550000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 213794.736842                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 214941.310498                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 214940.415400                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 213794.736842                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 214941.310498                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 214940.415400                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                6907                       # number of writebacks
system.l21.writebacks::total                     6907                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        24299                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           24318                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           20                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            20                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        24319                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            24338                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        24319                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           24338                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2918748                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3761287979                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3764206727                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      3211248                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      3211248                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2918748                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3764499227                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3767417975                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2918748                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3764499227                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3767417975                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.628303                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.628470                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.950000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.628495                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.628661                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.950000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.628495                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.628661                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 153618.315789                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 154791.883575                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 154790.966650                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 160562.400000                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 160562.400000                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 153618.315789                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 154796.629261                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 154795.709385                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 153618.315789                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 154796.629261                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 154795.709385                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992626                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013999185                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874305.332717                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992626                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022424                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13967069                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13967069                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13967069                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13967069                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13967069                       # number of overall hits
system.cpu0.icache.overall_hits::total       13967069                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3513658                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3513658                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3513658                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3513658                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3513658                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3513658                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13967084                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13967084                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13967084                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13967084                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13967084                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13967084                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 234243.866667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 234243.866667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 234243.866667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 234243.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 234243.866667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 234243.866667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3163650                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3163650                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3163650                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3163650                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3163650                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3163650                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       225975                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       225975                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       225975                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       225975                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       225975                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       225975                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51162                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246989967                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51418                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4803.570092                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.053419                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.946581                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.808802                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.191198                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20080668                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20080668                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9245                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9245                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24091102                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24091102                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24091102                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24091102                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       204113                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       204113                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       204113                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        204113                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       204113                       # number of overall misses
system.cpu0.dcache.overall_misses::total       204113                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34321814494                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34321814494                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34321814494                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34321814494                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34321814494                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34321814494                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20284781                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20284781                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9245                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24295215                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24295215                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24295215                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24295215                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010062                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010062                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008401                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008401                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008401                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008401                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 168151.046205                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 168151.046205                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 168151.046205                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 168151.046205                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 168151.046205                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 168151.046205                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4657                       # number of writebacks
system.cpu0.dcache.writebacks::total             4657                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       152951                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       152951                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       152951                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       152951                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       152951                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       152951                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51162                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51162                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51162                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51162                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51162                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51162                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8537333477                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8537333477                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8537333477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8537333477                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8537333477                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8537333477                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002106                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002106                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002106                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002106                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 166868.642293                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 166868.642293                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 166868.642293                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 166868.642293                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 166868.642293                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 166868.642293                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.577922                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098263570                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2356788.776824                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.577922                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.028170                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.742913                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13629933                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13629933                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13629933                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13629933                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13629933                       # number of overall hits
system.cpu1.icache.overall_hits::total       13629933                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           23                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           23                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           23                       # number of overall misses
system.cpu1.icache.overall_misses::total           23                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4881671                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4881671                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4881671                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4881671                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4881671                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4881671                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13629956                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13629956                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13629956                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13629956                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13629956                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13629956                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 212246.565217                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 212246.565217                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 212246.565217                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 212246.565217                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 212246.565217                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 212246.565217                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4284889                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4284889                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4284889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4284889                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4284889                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4284889                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 214244.450000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 214244.450000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 214244.450000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 214244.450000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 214244.450000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 214244.450000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38694                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               178132689                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 38950                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4573.368139                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.692306                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.307694                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901142                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098858                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10611276                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10611276                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8325569                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8325569                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20115                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20115                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        20084                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        20084                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18936845                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18936845                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18936845                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18936845                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        99584                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        99584                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          164                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          164                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        99748                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         99748                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        99748                       # number of overall misses
system.cpu1.dcache.overall_misses::total        99748                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16581785565                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16581785565                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     37619685                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     37619685                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16619405250                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16619405250                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16619405250                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16619405250                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10710860                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10710860                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8325733                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8325733                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        20084                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        20084                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19036593                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19036593                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19036593                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19036593                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009297                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009297                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000020                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000020                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005240                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005240                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005240                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005240                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 166510.539494                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 166510.539494                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 229388.323171                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 229388.323171                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 166613.919577                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 166613.919577                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 166613.919577                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 166613.919577                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       272945                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 136472.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8342                       # number of writebacks
system.cpu1.dcache.writebacks::total             8342                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        60910                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        60910                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          144                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          144                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        61054                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        61054                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        61054                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        61054                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38674                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38674                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38694                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38694                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38694                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38694                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6367119160                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6367119160                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4584252                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4584252                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6371703412                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6371703412                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6371703412                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6371703412                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003611                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 164635.650825                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 164635.650825                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 229212.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 229212.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 164669.029100                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 164669.029100                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 164669.029100                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 164669.029100                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
