xrun(64): 20.09-s017: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s017: Started on Mar 21, 2025 at 15:44:57 PDT
xrun
	-define INITIALIZE_MEMORY
	-xminitialize 0
	+gui
	+access+rwc
	+xm64bit
	+xmstatus
	+xmtimescale+1ns/1ps
	+xmoveride_timescale
	-v ./netlist/core.out.v
	-v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v
	./netlist/fullchip_tb.v

   User defined plus("+") options:
	+xmoveride_timescale

Recompiling... reason: unable to stat '/./home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v'.
file: /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v
xmvlog: *W,LIBNOU: Library "./netlist/core.out.v" given but not used.
xmvlog: *W,LIBNOU: Library "/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v" given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
xmvlog: Memory Usage - Current physical: 16.4M, Current virtual: 89.5M
xmvlog: CPU Usage - 0.0s system + 0.2s user = 0.2s total (0.3s, 91.6% cpu)
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
		Caching library 'tcbn65gplus' ....... Done
		Caching library 'core' ....... Done
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,6337|12): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9795): S

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,7091|12): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9754): S

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,9660|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5860): Q

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,19502|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): Q

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,29903|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): Q

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,40323|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): Q

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,61006|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): Q

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,61073|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,82676|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): Q

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,153135|28): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,122847): o_valid
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,122849): o_full

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,123002|52): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,87145): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,87146): o_empty

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,88158|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,123054|52): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,91880): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,91881): o_empty

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,92762|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,123105|52): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,119688): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,119689): o_empty

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,120704|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,121835|17): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,121838|17): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,121841|17): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,121844|17): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,121847|18): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,121850|17): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,121853|18): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,123154|52): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,114984): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,114985): o_empty

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,115926|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,123207|52): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,110347): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,110348): o_empty

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,111185|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5860): QN

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,123261|52): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,105792): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,105793): o_empty

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,106544|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5860): QN

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,123314|52): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,101155): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,101156): o_empty

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,102075|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,123367|52): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,96577): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,96578): o_empty

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/trhussain/finalProject/ece260_project/gate_sim/core.pnr.v,97454|20): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

	Top level design units:
		fullchip_tb
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:               33083     399
		UDPs:                  14748       3
		Primitives:            69351       9
		Timing outputs:        34805     241
		Registers:              6354      45
		Scalar wires:          41248       -
		Expanded wires:           72       3
		Vectored wires:            1       -
		Initial blocks:           14      14
		Cont. assignments:        12      21
		Pseudo assignments:        3       3
		Timing checks:         46592       -
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.fullchip_tb:v
xmelab: Memory Usage - Final: 67.8M, Peak: 75.1M, Peak virtual: 199.1M
xmelab: CPU Usage - 0.1s system + 3.3s user = 3.4s total (3.5s, 96.6% cpu)

-------------------------------------
Relinquished control to SimVision...
xcelium> 
xcelium> source /software/ECE/XCELIUM-2009/tools/xcelium/files/xmsimrc
xcelium> ^C
xcelium> ^C
xcelium> ^C
xcelium> ^C
xcelium> ^C
xcelium> ^C
xcelium> xmsim: Memory Usage - Final: 93.8M, Peak: 93.8M, Peak virtual: 211.1M
xmsim: CPU Usage - 2.7s system + 1.6s user = 4.3s total (161.2s, 2.7% cpu)
TOOL:	xrun(64)	20.09-s017: Exiting on Mar 21, 2025 at 15:47:43 PDT  (total: 00:02:46)
