git clone --depth 1 --no-tags https://github.com/lycfly/EasyNPU.git f:/verilog_sva_gh_scraper/data/full_repos/488892086
git clone --depth 1 --no-tags https://github.com/apahm/sata3.git f:/verilog_sva_gh_scraper/data/full_repos/488204243
git clone --depth 1 --no-tags https://github.com/rosmarinocc/CPU54.git f:/verilog_sva_gh_scraper/data/full_repos/491150978
git clone --depth 1 --no-tags https://github.com/BambooWhispering/FPGA-Sobel_edge_detect.git f:/verilog_sva_gh_scraper/data/full_repos/492147188
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-SNK_TripleZ80_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/490456910
git clone --depth 1 --no-tags https://github.com/JohnBagshaw/SoC-FPGA-Interface-Peripherals.git f:/verilog_sva_gh_scraper/data/full_repos/493434729
git clone --depth 1 --no-tags https://github.com/oamin12/AES.git f:/verilog_sva_gh_scraper/data/full_repos/489523687
git clone --depth 1 --no-tags https://github.com/ShannonM-code/floating-point-multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/492968382
git clone --depth 1 --no-tags https://github.com/AnasMations/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/491491037
git clone --depth 1 --no-tags https://github.com/captain-amygdala/huidu-hd-d16.git f:/verilog_sva_gh_scraper/data/full_repos/492127006
git clone --depth 1 --no-tags https://github.com/jfw225/mnist-cnn-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/492052179
git clone --depth 1 --no-tags https://github.com/phuvg/apb_protocol.git f:/verilog_sva_gh_scraper/data/full_repos/493648968
git clone --depth 1 --no-tags https://github.com/SykpeWookal/RPS.git f:/verilog_sva_gh_scraper/data/full_repos/491831039
git clone --depth 1 --no-tags https://github.com/NaitikSanas/efinix_demos.git f:/verilog_sva_gh_scraper/data/full_repos/492140857
git clone --depth 1 --no-tags https://github.com/yoonhyeonjoon/ChiselGuide.git f:/verilog_sva_gh_scraper/data/full_repos/491021109
git clone --depth 1 --no-tags https://github.com/FrancesoM/HDL_FFT.git f:/verilog_sva_gh_scraper/data/full_repos/494117590
git clone --depth 1 --no-tags https://github.com/ekiwi/comparing-random-testing-and-bmc.git f:/verilog_sva_gh_scraper/data/full_repos/494226220
git clone --depth 1 --no-tags https://github.com/kmakhno/ad9648_ll_ip.git f:/verilog_sva_gh_scraper/data/full_repos/489311655
git clone --depth 1 --no-tags https://github.com/suwesh/32-bit-RISC-Processor-.git f:/verilog_sva_gh_scraper/data/full_repos/488685842
git clone --depth 1 --no-tags https://github.com/pingzhili/Computer_Architecture_22SP.git f:/verilog_sva_gh_scraper/data/full_repos/489882892
git clone --depth 1 --no-tags https://github.com/wintermelon008/FINAL-CPU-RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/488845284
git clone --depth 1 --no-tags https://github.com/elvislzy/rv32imzicsr_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/490083218
git clone --depth 1 --no-tags https://github.com/Pinguparty/FPGA_Pong.git f:/verilog_sva_gh_scraper/data/full_repos/488940388
git clone --depth 1 --no-tags https://github.com/anmol109/AMBA-AXI4-Lite.git f:/verilog_sva_gh_scraper/data/full_repos/489075769
git clone --depth 1 --no-tags https://github.com/lachuy/ImageProcessing.git f:/verilog_sva_gh_scraper/data/full_repos/492651917
git clone --depth 1 --no-tags https://github.com/Fluuuegel/USTC-COD-Lab-2022.git f:/verilog_sva_gh_scraper/data/full_repos/492496812
git clone --depth 1 --no-tags https://github.com/zona8815/AES_System_with_Arbiter_PUF.git f:/verilog_sva_gh_scraper/data/full_repos/488660558
git clone --depth 1 --no-tags https://github.com/sitongzhai/firrtlsynthesis.git f:/verilog_sva_gh_scraper/data/full_repos/493019833
git clone --depth 1 --no-tags https://github.com/QiaoHui7/FFT_Radix_6.git f:/verilog_sva_gh_scraper/data/full_repos/491107123
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/Full-Adder-.git f:/verilog_sva_gh_scraper/data/full_repos/489737377
git clone --depth 1 --no-tags https://github.com/razibShahadat/FPGA---Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/492170531
git clone --depth 1 --no-tags https://github.com/Inory-Megumi/fir_top.git f:/verilog_sva_gh_scraper/data/full_repos/488114909
git clone --depth 1 --no-tags https://github.com/Zach-Bravo/CompArch_Project_Final.git f:/verilog_sva_gh_scraper/data/full_repos/488275929
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/SequenceNumberDetector.git f:/verilog_sva_gh_scraper/data/full_repos/491893499
git clone --depth 1 --no-tags https://github.com/Ghanshu03101997/RAM-Verilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/491613864
git clone --depth 1 --no-tags https://github.com/f-castello/ms.14_dlx.git f:/verilog_sva_gh_scraper/data/full_repos/491293837
git clone --depth 1 --no-tags https://github.com/sinemckontas/cse3038-project2.git f:/verilog_sva_gh_scraper/data/full_repos/492977268
git clone --depth 1 --no-tags https://github.com/smabbasht/Pedometer-RISC-V-Research.git f:/verilog_sva_gh_scraper/data/full_repos/493166958
git clone --depth 1 --no-tags https://github.com/nimamaguale/hw5.git f:/verilog_sva_gh_scraper/data/full_repos/494084076
git clone --depth 1 --no-tags https://github.com/FGranda2/Time-Synchronization.git f:/verilog_sva_gh_scraper/data/full_repos/490951031
git clone --depth 1 --no-tags https://github.com/kmakhno/axis_packet_generator.git f:/verilog_sva_gh_scraper/data/full_repos/489754105
git clone --depth 1 --no-tags https://github.com/Woomou/validator.git f:/verilog_sva_gh_scraper/data/full_repos/490299936
git clone --depth 1 --no-tags https://github.com/Ghanshu03101997/4-bit-carry-look-Ahed-Adder-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/491606132
git clone --depth 1 --no-tags https://github.com/sandeep260301/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/493570740
git clone --depth 1 --no-tags https://github.com/idkname4048228/Digital-Design-vivado.git f:/verilog_sva_gh_scraper/data/full_repos/493164353
git clone --depth 1 --no-tags https://github.com/GyeongHoKim/riscv_core.git f:/verilog_sva_gh_scraper/data/full_repos/490146507
git clone --depth 1 --no-tags https://github.com/gjghlinix/IP.git f:/verilog_sva_gh_scraper/data/full_repos/487872024
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/Packetization-.git f:/verilog_sva_gh_scraper/data/full_repos/490598001
git clone --depth 1 --no-tags https://github.com/windgod31202/PRPG_3bitsLFSR.git f:/verilog_sva_gh_scraper/data/full_repos/492573812
git clone --depth 1 --no-tags https://github.com/BrenoRev/Projeto-Forno-Microondas.git f:/verilog_sva_gh_scraper/data/full_repos/490046888
git clone --depth 1 --no-tags https://github.com/vishwas1101/CS-F342-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/489872041
git clone --depth 1 --no-tags https://github.com/mattvenn/caravel_walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/491120667
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/comparator.git f:/verilog_sva_gh_scraper/data/full_repos/491087690
git clone --depth 1 --no-tags https://github.com/hansollasido/verilog-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/491993646
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/BRAM-.git f:/verilog_sva_gh_scraper/data/full_repos/489995759
git clone --depth 1 --no-tags https://github.com/Ghanshu03101997/3-to-8-Decoder_Verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/491617825
git clone --depth 1 --no-tags https://github.com/FaithGriffin/CSARCH1_HDLProject1.git f:/verilog_sva_gh_scraper/data/full_repos/493534871
git clone --depth 1 --no-tags https://github.com/a-mehrotra/EECE3324-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/490718585
git clone --depth 1 --no-tags https://github.com/windgod31202/BCD_upper.git f:/verilog_sva_gh_scraper/data/full_repos/487692214
git clone --depth 1 --no-tags https://github.com/jayyoon1218/4-bit-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/489448225
git clone --depth 1 --no-tags https://github.com/yasnakateb/ChiselNotes.git f:/verilog_sva_gh_scraper/data/full_repos/491441424
git clone --depth 1 --no-tags https://github.com/ToddRenn/SIMON64_128.git f:/verilog_sva_gh_scraper/data/full_repos/489701197
git clone --depth 1 --no-tags https://github.com/Nimausfi/LED_Driver.git f:/verilog_sva_gh_scraper/data/full_repos/487894100
git clone --depth 1 --no-tags https://github.com/fangjh21/ic_course.git f:/verilog_sva_gh_scraper/data/full_repos/489604357
git clone --depth 1 --no-tags https://github.com/rosmarinocc/cpu89.git f:/verilog_sva_gh_scraper/data/full_repos/491820353
git clone --depth 1 --no-tags https://github.com/AnyTask2001/whu_elc_lab.git f:/verilog_sva_gh_scraper/data/full_repos/493701189
git clone --depth 1 --no-tags https://github.com/Fluuuegel/USTC-COD-HW-2022.git f:/verilog_sva_gh_scraper/data/full_repos/491789788
git clone --depth 1 --no-tags https://github.com/ThanforeHarich/CNN-calculator-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/489668832
git clone --depth 1 --no-tags https://github.com/BrandondonChi/Valid-Ready-Handshake.git f:/verilog_sva_gh_scraper/data/full_repos/488504492
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/Clock-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/488336589
git clone --depth 1 --no-tags https://github.com/imuguruza/gdg_talk_material.git f:/verilog_sva_gh_scraper/data/full_repos/492257860
git clone --depth 1 --no-tags https://github.com/Jazzel/HU-CA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/489714588
git clone --depth 1 --no-tags https://github.com/Ghanshu03101997/4-Bit-Ripple-Carry-Adder-Verilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/491606814
git clone --depth 1 --no-tags https://github.com/youwei0505/IC_Contest.git f:/verilog_sva_gh_scraper/data/full_repos/487781111
git clone --depth 1 --no-tags https://github.com/Hetsoni2002/booth-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/493567909
git clone --depth 1 --no-tags https://github.com/ganeshtmvs/EE5332_Project-.git f:/verilog_sva_gh_scraper/data/full_repos/492929469
git clone --depth 1 --no-tags https://github.com/HEDEZ44/EYANTRA2021-SOIL_MONITORING_BOT.git f:/verilog_sva_gh_scraper/data/full_repos/488909340
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/Trigger-Signal.git f:/verilog_sva_gh_scraper/data/full_repos/490399250
git clone --depth 1 --no-tags https://github.com/jschuster1203/VerilogToDimacs.git f:/verilog_sva_gh_scraper/data/full_repos/489431780
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/state-Machine-example.git f:/verilog_sva_gh_scraper/data/full_repos/491238935
git clone --depth 1 --no-tags https://github.com/eroor8/fccm2022demo_concept_drift.git f:/verilog_sva_gh_scraper/data/full_repos/492598827
git clone --depth 1 --no-tags https://github.com/p76061425/DIC_TrafficLight.git f:/verilog_sva_gh_scraper/data/full_repos/492509276
git clone --depth 1 --no-tags https://github.com/LAMPA23/ModelSim.git f:/verilog_sva_gh_scraper/data/full_repos/492766689
git clone --depth 1 --no-tags https://github.com/vtkhatri/fpu-verification.git f:/verilog_sva_gh_scraper/data/full_repos/493503487
git clone --depth 1 --no-tags https://github.com/geekifan/mips-design.git f:/verilog_sva_gh_scraper/data/full_repos/491573622
git clone --depth 1 --no-tags https://github.com/dinasmh/8b10b.git f:/verilog_sva_gh_scraper/data/full_repos/494088301
git clone --depth 1 --no-tags https://github.com/liuly0322/riscv32-ustc-codh-lab6.git f:/verilog_sva_gh_scraper/data/full_repos/488894374
git clone --depth 1 --no-tags https://github.com/Ghanshu03101997/8-Bit-Skip-By-3-Counter-Verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/492845867
git clone --depth 1 --no-tags https://github.com/Agusgal/EV22.git f:/verilog_sva_gh_scraper/data/full_repos/491643929
git clone --depth 1 --no-tags https://github.com/aliasgharchakera/RISC-V-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/488521589
git clone --depth 1 --no-tags https://github.com/ajoshantony/FPGA_Mario.git f:/verilog_sva_gh_scraper/data/full_repos/491261961
git clone --depth 1 --no-tags https://github.com/Splasher1804/Spartan3E-RGB-Generated-Pattern.git f:/verilog_sva_gh_scraper/data/full_repos/492263484
git clone --depth 1 --no-tags https://github.com/nimamaguale/hw3.git f:/verilog_sva_gh_scraper/data/full_repos/494035764
git clone --depth 1 --no-tags https://github.com/lachuy/ImageProcessing1.git f:/verilog_sva_gh_scraper/data/full_repos/492653478
git clone --depth 1 --no-tags https://github.com/zhangkesjtu/AXI_bus_handshake.git f:/verilog_sva_gh_scraper/data/full_repos/488211392
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/trafficLight.git f:/verilog_sva_gh_scraper/data/full_repos/491635858
git clone --depth 1 --no-tags https://github.com/Ghanshu03101997/Frequency-divider-with-50-Duty-CycleVerilog-Code.git f:/verilog_sva_gh_scraper/data/full_repos/492867013
git clone --depth 1 --no-tags https://github.com/HummusPrince/PseudoCPU.git f:/verilog_sva_gh_scraper/data/full_repos/489790801
git clone --depth 1 --no-tags https://github.com/Nimausfi/HDMI_Out.git f:/verilog_sva_gh_scraper/data/full_repos/487947388
git clone --depth 1 --no-tags https://github.com/eymay/Corg2022Spring.git f:/verilog_sva_gh_scraper/data/full_repos/489437697
