
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 7.71

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: status[0]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input13/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.08    0.21    0.20    0.40 ^ input13/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net14 (net)
                  0.21    0.00    0.40 ^ status[0]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ status[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.07    0.07   library removal time
                                  0.07   data required time
-----------------------------------------------------------------------------
                                  0.07   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: celsius_value[4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: celsius_value[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ celsius_value[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.09    0.38    0.38 v celsius_value[4]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         celsius_value[4] (net)
                  0.09    0.00    0.38 v _130_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.06    0.45 ^ _130_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _028_ (net)
                  0.08    0.00    0.45 ^ _131_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.06    0.05    0.50 v _131_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _008_ (net)
                  0.06    0.00    0.50 v celsius_value[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ celsius_value[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: celsius_value[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input13/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.08    0.21    0.20    0.40 ^ input13/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net14 (net)
                  0.21    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    24    0.31    0.21    0.24    0.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.21    0.00    0.64 ^ celsius_value[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.64   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ celsius_value[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: adc_value[9] (input port clocked by core_clock)
Endpoint: celsius_value[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v adc_value[9] (in)
                                         adc_value[9] (net)
                  0.00    0.00    0.20 v input11/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.24    0.76    0.96 v input11/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net12 (net)
                  0.24    0.00    0.96 v _108_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.04    0.19    0.43    1.39 v _108_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _065_ (net)
                  0.19    0.00    1.39 v _112_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     6    0.12    0.21    0.37    1.76 v _112_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _069_ (net)
                  0.21    0.00    1.76 v _120_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.05    0.36    0.25    2.01 ^ _120_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _077_ (net)
                  0.36    0.00    2.01 ^ _121_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.05    0.15    2.16 ^ _121_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _004_ (net)
                  0.05    0.00    2.16 ^ celsius_value[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.16   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ celsius_value[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  7.71   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: celsius_value[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input13/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     2    0.08    0.21    0.20    0.40 ^ input13/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net14 (net)
                  0.21    0.00    0.40 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
    24    0.31    0.21    0.24    0.64 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_12)
                                         net1 (net)
                  0.21    0.00    0.64 ^ celsius_value[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.64   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ celsius_value[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  9.45   slack (MET)


Startpoint: adc_value[9] (input port clocked by core_clock)
Endpoint: celsius_value[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.00    0.00    0.00    0.20 v adc_value[9] (in)
                                         adc_value[9] (net)
                  0.00    0.00    0.20 v input11/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     2    0.03    0.24    0.76    0.96 v input11/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         net12 (net)
                  0.24    0.00    0.96 v _108_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.04    0.19    0.43    1.39 v _108_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _065_ (net)
                  0.19    0.00    1.39 v _112_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_4)
     6    0.12    0.21    0.37    1.76 v _112_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_4)
                                         _069_ (net)
                  0.21    0.00    1.76 v _120_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.05    0.36    0.25    2.01 ^ _120_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _077_ (net)
                  0.36    0.00    2.01 ^ _121_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.05    0.15    2.16 ^ _121_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _004_ (net)
                  0.05    0.00    2.16 ^ celsius_value[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.16   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ celsius_value[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.13    9.87   library setup time
                                  9.87   data required time
-----------------------------------------------------------------------------
                                  9.87   data required time
                                 -2.16   data arrival time
-----------------------------------------------------------------------------
                                  7.71   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.2441961765289307

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8015

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.2763034403324127

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.29429998993873596

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9388

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: input_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: status[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.49    0.49 ^ input_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.07    0.56 v _097_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.24    0.81 v _169_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
   0.19    1.00 ^ _100_/ZN (gf180mcu_fd_sc_mcu9t5v0__inv_2)
   0.14    1.14 v _101_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_4)
   0.22    1.36 v _147_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.18    1.55 v _148_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
   0.00    1.55 v status[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
           1.55   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ status[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
  -0.14    9.86   library setup time
           9.86   data required time
---------------------------------------------------------
           9.86   data required time
          -1.55   data arrival time
---------------------------------------------------------
           8.31   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: celsius_value[4]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: celsius_value[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ celsius_value[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.38    0.38 v celsius_value[4]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.45 ^ _130_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.50 v _131_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.00    0.50 v celsius_value[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.50   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ celsius_value[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
2.1554

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
7.7134

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
357.863970

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.53e-03   7.69e-04   1.52e-08   4.30e-03  64.0%
Combinational          1.75e-03   6.67e-04   2.40e-08   2.42e-03  36.0%
Clock                  0.00e+00   0.00e+00   7.72e-08   7.72e-08   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.28e-03   1.44e-03   1.16e-07   6.72e-03 100.0%
                          78.6%      21.4%       0.0%
