Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Aug 20 22:45:41 2025
| Host         : DESKTOP-TGKP8L1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Matrix_multi_timing_summary_routed.rpt -pb Matrix_multi_timing_summary_routed.pb -rpx Matrix_multi_timing_summary_routed.rpx -warn_on_violation
| Design       : Matrix_multi
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  383         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (383)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1150)
5. checking no_input_delay (10)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (383)
--------------------------
 There are 383 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1150)
---------------------------------------------------
 There are 1150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1167          inf        0.000                      0                 1167           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1167 Endpoints
Min Delay          1167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            B_reg_r2_0_15_0_5/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.719ns  (logic 0.970ns (11.121%)  route 7.750ns (88.879%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  din_IBUF[1]_inst/O
                         net (fo=20, routed)          7.750     8.719    B_reg_r2_0_15_0_5/DIA1
    SLICE_X6Y8           RAMD32                                       r  B_reg_r2_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            A_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.530ns  (logic 0.970ns (11.368%)  route 7.560ns (88.632%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  din_IBUF[1]_inst/O
                         net (fo=20, routed)          7.560     8.530    din_IBUF[1]
    SLICE_X7Y8           FDRE                                         r  A_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            B_reg_r1_0_15_0_5/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.321ns  (logic 0.961ns (11.551%)  route 7.359ns (88.448%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
    N17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  din_IBUF[4]_inst/O
                         net (fo=20, routed)          7.359     8.321    B_reg_r1_0_15_0_5/DIC0
    SLICE_X6Y9           RAMD32                                       r  B_reg_r1_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[6]
                            (input port)
  Destination:            B_reg_r2_0_15_6_7/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.171ns  (logic 0.975ns (11.937%)  route 7.196ns (88.063%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  din[6] (IN)
                         net (fo=0)                   0.000     0.000    din[6]
    W18                  IBUF (Prop_ibuf_I_O)         0.975     0.975 r  din_IBUF[6]_inst/O
                         net (fo=24, routed)          7.196     8.171    B_reg_r2_0_15_6_7/D
    SLICE_X4Y9           RAMD32                                       r  B_reg_r2_0_15_6_7/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[6]
                            (input port)
  Destination:            B_reg_r2_0_15_6_7/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.171ns  (logic 0.975ns (11.937%)  route 7.196ns (88.063%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  din[6] (IN)
                         net (fo=0)                   0.000     0.000    din[6]
    W18                  IBUF (Prop_ibuf_I_O)         0.975     0.975 r  din_IBUF[6]_inst/O
                         net (fo=24, routed)          7.196     8.171    B_reg_r2_0_15_6_7/D
    SLICE_X4Y9           RAMD32                                       r  B_reg_r2_0_15_6_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[6]
                            (input port)
  Destination:            A_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.126ns  (logic 0.975ns (12.003%)  route 7.150ns (87.997%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  din[6] (IN)
                         net (fo=0)                   0.000     0.000    din[6]
    W18                  IBUF (Prop_ibuf_I_O)         0.975     0.975 r  din_IBUF[6]_inst/O
                         net (fo=24, routed)          7.150     8.126    din_IBUF[6]
    SLICE_X5Y18          FDRE                                         r  A_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            B_reg_r1_0_15_0_5/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.094ns  (logic 0.970ns (11.980%)  route 7.124ns (88.020%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.970     0.970 r  din_IBUF[1]_inst/O
                         net (fo=20, routed)          7.124     8.094    B_reg_r1_0_15_0_5/DIA1
    SLICE_X6Y9           RAMD32                                       r  B_reg_r1_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            A_reg[8][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.081ns  (logic 0.961ns (11.895%)  route 7.120ns (88.105%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
    N17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  din_IBUF[4]_inst/O
                         net (fo=20, routed)          7.120     8.081    din_IBUF[4]
    SLICE_X9Y7           FDRE                                         r  A_reg[8][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            B_reg_r4_0_15_0_5/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 0.961ns (11.929%)  route 7.096ns (88.071%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
    N17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  din_IBUF[4]_inst/O
                         net (fo=20, routed)          7.096     8.058    B_reg_r4_0_15_0_5/DIC0
    SLICE_X8Y8           RAMD32                                       r  B_reg_r4_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bw2/Prod_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bw2/Prod_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.995ns  (logic 2.928ns (36.621%)  route 5.067ns (63.379%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  bw2/Prod_reg[1]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bw2/Prod_reg[1]/Q
                         net (fo=6, routed)           1.035     1.513    bw2/Booth[2]
    SLICE_X8Y7           LUT4 (Prop_lut4_I2_O)        0.321     1.834 r  bw2/g0_b0__13/O
                         net (fo=13, routed)          1.628     3.462    bw2/g0_b0__13_n_0
    SLICE_X7Y10          LUT6 (Prop_lut6_I1_O)        0.328     3.790 r  bw2/S_carry_i_4__1/O
                         net (fo=1, routed)           0.000     3.790    bw2/S_carry_i_4__1_n_0
    SLICE_X7Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.340 r  bw2/S_carry/CO[3]
                         net (fo=1, routed)           0.000     4.340    bw2/S_carry_n_0
    SLICE_X7Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.653 r  bw2/S_carry__0/O[3]
                         net (fo=2, routed)           1.277     5.930    bw2/S_carry__0_n_4
    SLICE_X6Y11          LUT6 (Prop_lut6_I5_O)        0.306     6.236 r  bw2/S__31_carry__0_i_1__1/O
                         net (fo=1, routed)           0.000     6.236    bw2/S__31_carry__0_i_1__1_n_0
    SLICE_X6Y11          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.612 r  bw2/S__31_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.612    bw2/S__31_carry__0_n_0
    SLICE_X6Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     6.868 r  bw2/S__31_carry__1/O[2]
                         net (fo=2, routed)           1.127     7.995    bw2/S__31_carry__1_n_5
    SLICE_X7Y12          FDRE                                         r  bw2/Prod_reg[14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A_reg[5][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bw1/A_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE                         0.000     0.000 r  A_reg[5][2]/C
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  A_reg[5][2]/Q
                         net (fo=1, routed)           0.051     0.215    bw1/A_reg[7]_3[2]
    SLICE_X5Y17          LUT6 (Prop_lut6_I4_O)        0.045     0.260 r  bw1/A[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.260    bw1/A__0[2]
    SLICE_X5Y17          FDRE                                         r  bw1/A_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg[7][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bw3/A_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE                         0.000     0.000 r  A_reg[7][5]/C
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  A_reg[7][5]/Q
                         net (fo=1, routed)           0.051     0.215    bw3/A_reg[7]_3[5]
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.045     0.260 r  bw3/A[5]_i_1/O
                         net (fo=1, routed)           0.000     0.260    bw3/A[5]_i_1_n_0
    SLICE_X9Y17          FDRE                                         r  bw3/A_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg[6][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bw2/A_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE                         0.000     0.000 r  A_reg[6][4]/C
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  A_reg[6][4]/Q
                         net (fo=1, routed)           0.080     0.221    bw2/A_reg[7]_3[4]
    SLICE_X12Y11         LUT6 (Prop_lut6_I4_O)        0.045     0.266 r  bw2/A[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.266    bw2/A[4]_i_1__0_n_0
    SLICE_X12Y11         FDRE                                         r  bw2/A_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg[13][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bw1/A_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE                         0.000     0.000 r  A_reg[13][7]/C
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  A_reg[13][7]/Q
                         net (fo=1, routed)           0.087     0.228    bw1/A_reg[7]_1[7]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.045     0.273 r  bw1/A[7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.273    bw1/A__0[7]
    SLICE_X6Y16          FDRE                                         r  bw1/A_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg[6][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bw2/A_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y11         FDRE                         0.000     0.000 r  A_reg[6][0]/C
    SLICE_X13Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  A_reg[6][0]/Q
                         net (fo=1, routed)           0.087     0.228    bw2/A_reg[7]_3[0]
    SLICE_X12Y11         LUT6 (Prop_lut6_I4_O)        0.045     0.273 r  bw2/A[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.273    bw2/A[0]_i_1__0_n_0
    SLICE_X12Y11         FDRE                                         r  bw2/A_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A_reg[11][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bw3/A_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE                         0.000     0.000 r  A_reg[11][2]/C
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  A_reg[11][2]/Q
                         net (fo=1, routed)           0.087     0.228    bw3/A_reg[7]_2[2]
    SLICE_X8Y16          LUT6 (Prop_lut6_I3_O)        0.045     0.273 r  bw3/A[2]_i_1/O
                         net (fo=1, routed)           0.000     0.273    bw3/A[2]_i_1_n_0
    SLICE_X8Y16          FDRE                                         r  bw3/A_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bw0/Prod_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bw0/P_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.390%)  route 0.112ns (40.610%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE                         0.000     0.000 r  bw0/Prod_reg[6]/C
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bw0/Prod_reg[6]/Q
                         net (fo=2, routed)           0.112     0.276    bw0/Prod_reg_n_0_[6]
    SLICE_X1Y9           FDRE                                         r  bw0/P_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bw1/Prod_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bw1/P_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.148ns (52.690%)  route 0.133ns (47.310%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE                         0.000     0.000 r  bw1/Prod_reg[7]/C
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  bw1/Prod_reg[7]/Q
                         net (fo=2, routed)           0.133     0.281    bw1/Prod_reg_n_0_[7]
    SLICE_X3Y8           FDRE                                         r  bw1/P_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[3]/Q
                         net (fo=6, routed)           0.122     0.286    FSM_onehot_state_reg_n_0_[3]
    SLICE_X10Y8          FDRE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 load_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            B_reg_r3_0_15_0_5/RAMA/WADR3
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (49.043%)  route 0.147ns (50.957%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE                         0.000     0.000 r  load_count_reg[3]/C
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  load_count_reg[3]/Q
                         net (fo=75, routed)          0.147     0.288    B_reg_r3_0_15_0_5/ADDRD3
    SLICE_X10Y9          RAMD32                                       r  B_reg_r3_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------





