library ieee;
use ieee.std_logic_1164.all

entity data_path is
    port(
        pcm,a3m,d3m,aluAm,aluBm,aluin: in std_logic_vector (1 downto 0);
        pcw,irw,rfw,t1w,t2w,t3w,t4w,ramw,xw,zw,cw: in std_logic
    );
end entity;