{"vcs1":{"timestamp_begin":1741086490.835305439, "rt":4.78, "ut":4.51, "st":0.21}}
{"vcselab":{"timestamp_begin":1741086495.691776673, "rt":0.19, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1741086495.945433405, "rt":0.30, "ut":0.13, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1741086490.525200683}
{"VCS_COMP_START_TIME": 1741086490.525200683}
{"VCS_COMP_END_TIME": 1741086496.315298298}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 352056}}
{"vcselab": {"peak_mem": 158216}}
