Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/programFiles/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'CPU_Debug_DataCache_A2' is not connected on this instance [D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CPUSrcCode/Testbench/cpu_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv" Line 3. Module cache(SET_ADDR_LEN=2,TAG_ADDR_LEN=7,WAY_CNT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv" Line 2. Module main_mem(LINE_ADDR_LEN=2,ADDR_LEN=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/mem.sv" Line 2. Module mem_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/cache.sv" Line 3. Module cache(SET_ADDR_LEN=2,TAG_ADDR_LEN=7,WAY_CNT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/main_mem.sv" Line 2. Module main_mem(LINE_ADDR_LEN=2,ADDR_LEN=9) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/USTC_CS_Work/CompArch/labs/lab4/lab4.srcs/sources_1/new/CacheSrcCode/mem.sv" Line 2. Module mem_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.NPC_Generator_default
Compiling module xil_defaultlib.PC_IF
Compiling module xil_defaultlib.PC_ID
Compiling module xil_defaultlib.InstructionCache
Compiling module xil_defaultlib.IR_ID
Compiling module xil_defaultlib.CSR_EX
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ControllerDecoder
Compiling module xil_defaultlib.ImmExtend
Compiling module xil_defaultlib.PC_EX
Compiling module xil_defaultlib.BR_Target_EX
Compiling module xil_defaultlib.Op1_EX
Compiling module xil_defaultlib.Imm_EX
Compiling module xil_defaultlib.Reg2_EX
Compiling module xil_defaultlib.Addr_EX
Compiling module xil_defaultlib.Ctrl_EX
Compiling module xil_defaultlib.CSR_Regfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchDecision
Compiling module xil_defaultlib.Result_MEM
Compiling module xil_defaultlib.Reg2_MEM
Compiling module xil_defaultlib.Addr_MEM
Compiling module xil_defaultlib.Ctrl_MEM
Compiling module xil_defaultlib.mem_default
Compiling module xil_defaultlib.main_mem(LINE_ADDR_LEN=2,ADDR_LE...
Compiling module xil_defaultlib.cache(SET_ADDR_LEN=2,TAG_ADDR_LE...
Compiling module xil_defaultlib.DataExtend
Compiling module xil_defaultlib.WB_Data_WB
Compiling module xil_defaultlib.Addr_WB
Compiling module xil_defaultlib.Ctrl_WB
Compiling module xil_defaultlib.HarzardUnit
Compiling module xil_defaultlib.RV32ICore
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
