<stg><name>pl_axi_dma_controller</name>


<trans_list>

<trans id="204" from="1" to="2">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="2" to="11">
<condition id="57">
<or_exp><and_exp><literal name="localEnabled" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="2" to="3">
<condition id="59">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="2" to="12">
<condition id="58">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="3" to="4">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="4" to="5">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="5" to="6">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="6" to="7">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="7" to="8">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="8" to="9">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="9" to="10">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="10" to="11">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="11" to="11">
<condition id="71">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
<literal name="p_Val2_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="12" to="13">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="13" to="11">
<condition id="76">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="13" to="14">
<condition id="75">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="14" to="15">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="15" to="16">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="16" to="17">
<condition id="82">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="16" to="19">
<condition id="83">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="17" to="18">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="18" to="15">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="19" to="20">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="20" to="21">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="21" to="22">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="22" to="23">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="23" to="24">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="24" to="25">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="25" to="26">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="26" to="27">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="27" to="28">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="28" to="29">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="29" to="30">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="30" to="31">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="31" to="32">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="32" to="32">
<condition id="103">
<or_exp><and_exp><literal name="p_Val2_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="32" to="13">
<condition id="105">
<or_exp><and_exp><literal name="p_Val2_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:14  %enabled_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %enabled)

]]></node>
<StgValue><ssdm name="enabled_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:17  %write_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %write_r)

]]></node>
<StgValue><ssdm name="write_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="64">
<![CDATA[
:19  %startAddress_assign = alloca i32, align 4

]]></node>
<StgValue><ssdm name="startAddress_assign"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="1" op_0_bw="64">
<![CDATA[
:20  %write_assign = alloca i1, align 1

]]></node>
<StgValue><ssdm name="write_assign"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="64">
<![CDATA[
:21  %length_assign = alloca i32, align 4

]]></node>
<StgValue><ssdm name="length_assign"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="64">
<![CDATA[
:22  %iterations_assign = alloca i32, align 4

]]></node>
<StgValue><ssdm name="iterations_assign"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="1" op_0_bw="64">
<![CDATA[
:23  %enabled_assign = alloca i1, align 1

]]></node>
<StgValue><ssdm name="enabled_assign"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:25  store volatile i1 %write_read, i1* %write_assign, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:28  store volatile i1 %enabled_read, i1* %enabled_assign, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %AXI_DMA_SLAVE), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %startAddress), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1 %write_r), !map !19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %length_r), !map !23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iterations), !map !27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1 %enabled), !map !31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset_scanner), !map !35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dma_control), !map !39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dma_status), !map !43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %dma_address), !map !47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fabric_interrupt_write_finished_V), !map !51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fabric_interrupt_read_finished_V), !map !55

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i1* %controller_finished_V), !map !59

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %iterations_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %iterations)

]]></node>
<StgValue><ssdm name="iterations_read"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %length_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %length_r)

]]></node>
<StgValue><ssdm name="length_read"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %startAddress_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %startAddress)

]]></node>
<StgValue><ssdm name="startAddress_read"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  store volatile i32 %startAddress_read, i32* %startAddress_assign, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  store volatile i32 %length_read, i32* %length_assign, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  store volatile i32 %iterations_read, i32* %iterations_assign, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecWire(i1* %controller_finished_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecWire(i1* %fabric_interrupt_write_finished_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecWire(i1* %fabric_interrupt_read_finished_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecWire(i1* %reset_scanner, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecWire(i32* %dma_address, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecWire(i32* %dma_status, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecWire(i32* %dma_control, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecWire(i1 %enabled, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecWire(i32 %iterations, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecWire(i32 %length_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecWire(i32 %startAddress, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecWire(i32 0, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecWire(i32* %AXI_DMA_SLAVE, [6 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 14, [10 x i8]* @p_str3, [4 x i8]* @p_str4, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="1">
<![CDATA[
:42  %localEnabled = load volatile i1* %enabled_assign, align 1

]]></node>
<StgValue><ssdm name="localEnabled"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:43  br i1 %localEnabled, label %1, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="1">
<![CDATA[
:0  %write_assign_load = load volatile i1* %write_assign, align 1

]]></node>
<StgValue><ssdm name="write_assign_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %write_assign_load, label %2, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:0  %AXI_DMA_SLAVE_addr_3 = getelementptr inbounds i32* %AXI_DMA_SLAVE, i64 12

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %AXI_DMA_SLAVE_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_req"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %reset_scanner, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="82" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %AXI_DMA_SLAVE_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_req"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %AXI_DMA_SLAVE_addr_3_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr_3)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3_read"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %AXI_DMA_SLAVE_addr_3_read, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:4  %tmp = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_3, i1 true)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  %AXI_DMA_SLAVE_addr_3_req6 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3_req6"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr_3, i32 %tmp)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %AXI_DMA_SLAVE_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3_resp7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:7  %AXI_DMA_SLAVE_addr_3_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3_resp7"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %AXI_DMA_SLAVE_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %AXI_DMA_SLAVE_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_1_req"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %AXI_DMA_SLAVE_addr_3_read_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr_3)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3_read_1"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_7 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %AXI_DMA_SLAVE_addr_3_read_1, i32 13, i32 31)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="12" op_0_bw="32">
<![CDATA[
:11  %tmp_4 = trunc i32 %AXI_DMA_SLAVE_addr_3_read_1 to i12

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="1" op_3_bw="12">
<![CDATA[
:12  %tmp_1 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i12(i19 %tmp_7, i1 true, i12 %tmp_4)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %AXI_DMA_SLAVE_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3_req"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr_3, i32 %tmp_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="7" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %AXI_DMA_SLAVE_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="99" st_id="8" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:15  %AXI_DMA_SLAVE_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_3)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_3_resp"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32">
<![CDATA[
:16  %startAddress_assign_load = load volatile i32* %startAddress_assign, align 4

]]></node>
<StgValue><ssdm name="startAddress_assign_load"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:17  %AXI_DMA_SLAVE_addr_4 = getelementptr inbounds i32* %AXI_DMA_SLAVE, i64 18

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_4"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %AXI_DMA_SLAVE_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_4_req"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr_4, i32 %startAddress_assign_load)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="8" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:20  %AXI_DMA_SLAVE_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_4)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_4_resp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="105" st_id="9" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:20  %AXI_DMA_SLAVE_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_4)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_4_resp"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32">
<![CDATA[
:21  %length_assign_load = load volatile i32* %length_assign, align 4

]]></node>
<StgValue><ssdm name="length_assign_load"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:22  %AXI_DMA_SLAVE_addr_5 = getelementptr inbounds i32* %AXI_DMA_SLAVE, i64 22

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_5"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:23  %AXI_DMA_SLAVE_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_5_req"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr_5, i32 %length_assign_load)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="9" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:25  %AXI_DMA_SLAVE_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_5)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_5_resp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="111" st_id="10" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:25  %AXI_DMA_SLAVE_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_5)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_5_resp"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:26  %local_V = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %fabric_interrupt_write_finished_V)

]]></node>
<StgValue><ssdm name="local_V"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %p_Val2_2 = phi i1 [ %local_V, %11 ], [ %local_V_1, %13 ]

]]></node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_Val2_2, label %14, label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
<literal name="p_Val2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %local_V_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %fabric_interrupt_write_finished_V)

]]></node>
<StgValue><ssdm name="local_V_1"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
<literal name="p_Val2_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
<literal name="p_Val2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %controller_finished_V, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
<literal name="p_Val2_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="0"/>
<literal name="p_Val2_2" val="1"/>
</and_exp><and_exp><literal name="localEnabled" val="1"/>
<literal name="write_assign_load" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="localEnabled" val="0"/>
</and_exp><and_exp><literal name="write_assign_load" val="0"/>
<literal name="p_Val2_2" val="1"/>
</and_exp><and_exp><literal name="write_assign_load" val="1"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0">
<![CDATA[
._crit_edge:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32">
<![CDATA[
:0  %localAddress = load volatile i32* %startAddress_assign, align 4

]]></node>
<StgValue><ssdm name="localAddress"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:2  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %reset_scanner, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:3  %AXI_DMA_SLAVE_addr = getelementptr inbounds i32* %AXI_DMA_SLAVE, i64 1

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:4  %AXI_DMA_SLAVE_addr_1 = getelementptr inbounds i32* %AXI_DMA_SLAVE, i64 6

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:5  %AXI_DMA_SLAVE_addr_2 = getelementptr inbounds i32* %AXI_DMA_SLAVE, i64 10

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_2"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i = phi i32 [ 0, %2 ], [ %i_1, %10 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %localAddress1 = phi i32 [ %localAddress, %2 ], [ %localAddress_1, %10 ]

]]></node>
<StgValue><ssdm name="localAddress1"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="32" op_0_bw="32">
<![CDATA[
:2  %iterations_assign_load = load volatile i32* %iterations_assign, align 4

]]></node>
<StgValue><ssdm name="iterations_assign_load"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_2 = icmp slt i32 %i, %iterations_assign_load

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %i_1 = add nsw i32 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_2, label %4, label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %AXI_DMA_SLAVE_req12 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_req12"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE, i32 4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="13" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %AXI_DMA_SLAVE_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_resp13"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %controller_finished_V, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="14" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:3  %AXI_DMA_SLAVE_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_resp13"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="140" st_id="15" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %AXI_DMA_SLAVE_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_2_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="141" st_id="16" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %AXI_DMA_SLAVE_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_2_req"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %AXI_DMA_SLAVE_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_read"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %AXI_DMA_SLAVE_read, i32 2)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_8, label %6, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="16" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %AXI_DMA_SLAVE_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_3_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="146" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %AXI_DMA_SLAVE_req10 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_req10"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE, i32 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="17" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:2  %AXI_DMA_SLAVE_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_resp11"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="149" st_id="18" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:2  %AXI_DMA_SLAVE_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_resp11"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="151" st_id="19" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %AXI_DMA_SLAVE_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_3_req"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %AXI_DMA_SLAVE_read_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_read_1"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %AXI_DMA_SLAVE_read_1, i32 1, i32 31)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="154" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:3  %tmp_5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_9, i1 true)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %AXI_DMA_SLAVE_req8 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_req8"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE, i32 %tmp_5)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="20" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:6  %AXI_DMA_SLAVE_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_resp9"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="158" st_id="21" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:6  %AXI_DMA_SLAVE_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_resp9"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %AXI_DMA_SLAVE_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_4_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="160" st_id="22" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %AXI_DMA_SLAVE_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_4_req"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %AXI_DMA_SLAVE_read_2 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_read_2"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_s = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %AXI_DMA_SLAVE_read_2, i32 13, i32 31)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="12" op_0_bw="32">
<![CDATA[
:10  %tmp_10 = trunc i32 %AXI_DMA_SLAVE_read_2 to i12

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="164" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="1" op_3_bw="12">
<![CDATA[
:11  %tmp_6 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i1.i12(i19 %tmp_s, i1 true, i12 %tmp_10)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="165" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %AXI_DMA_SLAVE_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_req"/></StgValue>
</operation>

<operation id="166" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE, i32 %tmp_6)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="23" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:14  %AXI_DMA_SLAVE_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_resp"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="168" st_id="24" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:14  %AXI_DMA_SLAVE_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_resp"/></StgValue>
</operation>

<operation id="169" st_id="24" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %AXI_DMA_SLAVE_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_5_req"/></StgValue>
</operation>

<operation id="170" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:21  %AXI_DMA_SLAVE_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_1_req"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr_1, i32 %localAddress1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %dma_address, i32 %localAddress1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %localAddress_1 = add i32 %localAddress1, 4

]]></node>
<StgValue><ssdm name="localAddress_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="174" st_id="25" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %AXI_DMA_SLAVE_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_5_req"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %AXI_DMA_SLAVE_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_6_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="176" st_id="26" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  %AXI_DMA_SLAVE_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_6_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="177" st_id="27" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:23  %AXI_DMA_SLAVE_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_1_resp"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="178" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %AXI_DMA_SLAVE_read_3 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_read_3"/></StgValue>
</operation>

<operation id="179" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %dma_control, i32 %AXI_DMA_SLAVE_read_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="28" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:23  %AXI_DMA_SLAVE_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_1_resp"/></StgValue>
</operation>

<operation id="181" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="32">
<![CDATA[
:25  %length_assign_load_1 = load volatile i32* %length_assign, align 4

]]></node>
<StgValue><ssdm name="length_assign_load_1"/></StgValue>
</operation>

<operation id="182" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:26  %AXI_DMA_SLAVE_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_2_req"/></StgValue>
</operation>

<operation id="183" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:27  call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr_2, i32 %length_assign_load_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="28" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:28  %AXI_DMA_SLAVE_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_2)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="185" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %AXI_DMA_SLAVE_addr_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_read"/></StgValue>
</operation>

<operation id="186" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:20  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %dma_status, i32 %AXI_DMA_SLAVE_addr_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="29" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:28  %AXI_DMA_SLAVE_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr_2)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_2_resp"/></StgValue>
</operation>

<operation id="188" st_id="29" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %AXI_DMA_SLAVE_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_7_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="189" st_id="30" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:29  %AXI_DMA_SLAVE_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_7_req"/></StgValue>
</operation>

<operation id="190" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:30  %AXI_DMA_SLAVE_read_4 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_read_4"/></StgValue>
</operation>

<operation id="191" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:31  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %dma_control, i32 %AXI_DMA_SLAVE_read_4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="30" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %AXI_DMA_SLAVE_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_8_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="193" st_id="31" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:32  %AXI_DMA_SLAVE_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %AXI_DMA_SLAVE_addr, i32 1)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_load_8_req"/></StgValue>
</operation>

<operation id="194" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %AXI_DMA_SLAVE_addr_read_1 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %AXI_DMA_SLAVE_addr)

]]></node>
<StgValue><ssdm name="AXI_DMA_SLAVE_addr_read_1"/></StgValue>
</operation>

<operation id="195" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:34  call void @_ssdm_op_Write.ap_none.volatile.i32P(i32* %dma_status, i32 %AXI_DMA_SLAVE_addr_read_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:36  %local_V_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %fabric_interrupt_read_finished_V)

]]></node>
<StgValue><ssdm name="local_V_2"/></StgValue>
</operation>

<operation id="197" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="0">
<![CDATA[
:37  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="198" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %p_Val2_s = phi i1 [ %local_V_2, %7 ], [ %local_V_3, %9 ]

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="199" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %p_Val2_s, label %10, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="p_Val2_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  %local_V_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %fabric_interrupt_read_finished_V)

]]></node>
<StgValue><ssdm name="local_V_3"/></StgValue>
</operation>

<operation id="201" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="p_Val2_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="p_Val2_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %controller_finished_V, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="p_Val2_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
