0.7
2020.2
May  7 2023
15:24:31
D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfFIFO/VerificationOfFIFO.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,uvm,,,,,,
D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfFIFO/VerificationOfFIFO.srcs/sim_1/new/tb.sv,1697951517,systemVerilog,,,,tb,,uvm,,,,,,
D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfFIFO/VerificationOfFIFO.srcs/sources_1/new/fifo.sv,1697951314,systemVerilog,D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfFIFO/VerificationOfFIFO.srcs/sim_1/new/tb.sv,D:/Study/Placements/Verification-of-Common-Peripherals-Memories-and-Bus-Protocol/VerificationOfFIFO/VerificationOfFIFO.srcs/sim_1/new/tb.sv,,$unit_fifo_sv_579897996;FIFO;fifo_if,,uvm,,,,,,
