# Final-Year-Project-Clock-Gating-VLSI
A Verilog-based 4-bit ALU implementing Clock Gating for power optimization on Nexys Artix-7 FPGA.
