{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1572636614381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1572636614381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 01 16:30:14 2019 " "Processing started: Fri Nov 01 16:30:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1572636614381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1572636614381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trabalho -c trabalho " "Command: quartus_map --read_settings_files=on --write_settings_files=off trabalho -c trabalho" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1572636614381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1572636614812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/aula 11/remainder/remainder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/aula 11/remainder/remainder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 remainder-arch " "Found design unit 1: remainder-arch" {  } { { "../Remainder/remainder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Aula 11/Remainder/remainder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572636615193 ""} { "Info" "ISGN_ENTITY_NAME" "1 remainder " "Found entity 1: remainder" {  } { { "../Remainder/remainder.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Aula 11/Remainder/remainder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572636615193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572636615193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/aula 11/registrador/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/aula 11/registrador/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-arch " "Found design unit 1: contador-arch" {  } { { "../Registrador/contador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Aula 11/Registrador/contador.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572636615197 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "../Registrador/contador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Aula 11/Registrador/contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572636615197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572636615197 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../Mux/mux.vhd " "Entity \"mux\" obtained from \"../Mux/mux.vhd\" instead of from Quartus II megafunction library" {  } { { "../Mux/mux.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Aula 11/Mux/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1572636615200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/aula 11/mux/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/aula 11/mux/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-arch " "Found design unit 1: mux-arch" {  } { { "../Mux/mux.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Aula 11/Mux/mux.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572636615200 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../Mux/mux.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Aula 11/Mux/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572636615200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572636615200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/ufmg/20192/laboratório de sd/quartus/aula 11/somador 16 bits/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documentos/ufmg/20192/laboratório de sd/quartus/aula 11/somador 16 bits/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arch " "Found design unit 1: somador-arch" {  } { { "../Somador 16 bits/somador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Aula 11/Somador 16 bits/somador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572636615203 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "../Somador 16 bits/somador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Aula 11/Somador 16 bits/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572636615203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572636615203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trabalho.vhd 2 1 " "Found 2 design units, including 1 entities, in source file trabalho.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 trabalho-arch " "Found design unit 1: trabalho-arch" {  } { { "trabalho.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Aula 11/Trabalho/trabalho.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572636615205 ""} { "Info" "ISGN_ENTITY_NAME" "1 trabalho " "Found entity 1: trabalho" {  } { { "trabalho.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Aula 11/Trabalho/trabalho.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572636615205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572636615205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_trabalho.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_trabalho.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_trabalho-teste " "Found design unit 1: tb_trabalho-teste" {  } { { "tb_trabalho.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Aula 11/Trabalho/tb_trabalho.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1572636615209 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_trabalho " "Found entity 1: tb_trabalho" {  } { { "tb_trabalho.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Aula 11/Trabalho/tb_trabalho.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1572636615209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1572636615209 ""}
{ "Error" "EVRFX_VHDL_ERROR_ZERO_OR_MULTIPLE_VISIBLE_TYPES_MATCH_NEAR_STRING" "\"0000000000000001\" 8 somador.vhd(15) " "VHDL error at somador.vhd(15): can't determine type of object at or near string \"\"0000000000000001\"\" -- found 8 possible types" {  } { { "../Somador 16 bits/somador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Aula 11/Somador 16 bits/somador.vhd" 15 0 0 } }  } 0 10408 "VHDL error at %3!s!: can't determine type of object at or near string \"%1!s!\" -- found %2!d! possible types" 0 0 "" 0 -1 1572636615209 ""}
{ "Error" "EVRFX_VHDL_AMBIGUOUS_TYPES_FOR_EXPRESSION" "std_logic_vector bit_vector somador.vhd(15) " "VHDL type inferencing error at somador.vhd(15): type of expression is ambiguous - \"std_logic_vector\" or \"bit_vector\" are two possible matches" {  } { { "../Somador 16 bits/somador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Aula 11/Somador 16 bits/somador.vhd" 15 0 0 } }  } 0 10647 "VHDL type inferencing error at %3!s!: type of expression is ambiguous - \"%1!s!\" or \"%2!s!\" are two possible matches" 0 0 "" 0 -1 1572636615209 ""}
{ "Error" "EVRFX_VHDL_ERROR_TYPE_CONVERSION_SOURCE_EXPRESSION_TYPE_NOT_UNIQUE" "UNSIGNED somador.vhd(15) " "VHDL Type Conversion error at somador.vhd(15): can't determine type of object or expression near text or symbol \"UNSIGNED\"" {  } { { "../Somador 16 bits/somador.vhd" "" { Text "D:/Documentos/UFMG/20192/Laboratório de SD/Quartus/Aula 11/Somador 16 bits/somador.vhd" 15 0 0 } }  } 0 10411 "VHDL Type Conversion error at %2!s!: can't determine type of object or expression near text or symbol \"%1!s!\"" 0 0 "" 0 -1 1572636615210 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1572636615307 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 01 16:30:15 2019 " "Processing ended: Fri Nov 01 16:30:15 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1572636615307 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1572636615307 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1572636615307 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1572636615307 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1572636615869 ""}
