
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125463                       # Number of seconds simulated
sim_ticks                                125462546566                       # Number of ticks simulated
final_tick                               1267097882197                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 102341                       # Simulator instruction rate (inst/s)
host_op_rate                                   131938                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3694960                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906560                       # Number of bytes of host memory used
host_seconds                                 33955.05                       # Real time elapsed on the host
sim_insts                                  3474992317                       # Number of instructions simulated
sim_ops                                    4479948855                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1733120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1953152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1220096                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4910976                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1633280                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1633280                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13540                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15259                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         9532                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38367                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12760                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12760                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14283                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13813844                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15567610                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        12243                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9724783                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39142964                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14283                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10202                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        12243                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              36728                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13018068                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13018068                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13018068                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14283                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13813844                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15567610                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        12243                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9724783                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               52161033                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               150615303                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22314800                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19555516                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1740870                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11054513                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10771372                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553580                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54174                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117654012                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124025286                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22314800                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12324952                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25239067                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5701301                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1962012                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13409649                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095967                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148805339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.948310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.317642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123566272     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271154      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2327647      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1947288      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3565808      2.40%     89.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3860698      2.59%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844607      0.57%     92.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          664063      0.45%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10757802      7.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148805339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148158                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.823457                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116726219                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3081707                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25026936                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25400                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3945069                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399947                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140023911                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3945069                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117196804                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1453688                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       785644                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24570437                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       853690                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139041369                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89741                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       517041                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184659465                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630883881                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630883881                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35763254                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19860                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2700728                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23153095                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4493282                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81956                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1000927                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137427717                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129061907                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103800                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22873186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49186100                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148805339                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.867320                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478418                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95087827     63.90%     63.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21883253     14.71%     78.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10980620      7.38%     85.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7203704      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7505038      5.04%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3883250      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1743697      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435882      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82068      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148805339                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323170     59.57%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138643     25.56%     85.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80662     14.87%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101894024     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082033      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21615149     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460780      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129061907                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.856898                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             542475                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004203                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407575424                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160321075                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126140642                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129604382                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       242386                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4223024                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       139927                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3945069                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         957985                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51893                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137447578                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23153095                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4493282                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34233                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          206                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       837015                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1039917                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1876932                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127677216                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21280673                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1384687                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25741286                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19666088                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4460613                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.847704                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126253718                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126140642                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72863707                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173047866                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.837502                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421061                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23836872                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1745636                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144860270                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.784284                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660297                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102653611     70.86%     70.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16389278     11.31%     82.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11836353      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2645131      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3013628      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1066728      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4457993      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       902282      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1895266      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144860270                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1895266                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280413465                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278842093                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40681                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1809964                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.506153                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.506153                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.663943                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.663943                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590603776                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165731545                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146799412                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               150615303                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24347657                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20055173                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2030442                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9904917                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9109394                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2559904                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91909                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109821471                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             134582457                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24347657                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11669298                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28572281                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6586053                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5211107                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12722326                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1652338                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    148126807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.106668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.548376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       119554526     80.71%     80.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2920774      1.97%     82.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2483433      1.68%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2501919      1.69%     86.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2381596      1.61%     87.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1181250      0.80%     88.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          820369      0.55%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2084595      1.41%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14198345      9.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    148126807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.161655                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.893551                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108587069                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6702993                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28206505                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       115120                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4515116                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3914747                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6832                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     162321855                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        54145                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4515116                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109128392                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4052159                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1431354                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27769722                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1230060                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     160797867                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1950                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        419955                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       655730                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        22499                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    224881631                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    749550170                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    749550170                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    176705668                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48175953                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35209                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18394                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3995553                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16009257                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8332310                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       326534                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1773623                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         156741488                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35208                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146297966                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       113501                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     26501091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60082181                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1576                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    148126807                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.987654                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.584163                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     87823285     59.29%     59.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24923844     16.83%     76.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12564188      8.48%     84.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8227893      5.55%     90.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7244392      4.89%     95.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2849758      1.92%     96.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3219088      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1173691      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       100668      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    148126807                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1024741     74.49%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164759     11.98%     86.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       186124     13.53%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    120754403     82.54%     82.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2113200      1.44%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16815      0.01%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15139876     10.35%     94.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8273672      5.66%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146297966                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.971335                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1375624                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009403                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    442211864                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    183278497                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141974805                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147673590                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       211928                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3135225                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1327                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          726                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       167137                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          640                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4515116                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3336838                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       262035                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    156776696                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1221167                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16009257                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8332310                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18392                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        208964                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13834                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          726                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1209722                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1139880                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2349602                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143805736                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14877056                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2492230                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23149051                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20267674                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8271995                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.954788                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141981586                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141974805                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85668965                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        232308677                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.942632                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368772                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105081727                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128629269                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28155719                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33632                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2056707                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    143611691                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.895674                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.712096                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     92041364     64.09%     64.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23630795     16.45%     80.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11352772      7.91%     88.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5058709      3.52%     91.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3951342      2.75%     94.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1620497      1.13%     95.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1642240      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1156266      0.81%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3157706      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    143611691                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105081727                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128629269                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21039205                       # Number of memory references committed
system.switch_cpus1.commit.loads             12874032                       # Number of loads committed
system.switch_cpus1.commit.membars              16816                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18460355                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115728886                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2532733                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3157706                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           297238973                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          318085393                       # The number of ROB writes
system.switch_cpus1.timesIdled                  59190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2488496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105081727                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128629269                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105081727                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.433316                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.433316                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.697683                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.697683                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       649998851                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195820643                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      153339600                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33632                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               150615303                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23371609                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19266720                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2083383                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9631266                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8969041                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2452542                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92043                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    113834201                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             128348537                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23371609                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11421583                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26834668                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6165789                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3387290                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13206185                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1724853                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    148103809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.064120                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.484160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       121269141     81.88%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1398648      0.94%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1982633      1.34%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2592661      1.75%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2903892      1.96%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2164122      1.46%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1246752      0.84%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1826089      1.23%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12719871      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    148103809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.155174                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.852161                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       112580305                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5059459                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26354781                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        61843                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4047420                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3732900                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     154883191                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1276                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4047420                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       113361397                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1109548                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2552662                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25638791                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1393990                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     153852299                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          909                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        281632                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       576060                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          729                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    214554281                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    718752310                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    718752310                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175360898                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        39193345                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40725                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23607                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4210103                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14620902                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7595836                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       125292                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1652485                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         149539564                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40703                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        139960807                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26896                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21488311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     50682111                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6463                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    148103809                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.945018                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.505325                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     88875290     60.01%     60.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23855289     16.11%     76.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13219071      8.93%     85.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8523047      5.75%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7816861      5.28%     96.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3118268      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1893515      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       541383      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       261085      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    148103809                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          67219     22.71%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         98952     33.42%     56.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       129873     43.87%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117503027     83.95%     83.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2135329      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17118      0.01%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12766198      9.12%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7539135      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     139960807                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.929260                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             296044                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    428348363                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    171068927                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137291931                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140256851                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       341711                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3048870                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          349                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       179187                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           93                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4047420                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         839160                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       113527                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    149580267                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1424976                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14620902                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7595836                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23583                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         86629                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          349                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1224756                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1175149                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2399905                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138073719                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12593402                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1887088                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20131155                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19352406                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7537753                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.916731                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137292158                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137291931                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80425903                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        218458585                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.911540                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368152                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102702614                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126225159                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23364747                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2117540                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    144056389                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.876220                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.683306                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     92889056     64.48%     64.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24602896     17.08%     81.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9661522      6.71%     88.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4972245      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4337881      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2084602      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1803328      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       850890      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2853969      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    144056389                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102702614                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126225159                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18988681                       # Number of memory references committed
system.switch_cpus2.commit.loads             11572032                       # Number of loads committed
system.switch_cpus2.commit.membars              17120                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18104365                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113774084                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2575549                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2853969                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           290792326                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          303227289                       # The number of ROB writes
system.switch_cpus2.timesIdled                  47612                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2511494                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102702614                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126225159                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102702614                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.466519                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.466519                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.681887                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.681887                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       622161244                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190482199                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      145083633                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34240                       # number of misc regfile writes
system.l2.replacements                          38368                       # number of replacements
system.l2.tagsinuse                      32767.981548                       # Cycle average of tags in use
system.l2.total_refs                          1345842                       # Total number of references to valid blocks.
system.l2.sampled_refs                          71136                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.919281                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           584.894076                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.693794                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5644.291214                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      6.887469                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6781.955401                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.018098                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   4024.694650                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5014.074695                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6136.707952                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4556.764201                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.017850                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000296                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.172250                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000210                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.206969                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000245                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.122824                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.153017                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.187277                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.139061                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        35903                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        87083                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        44053                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  167039                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            54279                       # number of Writeback hits
system.l2.Writeback_hits::total                 54279                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        35903                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        87083                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        44053                       # number of demand (read+write) hits
system.l2.demand_hits::total                   167039                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        35903                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        87083                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        44053                       # number of overall hits
system.l2.overall_hits::total                  167039                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13540                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15259                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         9528                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 38363                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13540                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15259                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9532                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38367                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13540                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15259                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9532                       # number of overall misses
system.l2.overall_misses::total                 38367                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3153710                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2818996116                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1859101                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3254017363                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2152285                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1989347973                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      8069526548                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       652652                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        652652                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3153710                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2818996116                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1859101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3254017363                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2152285                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1990000625                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8070179200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3153710                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2818996116                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1859101                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3254017363                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2152285                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1990000625                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8070179200                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       102342                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        53581                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              205402                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        54279                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             54279                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49443                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       102342                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           12                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        53585                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               205406                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49443                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       102342                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           12                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        53585                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              205406                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.273851                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.149098                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.177824                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.186770                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.273851                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.149098                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.177886                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.186786                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.273851                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.149098                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.177886                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.186786                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       225265                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 208197.645199                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 185910.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 213252.333901                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 179357.083333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 208789.669710                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 210346.598233                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data       163163                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       163163                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       225265                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 208197.645199                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 185910.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 213252.333901                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 179357.083333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 208770.522975                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 210341.679047                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       225265                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 208197.645199                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 185910.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 213252.333901                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 179357.083333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 208770.522975                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 210341.679047                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                12760                       # number of writebacks
system.l2.writebacks::total                     12760                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13540                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15259                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         9528                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            38363                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38367                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38367                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2338444                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2030056366                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1276927                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2365541291                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1453393                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1433993993                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5834660414                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       419341                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       419341                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2338444                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2030056366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1276927                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2365541291                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1453393                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1434413334                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5835079755                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2338444                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2030056366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1276927                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2365541291                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1453393                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1434413334                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5835079755                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.273851                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.149098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.177824                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.186770                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.273851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.149098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.177886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.186786                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.273851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.149098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.177886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.186786                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 167031.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149930.307681                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 127692.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155025.970968                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 121116.083333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 150503.147880                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 152090.827464                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 104835.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104835.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 167031.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 149930.307681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 127692.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 155025.970968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 121116.083333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 150483.983844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 152085.900774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 167031.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 149930.307681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 127692.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 155025.970968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 121116.083333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 150483.983844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 152085.900774                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.990163                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013441746                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873274.946396                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.990163                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022420                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866971                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13409632                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13409632                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13409632                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13409632                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13409632                       # number of overall hits
system.cpu0.icache.overall_hits::total       13409632                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4040685                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4040685                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4040685                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4040685                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4040685                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4040685                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13409649                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13409649                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13409649                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13409649                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13409649                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13409649                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 237687.352941                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 237687.352941                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 237687.352941                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 237687.352941                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 237687.352941                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 237687.352941                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3270310                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3270310                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3270310                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3270310                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3270310                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3270310                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 233593.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 233593.571429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 233593.571429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 233593.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 233593.571429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 233593.571429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49443                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245034155                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49699                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4930.363891                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.130601                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.869399                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824729                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175271                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19251386                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19251386                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23584878                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23584878                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23584878                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23584878                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       183720                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       183720                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       183720                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        183720                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       183720                       # number of overall misses
system.cpu0.dcache.overall_misses::total       183720                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22619388998                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22619388998                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22619388998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22619388998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22619388998                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22619388998                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19435106                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19435106                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23768598                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23768598                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23768598                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23768598                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009453                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009453                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007730                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007730                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007730                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007730                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123118.816667                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123118.816667                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 123118.816667                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 123118.816667                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 123118.816667                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 123118.816667                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10383                       # number of writebacks
system.cpu0.dcache.writebacks::total            10383                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       134277                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       134277                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       134277                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       134277                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       134277                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       134277                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49443                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49443                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49443                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49443                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49443                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5284809617                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5284809617                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5284809617                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5284809617                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5284809617                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5284809617                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002080                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002080                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002080                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002080                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106886.912546                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106886.912546                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106886.912546                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106886.912546                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106886.912546                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106886.912546                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.486393                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1094892365                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1990713.390909                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.486393                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015203                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.880587                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12722314                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12722314                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12722314                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12722314                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12722314                       # number of overall hits
system.cpu1.icache.overall_hits::total       12722314                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           12                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           12                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           12                       # number of overall misses
system.cpu1.icache.overall_misses::total           12                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2318302                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2318302                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2318302                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2318302                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2318302                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2318302                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12722326                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12722326                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12722326                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12722326                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12722326                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12722326                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 193191.833333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 193191.833333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 193191.833333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 193191.833333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 193191.833333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 193191.833333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1943311                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1943311                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1943311                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1943311                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1943311                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1943311                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 194331.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 194331.100000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 194331.100000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 194331.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 194331.100000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 194331.100000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                102342                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               205353365                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                102598                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2001.533802                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.451318                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.548682                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915825                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084175                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11572745                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11572745                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8131352                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8131352                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17946                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17946                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16816                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16816                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19704097                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19704097                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19704097                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19704097                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       422493                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       422493                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           70                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       422563                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        422563                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       422563                       # number of overall misses
system.cpu1.dcache.overall_misses::total       422563                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  41375152585                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  41375152585                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7901956                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7901956                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  41383054541                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  41383054541                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  41383054541                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  41383054541                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11995238                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11995238                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8131422                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8131422                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16816                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16816                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     20126660                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20126660                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     20126660                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20126660                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.035222                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.035222                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000009                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000009                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.020995                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020995                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.020995                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020995                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97930.977756                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97930.977756                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 112885.085714                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 112885.085714                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97933.454990                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97933.454990                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97933.454990                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97933.454990                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19298                       # number of writebacks
system.cpu1.dcache.writebacks::total            19298                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       320151                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       320151                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           70                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           70                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       320221                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       320221                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       320221                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       320221                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       102342                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       102342                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       102342                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       102342                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       102342                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       102342                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9185698901                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9185698901                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9185698901                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9185698901                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9185698901                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9185698901                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008532                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005085                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005085                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005085                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005085                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89754.928583                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89754.928583                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89754.928583                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89754.928583                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89754.928583                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89754.928583                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               494.997206                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098259365                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2218705.787879                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    11.997206                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019226                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13206170                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13206170                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13206170                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13206170                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13206170                       # number of overall hits
system.cpu2.icache.overall_hits::total       13206170                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2666841                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2666841                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2666841                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2666841                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2666841                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2666841                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13206185                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13206185                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13206185                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13206185                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13206185                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13206185                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 177789.400000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 177789.400000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 177789.400000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 177789.400000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 177789.400000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 177789.400000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           12                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           12                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           12                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2252485                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2252485                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2252485                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2252485                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2252485                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2252485                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 187707.083333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 187707.083333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 187707.083333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 187707.083333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 187707.083333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 187707.083333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53585                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               185872640                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53841                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3452.250887                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.719615                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.280385                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912967                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087033                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9377609                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9377609                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7378577                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7378577                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18155                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18155                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17120                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17120                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16756186                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16756186                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16756186                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16756186                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       156281                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       156281                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2851                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2851                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       159132                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        159132                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       159132                       # number of overall misses
system.cpu2.dcache.overall_misses::total       159132                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17622479070                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17622479070                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    453124162                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    453124162                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18075603232                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18075603232                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18075603232                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18075603232                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9533890                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9533890                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7381428                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7381428                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17120                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17120                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16915318                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16915318                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16915318                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16915318                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016392                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016392                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000386                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000386                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009408                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009408                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009408                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009408                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112761.494168                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112761.494168                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 158935.167310                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 158935.167310                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 113588.739110                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 113588.739110                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 113588.739110                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 113588.739110                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1304686                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 118607.818182                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24598                       # number of writebacks
system.cpu2.dcache.writebacks::total            24598                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       102700                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       102700                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2847                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2847                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       105547                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       105547                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       105547                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       105547                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53581                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53581                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            4                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53585                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53585                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53585                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53585                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4964374706                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4964374706                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       688052                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       688052                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4965062758                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4965062758                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4965062758                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4965062758                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005620                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005620                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003168                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003168                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003168                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003168                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92651.774062                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92651.774062                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data       172013                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total       172013                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92657.698199                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92657.698199                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92657.698199                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92657.698199                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
