// and gate using bm

module andgate
(input a,b,
 output reg y);

always
y=a&b;
endmodule
