ğŸ‘‹ Hi, Iâ€™m @spunkycurative - Shreya

ğŸ‘€ Iâ€™m interested in Digital electronics and Verilog HDL.

ğŸŒ± Iâ€™m currently learning verilog HDL:VLSI hardware design verilog HDL:VLSI hardware design

ğŸ“« How to reach me- Drop me a message on[LinkeIn] (https://www.linkedin.com/in/shreya-sharma-758a80294?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app)

ğŸ˜„Pronouns-She/her

âš¡ Fun fact: I write poetry when Iâ€™m not writing code.

<!---
spunkycurative/spunkycurative is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
