##This is to maintain all of the VHDL projects I implemented for Digital System Design and to be used for future reference when working with VHDL.
