Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Aug 25 16:33:13 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_GM/UniformILPNew/fir_GM_UniformILPNew_3_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum8_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 1.095ns (32.512%)  route 2.273ns (67.488%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 6.833 - 4.000 ) 
    Source Clock Delay      (SCD):    3.347ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.396ns (routing 1.379ns, distribution 1.017ns)
  Clock Net Delay (Destination): 2.173ns (routing 1.252ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=3809, routed)        2.396     3.347    Delay1No13_instance/clk_IBUF_BUFG
    SLICE_X127Y280       FDCE                                         r  Delay1No13_instance/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y280       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.426 r  Delay1No13_instance/Y_reg[3]/Q
                         net (fo=4, routed)           0.520     3.946    Delay1No12_instance/Y_reg[33]_0[3]
    SLICE_X122Y302       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     4.095 r  Delay1No12_instance/geqOp_carry_i_15__2/O
                         net (fo=1, routed)           0.016     4.111    Sum8_2_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X122Y302       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.301 r  Sum8_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.327    Sum8_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X122Y303       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.342 r  Sum8_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.368    Sum8_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X122Y304       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.420 r  Sum8_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.396     4.816    Delay1No12_instance/CO[0]
    SLICE_X119Y306       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.136     4.952 r  Delay1No12_instance/shiftedFracY_d1[32]_i_16__2/O
                         net (fo=2, routed)           0.122     5.074    Delay1No12_instance/Sum8_2_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X119Y305       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     5.196 r  Delay1No12_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.182     5.378    Delay1No12_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X120Y304       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     5.428 r  Delay1No12_instance/shiftedFracY_d1[12]_i_3__2/O
                         net (fo=34, routed)          0.359     5.787    Delay1No13_instance/shiftVal__5[0]
    SLICE_X126Y302       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     5.936 r  Delay1No13_instance/shiftedFracY_d1[18]_i_3__2/O
                         net (fo=5, routed)           0.284     6.220    Delay1No13_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X128Y303       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.100     6.320 r  Delay1No13_instance/shiftedFracY_d1[10]_i_2__2/O
                         net (fo=2, routed)           0.284     6.604    Delay1No13_instance/level4__0[6]
    SLICE_X126Y303       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     6.657 r  Delay1No13_instance/shiftedFracY_d1[26]_i_1__2/O
                         net (fo=1, routed)           0.058     6.715    Sum8_2_impl_instance/FPAddSubOp_instance/D[15]
    SLICE_X126Y303       FDRE                                         r  Sum8_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y4 (CLOCK_ROOT)    net (fo=3809, routed)        2.173     6.833    Sum8_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y303       FDRE                                         r  Sum8_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]/C
                         clock pessimism              0.418     7.251    
                         clock uncertainty           -0.035     7.215    
    SLICE_X126Y303       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.240    Sum8_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[26]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  0.526    




