{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637524569477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637524569477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 21 13:56:09 2021 " "Processing started: Sun Nov 21 13:56:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637524569477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637524569477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJ0 -c PROJ0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJ0 -c PROJ0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637524569477 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637524569883 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637524569883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/clk_50mhz_to_60hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/clk_50mhz_to_60hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_50MHZ_to_60HZ-CLK_50MHZ_to_60HZ_ARCH " "Found design unit 1: CLK_50MHZ_to_60HZ-CLK_50MHZ_to_60HZ_ARCH" {  } { { "components/CLK_50MHZ_to_60HZ.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/CLK_50MHZ_to_60HZ.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637524576824 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_50MHZ_to_60HZ " "Found entity 1: CLK_50MHZ_to_60HZ" {  } { { "components/CLK_50MHZ_to_60HZ.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/CLK_50MHZ_to_60HZ.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637524576824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637524576824 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.sv(86) " "Verilog HDL information at spi.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "components/Tilt_Control/spi.sv" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1637524576832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "active ACTIVE spi.sv(19) " "Verilog HDL Declaration information at spi.sv(19): object \"active\" differs only in case from object \"ACTIVE\" in the same scope" {  } { { "components/Tilt_Control/spi.sv" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637524576835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/tilt_control/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/tilt_control/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "components/Tilt_Control/spi.sv" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/spi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637524576835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637524576835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/tilt_control/gsensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/tilt_control/gsensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "components/Tilt_Control/gsensor.sv" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/gsensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637524576835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637524576835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/tilt_control/adxl345_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/tilt_control/adxl345_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADXL345_controller-ADXL345_controller_structural " "Found design unit 1: ADXL345_controller-ADXL345_controller_structural" {  } { { "components/Tilt_Control/ADXL345_controller.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/ADXL345_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637524576835 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADXL345_controller " "Found entity 1: ADXL345_controller" {  } { { "components/Tilt_Control/ADXL345_controller.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/Tilt_Control/ADXL345_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637524576835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637524576835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/vga_pll_25_175.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/vga_pll_25_175.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll_25_175-SYN " "Found design unit 1: vga_pll_25_175-SYN" {  } { { "components/vga_pll_25_175.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637524576843 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175 " "Found entity 1: vga_pll_25_175" {  } { { "components/vga_pll_25_175.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/vga_pll_25_175.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637524576843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637524576843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "components/vga_controller.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637524576853 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "components/vga_controller.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637524576853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637524576853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637524576855 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "components/hw_image_generator.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/hw_image_generator.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637524576855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637524576855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj0.vhd 3 1 " "Found 3 design units, including 1 entities, in source file proj0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_types " "Found design unit 1: my_types" {  } { { "PROJ0.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637524576863 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 PROJ0-PROJ0_ARCH " "Found design unit 2: PROJ0-PROJ0_ARCH" {  } { { "PROJ0.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637524576863 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROJ0 " "Found entity 1: PROJ0" {  } { { "PROJ0.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/PROJ0.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637524576863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637524576863 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"if\" sounds.vhd(121) " "VHDL syntax error at sounds.vhd(121) near text \"process\";  expecting \"if\"" {  } { { "components/sounds.vhd" "" { Text "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/components/sounds.vhd" 121 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637524576863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/sounds.vhd 0 0 " "Found 0 design units, including 0 entities, in source file components/sounds.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637524576863 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/output_files/PROJ0.map.smsg " "Generated suppressed messages file C:/Users/garne/Documents/GitHub/ECE4110_Project/Quartus/PROJ0/output_files/PROJ0.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637524576920 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637524576955 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 21 13:56:16 2021 " "Processing ended: Sun Nov 21 13:56:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637524576955 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637524576955 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637524576955 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637524576955 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637524577568 ""}
