#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Sep 30 19:22:26 2025
# Process ID: 25016
# Current directory: D:/univer/7sem/APCU/labs/ti/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9072 D:\univer\7sem\APCU\labs\ti\Lab1\Lab1.xpr
# Log file: D:/univer/7sem/APCU/labs/ti/Lab1/vivado.log
# Journal file: D:/univer/7sem/APCU/labs/ti/Lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.xpr
INFO: [Project 1-313] Project file moved from 'D:/Bsuir/7sem/APCU/Lab1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'file_sn74_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.sim/sim_1/behav/xsim/tests.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj file_sn74_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.srcs/sources_1/new/SN74.vhd" into library work
INFO: [VRFC 10-307] analyzing entity sn74
INFO: [VRFC 10-163] Analyzing VHDL file "D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.srcs/sources_1/new/and3.vhd" into library work
INFO: [VRFC 10-307] analyzing entity AND3
INFO: [VRFC 10-163] Analyzing VHDL file "D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.srcs/sources_1/new/NAND2_ONE_REV.vhd" into library work
INFO: [VRFC 10-307] analyzing entity NAND2_ONE_REV
INFO: [VRFC 10-163] Analyzing VHDL file "D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.srcs/sources_1/new/NAND3.vhd" into library work
INFO: [VRFC 10-307] analyzing entity NAND3
INFO: [VRFC 10-163] Analyzing VHDL file "D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.srcs/sources_1/new/BUFFER.vhd" into library work
INFO: [VRFC 10-307] analyzing entity SIMPLE_BUFFER
INFO: [VRFC 10-163] Analyzing VHDL file "D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.srcs/sources_1/new/N_BUFFER.vhd" into library work
INFO: [VRFC 10-307] analyzing entity N_BUFFER
INFO: [VRFC 10-163] Analyzing VHDL file "D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.srcs/sources_1/new/etalon_sn74.vhd" into library work
INFO: [VRFC 10-307] analyzing entity SN74_etalon
INFO: [VRFC 10-163] Analyzing VHDL file "D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.srcs/sim_1/new/sn_74_testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity sn74_tb
INFO: [VRFC 10-163] Analyzing VHDL file "D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.srcs/sim_1/new/file_sn74_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity file_sn74_tb
INFO: [VRFC 10-163] Analyzing VHDL file "D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.srcs/sim_1/new/etalon_sn74_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity SN74_etalon_tb
INFO: [VRFC 10-163] Analyzing VHDL file "D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.srcs/sim_1/new/Compare_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity SN74_Combined_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b33d0c144a6f48b5a95e7aef2ad4cb6f --incr --debug typical --relax --mt 2 -L work -L secureip --snapshot file_sn74_tb_behav work.file_sn74_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity work.SIMPLE_BUFFER [simple_buffer_default]
Compiling architecture behavioral of entity work.N_BUFFER [n_buffer_default]
Compiling architecture behavioral of entity work.AND3 [and3_default]
Compiling architecture behavioral of entity work.NAND3 [nand3_default]
Compiling architecture behavioral of entity work.NAND2_ONE_REV [nand2_one_rev_default]
Compiling architecture behavioral of entity work.sn74 [sn74_default]
Compiling architecture testbench of entity work.file_sn74_tb
Built simulation snapshot file_sn74_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.sim/sim_1/behav/xsim/xsim.dir/file_sn74_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 54.195 ; gain = 0.859
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 30 19:24:03 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 833.348 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "file_sn74_tb_behav -key {Behavioral:sim_1:Functional:file_sn74_tb} -tclbatch {file_sn74_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source file_sn74_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 640ns
Note: Total tests: 64
Time: 640 ns  Iteration: 0  Process: /file_sn74_tb/test_process  File: D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.srcs/sim_1/new/file_sn74_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'file_sn74_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 640ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 861.910 ; gain = 28.562
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 889.688 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'file_sn74_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.sim/sim_1/behav/xsim/tests.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj file_sn74_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.srcs/sim_1/new/file_sn74_tb.vhd" into library work
INFO: [VRFC 10-307] analyzing entity file_sn74_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b33d0c144a6f48b5a95e7aef2ad4cb6f --incr --debug typical --relax --mt 2 -L work -L secureip --snapshot file_sn74_tb_behav work.file_sn74_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling architecture behavioral of entity work.SIMPLE_BUFFER [simple_buffer_default]
Compiling architecture behavioral of entity work.N_BUFFER [n_buffer_default]
Compiling architecture behavioral of entity work.AND3 [and3_default]
Compiling architecture behavioral of entity work.NAND3 [nand3_default]
Compiling architecture behavioral of entity work.NAND2_ONE_REV [nand2_one_rev_default]
Compiling architecture behavioral of entity work.sn74 [sn74_default]
Compiling architecture testbench of entity work.file_sn74_tb
Built simulation snapshot file_sn74_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "file_sn74_tb_behav -key {Behavioral:sim_1:Functional:file_sn74_tb} -tclbatch {file_sn74_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source file_sn74_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 640ns
Note: Total tests: 64
Time: 640 ns  Iteration: 0  Process: /file_sn74_tb/test_process  File: D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.srcs/sim_1/new/file_sn74_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'file_sn74_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 640ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'file_sn74_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.sim/sim_1/behav/xsim/tests.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj file_sn74_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto b33d0c144a6f48b5a95e7aef2ad4cb6f --incr --debug typical --relax --mt 2 -L work -L secureip --snapshot file_sn74_tb_behav work.file_sn74_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "file_sn74_tb_behav -key {Behavioral:sim_1:Functional:file_sn74_tb} -tclbatch {file_sn74_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source file_sn74_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 640ns
Note: Total tests: 64
Time: 640 ns  Iteration: 0  Process: /file_sn74_tb/test_process  File: D:/univer/7sem/APCU/labs/ti/Lab1/Lab1.srcs/sim_1/new/file_sn74_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'file_sn74_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 640ns
