

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_496_13'
================================================================
* Date:           Wed Dec 18 08:04:16 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      222|      222|  0.888 us|  0.888 us|  222|  222|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_496_13  |      220|      220|        21|          8|          1|    26|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2218|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    15|     3525|     3204|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1209|    -|
|Register             |        -|     -|     2487|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    15|     6012|     6631|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_9ns_11ns_19_1_1_U765    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U766    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U767    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U768    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U769    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U770    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U771    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U772    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U773    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U776    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U777    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U781    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U784    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U785    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U786    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |sparsemux_21_4_32_1_1_U774  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U775  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U778  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U779  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U780  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U782  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U783  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U787  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U788  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U789  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U790  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U791  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U792  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U793  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U794  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U795  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |urem_9ns_5ns_4_13_1_U750    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U751    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U752    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U753    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U754    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U755    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U756    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U757    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U758    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U759    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U760    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U761    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U762    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U763    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U764    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                       |                       |        0|  15| 3525| 3204|    0|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln496_1_fu_1727_p2     |         +|   0|  0|   12|           5|           1|
    |add_ln496_fu_1902_p2       |         +|   0|  0|   16|           9|           5|
    |add_ln499_fu_2304_p2       |         +|   0|  0|   13|           6|           1|
    |ap_block_pp0_stage4_11001  |       and|   0|  0|    2|           1|           1|
    |icmp_ln496_fu_1721_p2      |      icmp|   0|  0|   12|           5|           4|
    |icmp_ln499_1_fu_2108_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln499_2_fu_2177_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln499_3_fu_2537_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln499_4_fu_2182_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln499_5_fu_2361_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln499_fu_1936_p2      |      icmp|   0|  0|   16|           9|           8|
    |grp_fu_1748_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_1764_p0             |        or|   0|  0|    9|           9|           1|
    |grp_fu_1775_p0             |        or|   0|  0|    9|           9|           2|
    |grp_fu_1786_p0             |        or|   0|  0|    9|           9|           2|
    |grp_fu_1797_p0             |        or|   0|  0|    9|           9|           3|
    |grp_fu_1808_p0             |        or|   0|  0|    9|           9|           3|
    |grp_fu_1819_p0             |        or|   0|  0|    9|           9|           3|
    |grp_fu_1830_p0             |        or|   0|  0|    9|           9|           3|
    |grp_fu_1841_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_1852_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_1863_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_1874_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_1885_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_1896_p0             |        or|   0|  0|    9|           9|           4|
    |or_ln499_15_fu_3387_p2     |        or|   0|  0|  416|         416|         416|
    |or_ln499_9_fu_1931_p2      |        or|   0|  0|    9|           9|           4|
    |select_ln499_1_fu_3326_p3  |    select|   0|  0|  331|           1|         384|
    |select_ln499_2_fu_3347_p3  |    select|   0|  0|  388|           1|         448|
    |select_ln499_3_fu_3354_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln499_4_fu_3110_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln499_5_fu_3483_p3  |    select|   0|  0|  428|           1|         512|
    |select_ln499_fu_3308_p3    |    select|   0|  0|  303|           1|         352|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2218|         638|        2287|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load           |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar71_load    |   9|          2|    5|         10|
    |gmem2_blk_n_W                     |   9|          2|    1|          2|
    |i_fu_182                          |   9|          2|    9|         18|
    |indvar71_fu_186                   |   9|          2|    5|         10|
    |reg_1654                          |   9|          2|   32|         64|
    |reg_1659                          |   9|          2|   32|         64|
    |reg_1664                          |   9|          2|   32|         64|
    |reg_1669                          |   9|          2|   32|         64|
    |reg_1674                          |   9|          2|   32|         64|
    |reg_1679                          |   9|          2|   32|         64|
    |reg_1684                          |   9|          2|   32|         64|
    |reg_1689                          |   9|          2|   32|         64|
    |reg_1694                          |   9|          2|   32|         64|
    |reg_1699                          |   9|          2|   32|         64|
    |v2_1_address0                     |  49|          9|    6|         54|
    |v2_1_address1                     |  49|          9|    6|         54|
    |v2_2_address0                     |  49|          9|    6|         54|
    |v2_2_address1                     |  49|          9|    6|         54|
    |v2_3_address0                     |  49|          9|    6|         54|
    |v2_3_address1                     |  49|          9|    6|         54|
    |v2_4_address0                     |  49|          9|    6|         54|
    |v2_4_address1                     |  49|          9|    6|         54|
    |v2_5_address0                     |  49|          9|    6|         54|
    |v2_5_address1                     |  49|          9|    6|         54|
    |v2_6_address0                     |  49|          9|    6|         54|
    |v2_6_address1                     |  49|          9|    6|         54|
    |v2_7_address0                     |  49|          9|    6|         54|
    |v2_7_address1                     |  49|          9|    6|         54|
    |v2_8_address0                     |  49|          9|    6|         54|
    |v2_8_address1                     |  49|          9|    6|         54|
    |v2_9_address0                     |  49|          9|    6|         54|
    |v2_9_address1                     |  49|          9|    6|         54|
    |v2_address0                       |  49|          9|    6|         54|
    |v2_address1                       |  49|          9|    6|         54|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |1209|        229|  475|       1797|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+-----+----+-----+-----------+
    |                Name                |  FF | LUT| Bits| Const Bits|
    +------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                           |    8|   0|    8|          0|
    |ap_done_reg                         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |    1|   0|    1|          0|
    |i_fu_182                            |    9|   0|    9|          0|
    |i_load_reg_3519                     |    9|   0|    9|          0|
    |icmp_ln496_reg_3515                 |    1|   0|    1|          0|
    |icmp_ln496_reg_3515_pp0_iter1_reg   |    1|   0|    1|          0|
    |icmp_ln499_1_reg_3875               |    1|   0|    1|          0|
    |icmp_ln499_2_reg_4055               |    1|   0|    1|          0|
    |icmp_ln499_3_reg_4310               |    1|   0|    1|          0|
    |icmp_ln499_4_reg_4060               |    1|   0|    1|          0|
    |icmp_ln499_5_reg_4185               |    1|   0|    1|          0|
    |icmp_ln499_reg_3635                 |    1|   0|    1|          0|
    |icmp_ln499_reg_3635_pp0_iter2_reg   |    1|   0|    1|          0|
    |indvar71_fu_186                     |    5|   0|    5|          0|
    |or_ln499_10_reg_3601                |    6|   0|    9|          3|
    |or_ln499_11_reg_3608                |    7|   0|    9|          2|
    |or_ln499_12_reg_3540                |    6|   0|    9|          3|
    |or_ln499_12_reg_3540_pp0_iter1_reg  |    6|   0|    9|          3|
    |or_ln499_13_reg_3615                |    6|   0|    9|          3|
    |or_ln499_14_reg_3622                |    5|   0|    9|          4|
    |or_ln499_1_reg_3553                 |    8|   0|    9|          1|
    |or_ln499_1_reg_3553_pp0_iter1_reg   |    8|   0|    9|          1|
    |or_ln499_2_reg_3559                 |    7|   0|    9|          2|
    |or_ln499_3_reg_3565                 |    8|   0|    9|          1|
    |or_ln499_4_reg_3571                 |    7|   0|    9|          2|
    |or_ln499_5_reg_3577                 |    7|   0|    9|          2|
    |or_ln499_6_reg_3583                 |    6|   0|    9|          3|
    |or_ln499_7_reg_3589                 |    8|   0|    9|          1|
    |or_ln499_8_reg_3595                 |    7|   0|    9|          2|
    |or_ln499_reg_3547                   |    8|   0|    9|          1|
    |or_ln499_reg_3547_pp0_iter1_reg     |    8|   0|    9|          1|
    |reg_1574                            |   32|   0|   32|          0|
    |reg_1578                            |   32|   0|   32|          0|
    |reg_1582                            |   32|   0|   32|          0|
    |reg_1586                            |   32|   0|   32|          0|
    |reg_1590                            |   32|   0|   32|          0|
    |reg_1594                            |   32|   0|   32|          0|
    |reg_1598                            |   32|   0|   32|          0|
    |reg_1602                            |   32|   0|   32|          0|
    |reg_1606                            |   32|   0|   32|          0|
    |reg_1610                            |   32|   0|   32|          0|
    |reg_1614                            |   32|   0|   32|          0|
    |reg_1618                            |   32|   0|   32|          0|
    |reg_1622                            |   32|   0|   32|          0|
    |reg_1626                            |   32|   0|   32|          0|
    |reg_1630                            |   32|   0|   32|          0|
    |reg_1634                            |   32|   0|   32|          0|
    |reg_1638                            |   32|   0|   32|          0|
    |reg_1642                            |   32|   0|   32|          0|
    |reg_1646                            |   32|   0|   32|          0|
    |reg_1650                            |   32|   0|   32|          0|
    |reg_1654                            |   32|   0|   32|          0|
    |reg_1659                            |   32|   0|   32|          0|
    |reg_1664                            |   32|   0|   32|          0|
    |reg_1669                            |   32|   0|   32|          0|
    |reg_1674                            |   32|   0|   32|          0|
    |reg_1679                            |   32|   0|   32|          0|
    |reg_1684                            |   32|   0|   32|          0|
    |reg_1689                            |   32|   0|   32|          0|
    |reg_1694                            |   32|   0|   32|          0|
    |reg_1699                            |   32|   0|   32|          0|
    |select_ln499_4_reg_4670             |   32|   0|   32|          0|
    |select_ln499_5_reg_4676             |  512|   0|  512|          0|
    |tmp_10_reg_4205                     |   32|   0|   32|          0|
    |tmp_12_reg_4500                     |   32|   0|   32|          0|
    |tmp_13_reg_4660                     |   32|   0|   32|          0|
    |tmp_14_reg_4665                     |   32|   0|   32|          0|
    |tmp_3_reg_4065                      |   32|   0|   32|          0|
    |tmp_4_reg_4070                      |   32|   0|   32|          0|
    |tmp_54_reg_3629                     |    6|   0|    6|          0|
    |tmp_54_reg_3629_pp0_iter2_reg       |    6|   0|    6|          0|
    |tmp_55_reg_4485                     |    6|   0|    6|          0|
    |tmp_56_reg_4490                     |    6|   0|    6|          0|
    |tmp_57_reg_3640                     |    6|   0|    6|          0|
    |tmp_58_reg_3645                     |    6|   0|    6|          0|
    |tmp_59_reg_3750                     |    6|   0|    6|          0|
    |tmp_5_reg_4195                      |   32|   0|   32|          0|
    |tmp_60_reg_3755                     |    6|   0|    6|          0|
    |tmp_61_reg_3865                     |    6|   0|    6|          0|
    |tmp_62_reg_3870                     |    6|   0|    6|          0|
    |tmp_63_reg_4045                     |    6|   0|    6|          0|
    |tmp_64_reg_4050                     |    6|   0|    6|          0|
    |tmp_65_reg_4175                     |    6|   0|    6|          0|
    |tmp_66_reg_4330                     |    6|   0|    6|          0|
    |tmp_68_reg_4180                     |    6|   0|    6|          0|
    |tmp_69_reg_4315                     |    6|   0|    6|          0|
    |tmp_6_reg_4200                      |   32|   0|   32|          0|
    |tmp_7_reg_4320                      |   32|   0|   32|          0|
    |tmp_8_reg_4325                      |   32|   0|   32|          0|
    |tmp_9_reg_4495                      |   32|   0|   32|          0|
    |tmp_s_reg_4555                      |   32|   0|   32|          0|
    |trunc_ln500_reg_4190                |    4|   0|    4|          0|
    |urem_ln499_12_reg_3880              |    4|   0|    4|          0|
    |urem_ln499_1_reg_3885               |    4|   0|    4|          0|
    |urem_ln499_2_reg_3890               |    4|   0|    4|          0|
    |urem_ln499_reg_3760                 |    4|   0|    4|          0|
    |v2_1_load_6_reg_3900                |   32|   0|   32|          0|
    |v2_2_load_6_reg_3905                |   32|   0|   32|          0|
    |v2_3_load_6_reg_3910                |   32|   0|   32|          0|
    |v2_4_load_6_reg_3915                |   32|   0|   32|          0|
    |v2_5_load_6_reg_3920                |   32|   0|   32|          0|
    |v2_6_load_6_reg_3925                |   32|   0|   32|          0|
    |v2_7_load_6_reg_3930                |   32|   0|   32|          0|
    |v2_8_load_6_reg_3935                |   32|   0|   32|          0|
    |v2_9_load_6_reg_3940                |   32|   0|   32|          0|
    |v2_load_6_reg_3895                  |   32|   0|   32|          0|
    +------------------------------------+-----+----+-----+-----------+
    |Total                               | 2487|   0| 2522|         35|
    +------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_496_13|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_496_13|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_496_13|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_496_13|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_496_13|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_496_13|  return value|
|m_axi_gmem2_AWVALID   |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWREADY   |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWADDR    |  out|   64|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWID      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWLEN     |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWSIZE    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWBURST   |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWLOCK    |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWCACHE   |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWPROT    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWQOS     |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWREGION  |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_AWUSER    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WVALID    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WREADY    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WDATA     |  out|  512|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WSTRB     |  out|   64|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WLAST     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WID       |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_WUSER     |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARVALID   |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARREADY   |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARADDR    |  out|   64|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARID      |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARLEN     |  out|   32|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARSIZE    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARBURST   |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARLOCK    |  out|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARCACHE   |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARPROT    |  out|    3|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARQOS     |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARREGION  |  out|    4|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_ARUSER    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RVALID    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RREADY    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RDATA     |   in|  512|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RLAST     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RID       |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RFIFONUM  |   in|    9|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RUSER     |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_RRESP     |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BVALID    |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BREADY    |  out|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BRESP     |   in|    2|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BID       |   in|    1|       m_axi|                                  gmem2|       pointer|
|m_axi_gmem2_BUSER     |   in|    1|       m_axi|                                  gmem2|       pointer|
|sext_ln69             |   in|   58|     ap_none|                              sext_ln69|        scalar|
|v2_address0           |  out|    6|   ap_memory|                                     v2|         array|
|v2_ce0                |  out|    1|   ap_memory|                                     v2|         array|
|v2_q0                 |   in|   32|   ap_memory|                                     v2|         array|
|v2_address1           |  out|    6|   ap_memory|                                     v2|         array|
|v2_ce1                |  out|    1|   ap_memory|                                     v2|         array|
|v2_q1                 |   in|   32|   ap_memory|                                     v2|         array|
|v2_1_address0         |  out|    6|   ap_memory|                                   v2_1|         array|
|v2_1_ce0              |  out|    1|   ap_memory|                                   v2_1|         array|
|v2_1_q0               |   in|   32|   ap_memory|                                   v2_1|         array|
|v2_1_address1         |  out|    6|   ap_memory|                                   v2_1|         array|
|v2_1_ce1              |  out|    1|   ap_memory|                                   v2_1|         array|
|v2_1_q1               |   in|   32|   ap_memory|                                   v2_1|         array|
|v2_2_address0         |  out|    6|   ap_memory|                                   v2_2|         array|
|v2_2_ce0              |  out|    1|   ap_memory|                                   v2_2|         array|
|v2_2_q0               |   in|   32|   ap_memory|                                   v2_2|         array|
|v2_2_address1         |  out|    6|   ap_memory|                                   v2_2|         array|
|v2_2_ce1              |  out|    1|   ap_memory|                                   v2_2|         array|
|v2_2_q1               |   in|   32|   ap_memory|                                   v2_2|         array|
|v2_3_address0         |  out|    6|   ap_memory|                                   v2_3|         array|
|v2_3_ce0              |  out|    1|   ap_memory|                                   v2_3|         array|
|v2_3_q0               |   in|   32|   ap_memory|                                   v2_3|         array|
|v2_3_address1         |  out|    6|   ap_memory|                                   v2_3|         array|
|v2_3_ce1              |  out|    1|   ap_memory|                                   v2_3|         array|
|v2_3_q1               |   in|   32|   ap_memory|                                   v2_3|         array|
|v2_4_address0         |  out|    6|   ap_memory|                                   v2_4|         array|
|v2_4_ce0              |  out|    1|   ap_memory|                                   v2_4|         array|
|v2_4_q0               |   in|   32|   ap_memory|                                   v2_4|         array|
|v2_4_address1         |  out|    6|   ap_memory|                                   v2_4|         array|
|v2_4_ce1              |  out|    1|   ap_memory|                                   v2_4|         array|
|v2_4_q1               |   in|   32|   ap_memory|                                   v2_4|         array|
|v2_5_address0         |  out|    6|   ap_memory|                                   v2_5|         array|
|v2_5_ce0              |  out|    1|   ap_memory|                                   v2_5|         array|
|v2_5_q0               |   in|   32|   ap_memory|                                   v2_5|         array|
|v2_5_address1         |  out|    6|   ap_memory|                                   v2_5|         array|
|v2_5_ce1              |  out|    1|   ap_memory|                                   v2_5|         array|
|v2_5_q1               |   in|   32|   ap_memory|                                   v2_5|         array|
|v2_6_address0         |  out|    6|   ap_memory|                                   v2_6|         array|
|v2_6_ce0              |  out|    1|   ap_memory|                                   v2_6|         array|
|v2_6_q0               |   in|   32|   ap_memory|                                   v2_6|         array|
|v2_6_address1         |  out|    6|   ap_memory|                                   v2_6|         array|
|v2_6_ce1              |  out|    1|   ap_memory|                                   v2_6|         array|
|v2_6_q1               |   in|   32|   ap_memory|                                   v2_6|         array|
|v2_7_address0         |  out|    6|   ap_memory|                                   v2_7|         array|
|v2_7_ce0              |  out|    1|   ap_memory|                                   v2_7|         array|
|v2_7_q0               |   in|   32|   ap_memory|                                   v2_7|         array|
|v2_7_address1         |  out|    6|   ap_memory|                                   v2_7|         array|
|v2_7_ce1              |  out|    1|   ap_memory|                                   v2_7|         array|
|v2_7_q1               |   in|   32|   ap_memory|                                   v2_7|         array|
|v2_8_address0         |  out|    6|   ap_memory|                                   v2_8|         array|
|v2_8_ce0              |  out|    1|   ap_memory|                                   v2_8|         array|
|v2_8_q0               |   in|   32|   ap_memory|                                   v2_8|         array|
|v2_8_address1         |  out|    6|   ap_memory|                                   v2_8|         array|
|v2_8_ce1              |  out|    1|   ap_memory|                                   v2_8|         array|
|v2_8_q1               |   in|   32|   ap_memory|                                   v2_8|         array|
|v2_9_address0         |  out|    6|   ap_memory|                                   v2_9|         array|
|v2_9_ce0              |  out|    1|   ap_memory|                                   v2_9|         array|
|v2_9_q0               |   in|   32|   ap_memory|                                   v2_9|         array|
|v2_9_address1         |  out|    6|   ap_memory|                                   v2_9|         array|
|v2_9_ce1              |  out|    1|   ap_memory|                                   v2_9|         array|
|v2_9_q1               |   in|   32|   ap_memory|                                   v2_9|         array|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

