#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fc127476020 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fc1274763d0 .scope module, "CPU_testbench" "CPU_testbench" 3 1;
 .timescale 0 0;
P_0x7fc12742cfc0 .param/l "TIMEOUT_CYCLES" 0 3 8, +C4<00000000000000000000000000000000000000000000000000000000000101001>;
enum0x7fc1274611f0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7fc127488350_0 .net "active", 0 0, v0x7fc1274863a0_0;  1 drivers
v0x7fc127488410_0 .net "address", 31 0, L_0x7fc127489930;  1 drivers
v0x7fc1274884a0_0 .net "byteenable", 3 0, v0x7fc1274864f0_0;  1 drivers
v0x7fc127488570_0 .var "clk", 0 0;
v0x7fc127488600_0 .net "read", 0 0, v0x7fc1274811a0_0;  1 drivers
v0x7fc1274886d0_0 .net "readdata", 31 0, v0x7fc1274880d0_0;  1 drivers
v0x7fc127488760_0 .net "register_v0", 31 0, L_0x7fc127488d80;  1 drivers
v0x7fc1274887f0_0 .var "reset", 0 0;
v0x7fc127488880_0 .net "state", 2 0, v0x7fc1274843f0_0;  1 drivers
v0x7fc127488a10_0 .var "waitrequest", 0 0;
v0x7fc127488aa0_0 .net "write", 0 0, v0x7fc127481230_0;  1 drivers
v0x7fc127488b30_0 .net "writedata", 31 0, L_0x7fc127488e70;  1 drivers
E_0x7fc127704860 .event negedge, v0x7fc12747fae0_0;
S_0x7fc127458a10 .scope module, "datapath" "mips_cpu_bus" 3 79, 4 2 0, S_0x7fc1274763d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
    .port_info 11 /OUTPUT 3 "state";
L_0x7fc127488d80 .functor BUFZ 32, v0x7fc1274845f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc127488e70 .functor BUFZ 32, v0x7fc127487200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc127488ee0 .functor AND 1, v0x7fc127481510_0, L_0x7fc12748b940, C4<1>, C4<1>;
L_0x7fc127488ff0 .functor OR 1, L_0x7fc127488ee0, v0x7fc127481470_0, C4<0>, C4<0>;
v0x7fc127484480_0 .net "ALUAmux2to1", 31 0, L_0x7fc12748a650;  1 drivers
v0x7fc127484520_0 .net "ALUB", 31 0, v0x7fc12747ed00_0;  1 drivers
v0x7fc1274845f0_0 .var "ALUOut", 31 0;
v0x7fc1274846a0_0 .net "ALUSrcA", 0 0, v0x7fc127480e00_0;  1 drivers
v0x7fc127484750_0 .net "ALUSrcB", 1 0, v0x7fc127480e90_0;  1 drivers
v0x7fc127484860_0 .net "ALU_MULTorDIV_result", 63 0, v0x7fc12747d3a0_0;  1 drivers
v0x7fc127484930_0 .net "ALU_result", 31 0, v0x7fc12747d440_0;  1 drivers
v0x7fc127484a00_0 .net "ALUctl", 3 0, v0x7fc127480f50_0;  1 drivers
v0x7fc127484ad0_0 .net "Decodemux2to1", 31 0, L_0x7fc127489390;  1 drivers
v0x7fc127484be0_0 .net "HI", 31 0, v0x7fc12747f690_0;  1 drivers
v0x7fc127484c70_0 .net "IRWrite", 0 0, v0x7fc127481020_0;  1 drivers
v0x7fc127484d00_0 .net "IorD", 0 0, v0x7fc1274810d0_0;  1 drivers
v0x7fc127484d90_0 .net "LO", 31 0, v0x7fc12747f730_0;  1 drivers
v0x7fc127484e20_0 .net "MemtoReg", 0 0, v0x7fc1274812c0_0;  1 drivers
v0x7fc127484ed0_0 .net "PC", 31 0, v0x7fc127480b10_0;  1 drivers
v0x7fc127484fa0_0 .net "PCSource", 1 0, v0x7fc127481360_0;  1 drivers
v0x7fc127485070_0 .net "PCWrite", 0 0, v0x7fc127481470_0;  1 drivers
v0x7fc127485200_0 .net "PCWriteCond", 0 0, v0x7fc127481510_0;  1 drivers
v0x7fc127485290_0 .net "RegDst", 0 0, v0x7fc1274815b0_0;  1 drivers
v0x7fc127485320_0 .net "RegWrite", 0 0, v0x7fc127481650_0;  1 drivers
v0x7fc1274853b0_0 .net "RegWritemux2to1", 31 0, L_0x7fc12748a2d0;  1 drivers
v0x7fc127485440_0 .net "Regmux2to1", 4 0, L_0x7fc127489ea0;  1 drivers
L_0x7fc129073008 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fc1274854d0_0 .net/2u *"_ivl_14", 2 0, L_0x7fc129073008;  1 drivers
v0x7fc127485560_0 .net *"_ivl_16", 0 0, L_0x7fc1274892b0;  1 drivers
v0x7fc1274855f0_0 .net *"_ivl_24", 31 0, L_0x7fc1274896a0;  1 drivers
L_0x7fc129073050 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc127485680_0 .net *"_ivl_27", 30 0, L_0x7fc129073050;  1 drivers
L_0x7fc129073098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc127485730_0 .net/2u *"_ivl_28", 31 0, L_0x7fc129073098;  1 drivers
v0x7fc1274857e0_0 .net *"_ivl_30", 0 0, L_0x7fc1274897c0;  1 drivers
v0x7fc127485880_0 .net *"_ivl_34", 31 0, L_0x7fc1274899d0;  1 drivers
L_0x7fc1290730e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc127485930_0 .net *"_ivl_37", 30 0, L_0x7fc1290730e0;  1 drivers
L_0x7fc129073128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc1274859e0_0 .net/2u *"_ivl_38", 31 0, L_0x7fc129073128;  1 drivers
v0x7fc127485a90_0 .net *"_ivl_40", 0 0, L_0x7fc127489b50;  1 drivers
v0x7fc127485b30_0 .net *"_ivl_43", 4 0, L_0x7fc127489c70;  1 drivers
v0x7fc127485120_0 .net *"_ivl_45", 4 0, L_0x7fc127489e00;  1 drivers
v0x7fc127485dc0_0 .net *"_ivl_48", 31 0, L_0x7fc12748a000;  1 drivers
L_0x7fc129073170 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc127485e50_0 .net *"_ivl_51", 30 0, L_0x7fc129073170;  1 drivers
L_0x7fc1290731b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc127485ef0_0 .net/2u *"_ivl_52", 31 0, L_0x7fc1290731b8;  1 drivers
v0x7fc127485fa0_0 .net *"_ivl_54", 0 0, L_0x7fc12748a120;  1 drivers
v0x7fc127486040_0 .net *"_ivl_58", 31 0, L_0x7fc12748a430;  1 drivers
L_0x7fc129073200 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc1274860f0_0 .net *"_ivl_61", 30 0, L_0x7fc129073200;  1 drivers
L_0x7fc129073248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc1274861a0_0 .net/2u *"_ivl_62", 31 0, L_0x7fc129073248;  1 drivers
v0x7fc127486250_0 .net *"_ivl_64", 0 0, L_0x7fc12748a570;  1 drivers
v0x7fc1274862f0_0 .net *"_ivl_8", 0 0, L_0x7fc127488ee0;  1 drivers
v0x7fc1274863a0_0 .var "active", 0 0;
v0x7fc127486440_0 .net "address", 31 0, L_0x7fc127489930;  alias, 1 drivers
v0x7fc1274864f0_0 .var "byteenable", 3 0;
v0x7fc1274865a0_0 .net "clk", 0 0, v0x7fc127488570_0;  1 drivers
v0x7fc127486630_0 .net "fixed_shift", 0 0, v0x7fc1274817a0_0;  1 drivers
v0x7fc127486700_0 .net "full_instr", 31 0, L_0x7fc127489120;  1 drivers
v0x7fc1274867b0_0 .net "instr10_6", 4 0, L_0x7fc127488ce0;  1 drivers
v0x7fc127486850_0 .net "instr15_0", 15 0, v0x7fc127480470_0;  1 drivers
v0x7fc127486920_0 .net "instr15_11", 4 0, L_0x7fc127488bc0;  1 drivers
v0x7fc1274869d0_0 .net "instr20_16", 4 0, v0x7fc127480540_0;  1 drivers
v0x7fc127486a70_0 .net "instr25_21", 4 0, v0x7fc1274805d0_0;  1 drivers
v0x7fc127486b20_0 .net "instr31_26", 5 0, v0x7fc1274806b0_0;  1 drivers
v0x7fc127486bd0_0 .net "pc_ctl", 0 0, L_0x7fc127488ff0;  1 drivers
v0x7fc127486c80_0 .net "pc_in", 31 0, v0x7fc1274829c0_0;  1 drivers
v0x7fc127486d50_0 .net "read", 0 0, v0x7fc1274811a0_0;  alias, 1 drivers
v0x7fc127486de0_0 .net "readR1", 4 0, L_0x7fc12748a900;  1 drivers
v0x7fc127486e90_0 .net "readR2", 4 0, L_0x7fc12748aa60;  1 drivers
v0x7fc127486f40_0 .net "readdata", 31 0, v0x7fc1274880d0_0;  alias, 1 drivers
v0x7fc127486ff0_0 .net "readdata1", 31 0, L_0x7fc12748ace0;  1 drivers
v0x7fc1274870a0_0 .net "readdata2", 31 0, L_0x7fc12748af90;  1 drivers
v0x7fc127487170_0 .var "regA", 31 0;
v0x7fc127487200_0 .var "regB", 31 0;
v0x7fc127485bd0_0 .net "register_v0", 31 0, L_0x7fc127488d80;  alias, 1 drivers
v0x7fc127485c80_0 .net "reset", 0 0, v0x7fc1274887f0_0;  1 drivers
v0x7fc127485d10_0 .var "stall", 0 0;
v0x7fc127487290_0 .net "state", 2 0, v0x7fc1274843f0_0;  alias, 1 drivers
v0x7fc127487320_0 .net "unsign", 0 0, v0x7fc127481b20_0;  1 drivers
v0x7fc1274873f0_0 .net "waitrequest", 0 0, v0x7fc127488a10_0;  1 drivers
v0x7fc127487490_0 .net "write", 0 0, v0x7fc127481230_0;  alias, 1 drivers
v0x7fc127487520_0 .net "writedata", 31 0, L_0x7fc127488e70;  alias, 1 drivers
v0x7fc1274875c0_0 .net "zero", 0 0, L_0x7fc12748b940;  1 drivers
E_0x7fc127476540 .event edge, v0x7fc12747e350_0, v0x7fc12747e400_0;
L_0x7fc127488bc0 .part v0x7fc1274880d0_0, 11, 5;
L_0x7fc127488ce0 .part v0x7fc1274880d0_0, 6, 5;
L_0x7fc127489120 .concat [ 16 5 5 6], v0x7fc127480470_0, v0x7fc127480540_0, v0x7fc1274805d0_0, v0x7fc1274806b0_0;
L_0x7fc1274892b0 .cmp/eq 3, v0x7fc1274843f0_0, L_0x7fc129073008;
L_0x7fc127489390 .functor MUXZ 32, L_0x7fc127489120, v0x7fc1274880d0_0, L_0x7fc1274892b0, C4<>;
L_0x7fc1274894e0 .part L_0x7fc127489390, 26, 6;
L_0x7fc1274895c0 .part L_0x7fc127489390, 0, 6;
L_0x7fc1274896a0 .concat [ 1 31 0 0], v0x7fc1274810d0_0, L_0x7fc129073050;
L_0x7fc1274897c0 .cmp/eq 32, L_0x7fc1274896a0, L_0x7fc129073098;
L_0x7fc127489930 .functor MUXZ 32, v0x7fc1274845f0_0, v0x7fc127480b10_0, L_0x7fc1274897c0, C4<>;
L_0x7fc1274899d0 .concat [ 1 31 0 0], v0x7fc1274815b0_0, L_0x7fc1290730e0;
L_0x7fc127489b50 .cmp/eq 32, L_0x7fc1274899d0, L_0x7fc129073128;
L_0x7fc127489c70 .part L_0x7fc127489390, 16, 5;
L_0x7fc127489e00 .part L_0x7fc127489390, 11, 5;
L_0x7fc127489ea0 .functor MUXZ 5, L_0x7fc127489e00, L_0x7fc127489c70, L_0x7fc127489b50, C4<>;
L_0x7fc12748a000 .concat [ 1 31 0 0], v0x7fc1274812c0_0, L_0x7fc129073170;
L_0x7fc12748a120 .cmp/eq 32, L_0x7fc12748a000, L_0x7fc1290731b8;
L_0x7fc12748a2d0 .functor MUXZ 32, v0x7fc1274880d0_0, v0x7fc1274845f0_0, L_0x7fc12748a120, C4<>;
L_0x7fc12748a430 .concat [ 1 31 0 0], v0x7fc127480e00_0, L_0x7fc129073200;
L_0x7fc12748a570 .cmp/eq 32, L_0x7fc12748a430, L_0x7fc129073248;
L_0x7fc12748a650 .functor MUXZ 32, v0x7fc127487170_0, v0x7fc127480b10_0, L_0x7fc12748a570, C4<>;
L_0x7fc12748a860 .part L_0x7fc127489390, 26, 6;
L_0x7fc12748a900 .part L_0x7fc127489390, 21, 5;
L_0x7fc12748aa60 .part L_0x7fc127489390, 16, 5;
L_0x7fc12748bd50 .part L_0x7fc127489390, 26, 6;
L_0x7fc12748bec0 .part L_0x7fc127489390, 0, 6;
L_0x7fc12748a9a0 .part L_0x7fc127489390, 21, 5;
L_0x7fc12748c080 .part L_0x7fc127489390, 16, 5;
L_0x7fc12748bdf0 .part L_0x7fc127489390, 0, 16;
S_0x7fc127458b80 .scope module, "ALU" "alu" 4 147, 5 1 0, S_0x7fc127458a10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOperation";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 1 "unsign";
    .port_info 4 /INPUT 1 "fixed_shift";
    .port_info 5 /INPUT 5 "instr10_6";
    .port_info 6 /OUTPUT 32 "ALU_result";
    .port_info 7 /OUTPUT 64 "ALU_MULTorDIV_result";
    .port_info 8 /OUTPUT 1 "zero";
enum0x7fc12750d660 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
v0x7fc1274757a0_0 .net "ALUOperation", 3 0, v0x7fc127480f50_0;  alias, 1 drivers
v0x7fc12747d3a0_0 .var "ALU_MULTorDIV_result", 63 0;
v0x7fc12747d440_0 .var "ALU_result", 31 0;
v0x7fc12747d4f0_0 .var "ALU_temp_MULTorDIV_result", 65 0;
v0x7fc12747d5a0_0 .var "ALU_temp_result", 32 0;
v0x7fc12747d690_0 .var "A_extend", 63 0;
v0x7fc12747d740_0 .net "A_unsign", 32 0, L_0x7fc12748b220;  1 drivers
v0x7fc12747d7f0_0 .var "B_extend", 63 0;
v0x7fc12747d8a0_0 .net "B_unsign", 32 0, L_0x7fc12748b520;  1 drivers
L_0x7fc129073320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc12747d9b0_0 .net/2u *"_ivl_0", 31 0, L_0x7fc129073320;  1 drivers
L_0x7fc1290733b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc12747da60_0 .net/2u *"_ivl_10", 31 0, L_0x7fc1290733b0;  1 drivers
v0x7fc12747db10_0 .net *"_ivl_12", 31 0, L_0x7fc12748b340;  1 drivers
v0x7fc12747dbc0_0 .net *"_ivl_14", 31 0, L_0x7fc12748b440;  1 drivers
L_0x7fc1290733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc12747dc70_0 .net *"_ivl_19", 0 0, L_0x7fc1290733f8;  1 drivers
v0x7fc12747dd20_0 .net *"_ivl_2", 31 0, L_0x7fc12748b040;  1 drivers
L_0x7fc129073440 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc12747ddd0_0 .net/2u *"_ivl_20", 32 0, L_0x7fc129073440;  1 drivers
v0x7fc12747de80_0 .net *"_ivl_22", 0 0, L_0x7fc12748b640;  1 drivers
L_0x7fc129073488 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fc12747e010_0 .net/2s *"_ivl_24", 1 0, L_0x7fc129073488;  1 drivers
L_0x7fc1290734d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc12747e0a0_0 .net/2s *"_ivl_26", 1 0, L_0x7fc1290734d0;  1 drivers
v0x7fc12747e140_0 .net *"_ivl_28", 1 0, L_0x7fc12748b860;  1 drivers
v0x7fc12747e1f0_0 .net *"_ivl_4", 31 0, L_0x7fc12748b140;  1 drivers
L_0x7fc129073368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fc12747e2a0_0 .net *"_ivl_9", 0 0, L_0x7fc129073368;  1 drivers
v0x7fc12747e350_0 .net "a", 31 0, L_0x7fc12748a650;  alias, 1 drivers
v0x7fc12747e400_0 .net "b", 31 0, v0x7fc12747ed00_0;  alias, 1 drivers
v0x7fc12747e4b0_0 .net "fixed_shift", 0 0, v0x7fc1274817a0_0;  alias, 1 drivers
v0x7fc12747e550_0 .net "instr10_6", 4 0, L_0x7fc127488ce0;  alias, 1 drivers
v0x7fc12747e600_0 .var "quotient", 31 0;
v0x7fc12747e6b0_0 .var "quotient_unsign", 32 0;
v0x7fc12747e760_0 .var "remainder", 31 0;
v0x7fc12747e810_0 .var "remainder_unsign", 32 0;
v0x7fc12747e8c0_0 .net "unsign", 0 0, v0x7fc127481b20_0;  alias, 1 drivers
v0x7fc12747e960_0 .net "zero", 0 0, L_0x7fc12748b940;  alias, 1 drivers
E_0x7fc127457dc0/0 .event edge, v0x7fc12747e8c0_0, v0x7fc1274757a0_0, v0x7fc12747d740_0, v0x7fc12747d8a0_0;
E_0x7fc127457dc0/1 .event edge, v0x7fc12747d4f0_0, v0x7fc12747e6b0_0, v0x7fc12747e810_0, v0x7fc12747d5a0_0;
E_0x7fc127457dc0/2 .event edge, v0x7fc12747e350_0, v0x7fc12747e400_0, v0x7fc12747d690_0, v0x7fc12747d7f0_0;
E_0x7fc127457dc0/3 .event edge, v0x7fc12747e600_0, v0x7fc12747e760_0, v0x7fc12747e4b0_0, v0x7fc12747e550_0;
E_0x7fc127457dc0 .event/or E_0x7fc127457dc0/0, E_0x7fc127457dc0/1, E_0x7fc127457dc0/2, E_0x7fc127457dc0/3;
L_0x7fc12748b040 .arith/sum 32, L_0x7fc129073320, L_0x7fc12748a650;
L_0x7fc12748b140 .concat [ 32 0 0 0], L_0x7fc12748b040;
L_0x7fc12748b220 .concat [ 32 1 0 0], L_0x7fc12748b140, L_0x7fc129073368;
L_0x7fc12748b340 .arith/sum 32, L_0x7fc1290733b0, v0x7fc12747ed00_0;
L_0x7fc12748b440 .concat [ 32 0 0 0], L_0x7fc12748b340;
L_0x7fc12748b520 .concat [ 32 1 0 0], L_0x7fc12748b440, L_0x7fc1290733f8;
L_0x7fc12748b640 .cmp/eq 33, v0x7fc12747d5a0_0, L_0x7fc129073440;
L_0x7fc12748b860 .functor MUXZ 2, L_0x7fc1290734d0, L_0x7fc129073488, L_0x7fc12748b640, C4<>;
L_0x7fc12748b940 .part L_0x7fc12748b860, 0, 1;
S_0x7fc12747eae0 .scope module, "ALUmux4to1" "ALUmux4to1" 4 111, 6 1 0, S_0x7fc127458a10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "register_b";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 6 "opcode";
    .port_info 3 /INPUT 2 "ALUSrcB";
    .port_info 4 /OUTPUT 32 "ALUB";
enum0x7fc12750c480 .enum4 (6)
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110
 ;
v0x7fc12747ed00_0 .var "ALUB", 31 0;
v0x7fc12747edd0_0 .net "ALUSrcB", 1 0, v0x7fc127480e90_0;  alias, 1 drivers
v0x7fc12747ee70_0 .net "immediate", 15 0, v0x7fc127480470_0;  alias, 1 drivers
v0x7fc12747ef30_0 .net "opcode", 5 0, L_0x7fc12748a860;  1 drivers
v0x7fc12747efe0_0 .net "register_b", 31 0, L_0x7fc12748af90;  alias, 1 drivers
v0x7fc12747f0d0_0 .var "shift_2", 31 0;
v0x7fc12747f180_0 .var "sign_extended", 31 0;
E_0x7fc12747d970/0 .event edge, v0x7fc12747ef30_0, v0x7fc12747ee70_0, v0x7fc12747f180_0, v0x7fc12747edd0_0;
E_0x7fc12747d970/1 .event edge, v0x7fc12747efe0_0, v0x7fc12747f0d0_0;
E_0x7fc12747d970 .event/or E_0x7fc12747d970/0, E_0x7fc12747d970/1;
S_0x7fc12747f2b0 .scope module, "HI_LO_Control" "HI_LO_Control" 4 163, 7 1 0, S_0x7fc127458a10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 3 "state";
    .port_info 2 /INPUT 6 "func_code";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reset";
    .port_info 5 /INPUT 32 "regA";
    .port_info 6 /INPUT 64 "ALU_MULTorDIV_result";
    .port_info 7 /OUTPUT 32 "HI";
    .port_info 8 /OUTPUT 32 "LO";
enum0x7fc127461fe0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7fc1274628c0 .enum4 (6)
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "DIV" 6'b011010,
   "DIVU" 6'b011011
 ;
v0x7fc12747f5d0_0 .net "ALU_MULTorDIV_result", 63 0, v0x7fc12747d3a0_0;  alias, 1 drivers
v0x7fc12747f690_0 .var "HI", 31 0;
v0x7fc12747f730_0 .var "LO", 31 0;
v0x7fc12747f7f0_0 .net *"_ivl_0", 31 0, L_0x7fc12748ba70;  1 drivers
L_0x7fc129073518 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc12747f8a0_0 .net *"_ivl_3", 25 0, L_0x7fc129073518;  1 drivers
L_0x7fc129073560 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc12747f990_0 .net/2u *"_ivl_4", 31 0, L_0x7fc129073560;  1 drivers
v0x7fc12747fa40_0 .net *"_ivl_6", 0 0, L_0x7fc12748bb10;  1 drivers
v0x7fc12747fae0_0 .net "clk", 0 0, v0x7fc127488570_0;  alias, 1 drivers
v0x7fc12747fb80_0 .net "final_code", 5 0, L_0x7fc12748bc30;  1 drivers
v0x7fc12747fc90_0 .net "func_code", 5 0, L_0x7fc12748bec0;  1 drivers
v0x7fc12747fd40_0 .net "opcode", 5 0, L_0x7fc12748bd50;  1 drivers
v0x7fc12747fdf0_0 .net "regA", 31 0, v0x7fc127487170_0;  1 drivers
v0x7fc12747fea0_0 .net "reset", 0 0, v0x7fc1274887f0_0;  alias, 1 drivers
v0x7fc12747ff40_0 .net "state", 2 0, v0x7fc1274843f0_0;  alias, 1 drivers
E_0x7fc12747d940 .event posedge, v0x7fc12747fae0_0;
L_0x7fc12748ba70 .concat [ 6 26 0 0], L_0x7fc12748bd50, L_0x7fc129073518;
L_0x7fc12748bb10 .cmp/eq 32, L_0x7fc12748ba70, L_0x7fc129073560;
L_0x7fc12748bc30 .functor MUXZ 6, L_0x7fc12748bd50, L_0x7fc12748bec0, L_0x7fc12748bb10, C4<>;
S_0x7fc1274800d0 .scope module, "IR" "instruction_reg" 4 117, 8 1 0, S_0x7fc127458a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "IRWrite";
    .port_info 3 /INPUT 32 "memdata";
    .port_info 4 /OUTPUT 6 "instr31_26";
    .port_info 5 /OUTPUT 5 "instr25_21";
    .port_info 6 /OUTPUT 5 "instr20_16";
    .port_info 7 /OUTPUT 16 "instr15_0";
v0x7fc127480300_0 .net "IRWrite", 0 0, v0x7fc127481020_0;  alias, 1 drivers
v0x7fc1274803b0_0 .net "clk", 0 0, v0x7fc127488570_0;  alias, 1 drivers
v0x7fc127480470_0 .var "instr15_0", 15 0;
v0x7fc127480540_0 .var "instr20_16", 4 0;
v0x7fc1274805d0_0 .var "instr25_21", 4 0;
v0x7fc1274806b0_0 .var "instr31_26", 5 0;
v0x7fc127480760_0 .net "memdata", 31 0, v0x7fc1274880d0_0;  alias, 1 drivers
v0x7fc127480810_0 .net "reset", 0 0, v0x7fc1274887f0_0;  alias, 1 drivers
S_0x7fc127480950 .scope module, "control" "control_signal_simplified" 4 93, 9 2 0, S_0x7fc127458a10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /INPUT 3 "state";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "ALUSrcA";
    .port_info 6 /OUTPUT 2 "ALUSrcB";
    .port_info 7 /OUTPUT 4 "ALUctl";
    .port_info 8 /OUTPUT 2 "PCSource";
    .port_info 9 /OUTPUT 1 "PCWrite";
    .port_info 10 /OUTPUT 1 "PCWriteCond";
    .port_info 11 /OUTPUT 1 "IorD";
    .port_info 12 /OUTPUT 1 "MemRead";
    .port_info 13 /OUTPUT 1 "MemWrite";
    .port_info 14 /OUTPUT 1 "MemtoReg";
    .port_info 15 /OUTPUT 1 "IRWrite";
    .port_info 16 /OUTPUT 1 "unsign";
    .port_info 17 /OUTPUT 1 "fixed_shift";
    .port_info 18 /OUTPUT 4 "byteenable";
enum0x7fc127507500 .enum4 (4)
   "ADD" 4'b0000,
   "LOGICAL_AND" 4'b0001,
   "SUBTRACT" 4'b0010,
   "SET_GREATER_OR_EQUAL" 4'b0011,
   "SET_ON_GREATER_THAN" 4'b0100,
   "SET_LESS_OR_EQUAL" 4'b0101,
   "SET_ON_LESS_THAN" 4'b0110,
   "MULTIPLY" 4'b0111,
   "DIVIDE" 4'b1000,
   "LOGICAL_OR" 4'b1001,
   "LOGICAL_XOR" 4'b1010,
   "SHIFT_LEFT" 4'b1011,
   "SHIFT_RIGHT" 4'b1100,
   "SHIFT_RIGHT_SIGNED" 4'b1101
 ;
enum0x7fc1275088f0 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
enum0x7fc1275091a0 .enum4 (6)
   "ADDU" 6'b100001,
   "AND" 6'b100100,
   "DIV" 6'b011010,
   "DIVU" 6'b011011,
   "MULT" 6'b011000,
   "MULTU" 6'b011001,
   "OR" 6'b100101,
   "SUBU" 6'b100011,
   "XOR" 6'b100110,
   "MTHI" 6'b010001,
   "MTLO" 6'b010011,
   "SLL" 6'b000000,
   "SLLV" 6'b000100,
   "SLT" 6'b101010,
   "SLTU" 6'b101011,
   "SRA" 6'b000011,
   "SRAV" 6'b000111,
   "SRL" 6'b000010,
   "SRLV" 6'b000110,
   "JALR" 6'b001001
 ;
enum0x7fc12750b200 .enum4 (6)
   "ADDIU" 6'b001001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "ANDI" 6'b001100,
   "ORI" 6'b001101,
   "XORI" 6'b001110,
   "LW" 6'b100011,
   "SW" 6'b101011,
   "JR" 6'b001000
 ;
v0x7fc127480e00_0 .var "ALUSrcA", 0 0;
v0x7fc127480e90_0 .var "ALUSrcB", 1 0;
v0x7fc127480f50_0 .var "ALUctl", 3 0;
v0x7fc127481020_0 .var "IRWrite", 0 0;
v0x7fc1274810d0_0 .var "IorD", 0 0;
v0x7fc1274811a0_0 .var "MemRead", 0 0;
v0x7fc127481230_0 .var "MemWrite", 0 0;
v0x7fc1274812c0_0 .var "MemtoReg", 0 0;
v0x7fc127481360_0 .var "PCSource", 1 0;
v0x7fc127481470_0 .var "PCWrite", 0 0;
v0x7fc127481510_0 .var "PCWriteCond", 0 0;
v0x7fc1274815b0_0 .var "RegDst", 0 0;
v0x7fc127481650_0 .var "RegWrite", 0 0;
v0x7fc1274816f0_0 .var "byteenable", 3 0;
v0x7fc1274817a0_0 .var "fixed_shift", 0 0;
v0x7fc127481850_0 .net "func_code", 5 0, L_0x7fc1274895c0;  1 drivers
v0x7fc1274818e0_0 .net "opcode", 5 0, L_0x7fc1274894e0;  1 drivers
v0x7fc127481a70_0 .net "state", 2 0, v0x7fc1274843f0_0;  alias, 1 drivers
v0x7fc127481b20_0 .var "unsign", 0 0;
E_0x7fc127480d80 .event edge, v0x7fc12747ff40_0, v0x7fc1274818e0_0, v0x7fc127481850_0;
S_0x7fc127481d00 .scope module, "pc1" "pc" 4 84, 10 1 0, S_0x7fc127458a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pcctl";
    .port_info 3 /INPUT 32 "pc_prev";
    .port_info 4 /OUTPUT 32 "pc_new";
v0x7fc127481f70_0 .net "clk", 0 0, v0x7fc127488570_0;  alias, 1 drivers
v0x7fc127480b10_0 .var "pc_new", 31 0;
v0x7fc127482050_0 .net "pc_prev", 31 0, v0x7fc1274829c0_0;  alias, 1 drivers
v0x7fc127482100_0 .net "pcctl", 0 0, L_0x7fc127488ff0;  alias, 1 drivers
v0x7fc1274821a0_0 .net "reset", 0 0, v0x7fc1274887f0_0;  alias, 1 drivers
S_0x7fc127482310 .scope module, "pcmux" "PCmux3to1" 4 169, 11 1 0, S_0x7fc127458a10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ALU_result";
    .port_info 1 /INPUT 32 "ALUOut";
    .port_info 2 /INPUT 2 "PCSource";
    .port_info 3 /INPUT 32 "PC_in";
    .port_info 4 /INPUT 5 "instr25_21";
    .port_info 5 /INPUT 5 "instr20_16";
    .port_info 6 /INPUT 16 "instr15_0";
    .port_info 7 /OUTPUT 32 "PC_out";
v0x7fc127482610_0 .net "ALUOut", 31 0, v0x7fc1274845f0_0;  1 drivers
v0x7fc1274826c0_0 .net "ALU_result", 31 0, v0x7fc12747d440_0;  alias, 1 drivers
v0x7fc127482780_0 .var "Jump_address", 31 0;
v0x7fc127482830_0 .net "PCSource", 1 0, v0x7fc127481360_0;  alias, 1 drivers
v0x7fc1274828f0_0 .net "PC_in", 31 0, v0x7fc127480b10_0;  alias, 1 drivers
v0x7fc1274829c0_0 .var "PC_out", 31 0;
v0x7fc127482a70_0 .net "instr15_0", 15 0, L_0x7fc12748bdf0;  1 drivers
v0x7fc127482b10_0 .net "instr20_16", 4 0, L_0x7fc12748c080;  1 drivers
v0x7fc127482bc0_0 .net "instr25_21", 4 0, L_0x7fc12748a9a0;  1 drivers
E_0x7fc127481ec0/0 .event edge, v0x7fc127480b10_0, v0x7fc127482bc0_0, v0x7fc127482b10_0, v0x7fc127482a70_0;
E_0x7fc127481ec0/1 .event edge, v0x7fc127481360_0, v0x7fc12747d440_0, v0x7fc127482610_0, v0x7fc127482780_0;
E_0x7fc127481ec0 .event/or E_0x7fc127481ec0/0, E_0x7fc127481ec0/1;
S_0x7fc127482d70 .scope module, "regfile" "registers" 4 126, 12 1 0, S_0x7fc127458a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "readR1";
    .port_info 4 /INPUT 5 "readR2";
    .port_info 5 /INPUT 5 "writeR";
    .port_info 6 /INPUT 32 "writedata";
    .port_info 7 /OUTPUT 32 "readdata1";
    .port_info 8 /OUTPUT 32 "readdata2";
L_0x7fc12748ace0 .functor BUFZ 32, L_0x7fc12748a6f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fc12748af90 .functor BUFZ 32, L_0x7fc12748add0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc1274832f0_0 .net "RegWrite", 0 0, v0x7fc127481650_0;  alias, 1 drivers
v0x7fc1274833b0_0 .net *"_ivl_0", 31 0, L_0x7fc12748a6f0;  1 drivers
v0x7fc127483440_0 .net *"_ivl_10", 6 0, L_0x7fc12748ae70;  1 drivers
L_0x7fc1290732d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc1274834d0_0 .net *"_ivl_13", 1 0, L_0x7fc1290732d8;  1 drivers
v0x7fc127483580_0 .net *"_ivl_2", 6 0, L_0x7fc12748ac40;  1 drivers
L_0x7fc129073290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc127483670_0 .net *"_ivl_5", 1 0, L_0x7fc129073290;  1 drivers
v0x7fc127483720_0 .net *"_ivl_8", 31 0, L_0x7fc12748add0;  1 drivers
v0x7fc1274837d0_0 .net "clk", 0 0, v0x7fc127488570_0;  alias, 1 drivers
v0x7fc127483860_0 .net "readR1", 4 0, L_0x7fc12748a900;  alias, 1 drivers
v0x7fc127483970_0 .net "readR2", 4 0, L_0x7fc12748aa60;  alias, 1 drivers
v0x7fc127483a20_0 .net "readdata1", 31 0, L_0x7fc12748ace0;  alias, 1 drivers
v0x7fc127483ad0_0 .net "readdata2", 31 0, L_0x7fc12748af90;  alias, 1 drivers
v0x7fc127483b90 .array "register", 0 31, 31 0;
v0x7fc127483c20_0 .net "reset", 0 0, v0x7fc1274887f0_0;  alias, 1 drivers
v0x7fc127483cb0_0 .net "writeR", 4 0, L_0x7fc127489ea0;  alias, 1 drivers
v0x7fc127483d40_0 .net "writedata", 31 0, L_0x7fc12748a2d0;  alias, 1 drivers
L_0x7fc12748a6f0 .array/port v0x7fc127483b90, L_0x7fc12748ac40;
L_0x7fc12748ac40 .concat [ 5 2 0 0], L_0x7fc12748a900, L_0x7fc129073290;
L_0x7fc12748add0 .array/port v0x7fc127483b90, L_0x7fc12748ae70;
L_0x7fc12748ae70 .concat [ 5 2 0 0], L_0x7fc12748aa60, L_0x7fc1290732d8;
S_0x7fc127483060 .scope begin, "$unm_blk_88" "$unm_blk_88" 12 17, 12 17 0, S_0x7fc127482d70;
 .timescale 0 0;
v0x7fc127483230_0 .var/i "i", 31 0;
S_0x7fc127483eb0 .scope module, "stm" "CPU_statemachine" 4 81, 13 1 0, S_0x7fc127458a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /OUTPUT 3 "state";
enum0x7fc127506700 .enum4 (3)
   "FETCH_INSTR" 3'b000,
   "DECODE" 3'b001,
   "EXECUTE" 3'b010,
   "MEMORY_ACCESS" 3'b011,
   "WRITE_BACK" 3'b100
 ;
v0x7fc127484130_0 .net "clk", 0 0, v0x7fc127488570_0;  alias, 1 drivers
v0x7fc127484250_0 .net "reset", 0 0, v0x7fc1274887f0_0;  alias, 1 drivers
v0x7fc127484360_0 .net "stall", 0 0, v0x7fc127485d10_0;  1 drivers
v0x7fc1274843f0_0 .var "state", 2 0;
S_0x7fc127487780 .scope module, "ram" "ram_tiny_CPU" 3 83, 14 1 0, S_0x7fc1274763d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 4 "byteenable";
    .port_info 3 /INPUT 1 "write";
    .port_info 4 /INPUT 1 "read";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
P_0x7fc127459f40 .param/str "RAM_INIT_FILE" 0 14 10, "./CPU_ram/bitwise_logic.txt";
v0x7fc127487d20_0 .net "address", 31 0, L_0x7fc127489930;  alias, 1 drivers
v0x7fc127487dd0_0 .net "byteenable", 3 0, v0x7fc1274864f0_0;  alias, 1 drivers
v0x7fc127487e80_0 .net "clk", 0 0, v0x7fc127488570_0;  alias, 1 drivers
v0x7fc127487f30 .array "memory", 0 4095, 31 0;
v0x7fc127487fc0_0 .net "read", 0 0, v0x7fc1274811a0_0;  alias, 1 drivers
v0x7fc1274880d0_0 .var "readdata", 31 0;
v0x7fc1274881a0_0 .net "write", 0 0, v0x7fc127481230_0;  alias, 1 drivers
v0x7fc127488270_0 .net "writedata", 31 0, L_0x7fc127488e70;  alias, 1 drivers
S_0x7fc127487ad0 .scope begin, "$unm_blk_92" "$unm_blk_92" 14 14, 14 14 0, S_0x7fc127487780;
 .timescale 0 0;
v0x7fc127487c90_0 .var/i "i", 31 0;
    .scope S_0x7fc127483eb0;
T_0 ;
    %wait E_0x7fc12747d940;
    %load/vec4 v0x7fc127484250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fc1274843f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fc127484360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fc1274843f0_0;
    %assign/vec4 v0x7fc1274843f0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fc1274843f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fc1274843f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7fc1274843f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fc1274843f0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7fc1274843f0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fc1274843f0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7fc1274843f0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fc1274843f0_0, 0;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7fc1274843f0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fc1274843f0_0, 0;
T_0.12 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc127481d00;
T_1 ;
    %wait E_0x7fc12747d940;
    %load/vec4 v0x7fc1274821a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc127480b10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fc127482100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fc127482050_0;
    %assign/vec4 v0x7fc127480b10_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc127480950;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274811a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fc127480950;
T_3 ;
Ewait_0 .event/or E_0x7fc127480d80, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127481360_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274810d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274811a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274817a0_0, 0, 1;
    %load/vec4 v0x7fc127481a70_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127481360_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274811a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274810d0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fc127481a70_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274811a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481020_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7fc127481a70_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fc1274818e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x7fc127481850_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %jmp T_3.25;
T_3.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.25;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.25;
T_3.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.25;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.25;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.25;
T_3.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.25;
T_3.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.25;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.25;
T_3.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.25;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.25;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.25;
T_3.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274817a0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %jmp T_3.25;
T_3.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274817a0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %jmp T_3.25;
T_3.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274817a0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %jmp T_3.25;
T_3.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274817a0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %jmp T_3.25;
T_3.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274817a0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274817a0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %jmp T_3.25;
T_3.25 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7fc1274818e0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.26, 5;
    %load/vec4 v0x7fc1274818e0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %jmp T_3.37;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.37;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.37;
T_3.30 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481b20_0, 0, 1;
    %jmp T_3.37;
T_3.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.37;
T_3.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.37;
T_3.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.37;
T_3.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.37;
T_3.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.37;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127480e00_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc127480e90_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc127480f50_0, 0, 4;
    %jmp T_3.37;
T_3.37 ;
    %pop/vec4 1;
T_3.26 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7fc127481a70_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_3.38, 4;
    %load/vec4 v0x7fc1274818e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.40, 4;
    %load/vec4 v0x7fc127481850_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.42, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.47, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.48, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %jmp T_3.55;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.55;
T_3.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.55;
T_3.44 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.55;
T_3.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.55;
T_3.46 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.55;
T_3.47 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.55;
T_3.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.55;
T_3.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.55;
T_3.50 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.55;
T_3.51 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.55;
T_3.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.55;
T_3.53 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.55;
T_3.55 ;
    %pop/vec4 1;
    %jmp T_3.41;
T_3.40 ;
    %load/vec4 v0x7fc1274818e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.56, 4;
    %jmp T_3.57;
T_3.56 ;
    %load/vec4 v0x7fc1274818e0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.58, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.59, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.60, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.65, 6;
    %jmp T_3.66;
T_3.58 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274810d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274811a0_0, 0, 1;
    %jmp T_3.66;
T_3.59 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274810d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481230_0, 0, 1;
    %jmp T_3.66;
T_3.60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.66;
T_3.61 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.66;
T_3.62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.66;
T_3.63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.66;
T_3.64 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.66;
T_3.65 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
T_3.57 ;
T_3.41 ;
    %jmp T_3.39;
T_3.38 ;
    %load/vec4 v0x7fc127481a70_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_3.67, 4;
    %load/vec4 v0x7fc1274818e0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.69, 5;
    %load/vec4 v0x7fc1274818e0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.71, 6;
    %jmp T_3.72;
T_3.71 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc127481650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274815b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274812c0_0, 0, 1;
    %jmp T_3.72;
T_3.72 ;
    %pop/vec4 1;
T_3.69 ;
T_3.67 ;
T_3.39 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fc12747eae0;
T_4 ;
    %wait E_0x7fc12747d970;
    %load/vec4 v0x7fc12747ef30_0;
    %cmpi/e 12, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7fc12747ef30_0;
    %cmpi/e 13, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7fc12747ef30_0;
    %cmpi/e 14, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fc12747ee70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fc12747f180_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fc12747ee70_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 65280, 0, 32;
    %load/vec4 v0x7fc12747ee70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fc12747f180_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fc12747ee70_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x7fc12747f180_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %load/vec4 v0x7fc12747f180_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fc12747f0d0_0, 0, 32;
    %load/vec4 v0x7fc12747edd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x7fc12747efe0_0;
    %store/vec4 v0x7fc12747ed00_0, 0, 32;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fc12747ed00_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x7fc12747f180_0;
    %store/vec4 v0x7fc12747ed00_0, 0, 32;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x7fc12747f0d0_0;
    %store/vec4 v0x7fc12747ed00_0, 0, 32;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fc1274800d0;
T_5 ;
    %wait E_0x7fc12747d940;
    %load/vec4 v0x7fc127480810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x7fc1274806b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc1274805d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7fc127480540_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fc127480470_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fc127480300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fc127480760_0;
    %parti/s 6, 26, 6;
    %assign/vec4 v0x7fc1274806b0_0, 0;
    %load/vec4 v0x7fc127480760_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7fc1274805d0_0, 0;
    %load/vec4 v0x7fc127480760_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7fc127480540_0, 0;
    %load/vec4 v0x7fc127480760_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x7fc127480470_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fc127482d70;
T_6 ;
    %wait E_0x7fc12747d940;
    %fork t_1, S_0x7fc127483060;
    %jmp t_0;
    .scope S_0x7fc127483060;
t_1 ;
    %load/vec4 v0x7fc127483c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc127483230_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x7fc127483230_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fc127483230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc127483b90, 0, 4;
    %load/vec4 v0x7fc127483230_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc127483230_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fc1274832f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x7fc127483d40_0;
    %load/vec4 v0x7fc127483cb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc127483b90, 0, 4;
T_6.4 ;
T_6.1 ;
    %end;
    .scope S_0x7fc127482d70;
t_0 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fc127458b80;
T_7 ;
    %wait E_0x7fc127457dc0;
    %load/vec4 v0x7fc12747e8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fc1274757a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x7fc12747d5a0_0, 0, 33;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x7fc12747d740_0;
    %load/vec4 v0x7fc12747d8a0_0;
    %sub;
    %store/vec4 v0x7fc12747d5a0_0, 0, 33;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x7fc12747d740_0;
    %pad/u 66;
    %load/vec4 v0x7fc12747d8a0_0;
    %pad/u 66;
    %mul;
    %store/vec4 v0x7fc12747d4f0_0, 0, 66;
    %load/vec4 v0x7fc12747d4f0_0;
    %parti/s 64, 0, 2;
    %store/vec4 v0x7fc12747d3a0_0, 0, 64;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x7fc12747d740_0;
    %load/vec4 v0x7fc12747d8a0_0;
    %div;
    %store/vec4 v0x7fc12747e6b0_0, 0, 33;
    %load/vec4 v0x7fc12747d740_0;
    %load/vec4 v0x7fc12747d8a0_0;
    %mod;
    %store/vec4 v0x7fc12747e810_0, 0, 33;
    %load/vec4 v0x7fc12747e6b0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x7fc12747e810_0;
    %parti/s 32, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc12747d3a0_0, 0, 64;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x7fc12747d740_0;
    %load/vec4 v0x7fc12747d8a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x7fc12747d5a0_0, 0, 33;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x7fc12747d5a0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7fc12747d440_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fc1274757a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc12747d440_0, 0, 32;
    %jmp T_7.25;
T_7.10 ;
    %load/vec4 v0x7fc12747e350_0;
    %load/vec4 v0x7fc12747e400_0;
    %and;
    %store/vec4 v0x7fc12747d440_0, 0, 32;
    %jmp T_7.25;
T_7.11 ;
    %load/vec4 v0x7fc12747e350_0;
    %load/vec4 v0x7fc12747e400_0;
    %or;
    %store/vec4 v0x7fc12747d440_0, 0, 32;
    %jmp T_7.25;
T_7.12 ;
    %load/vec4 v0x7fc12747e350_0;
    %load/vec4 v0x7fc12747e400_0;
    %xor;
    %store/vec4 v0x7fc12747d440_0, 0, 32;
    %jmp T_7.25;
T_7.13 ;
    %load/vec4 v0x7fc12747e350_0;
    %load/vec4 v0x7fc12747e400_0;
    %add;
    %store/vec4 v0x7fc12747d440_0, 0, 32;
    %jmp T_7.25;
T_7.14 ;
    %load/vec4 v0x7fc12747e350_0;
    %load/vec4 v0x7fc12747e400_0;
    %sub;
    %store/vec4 v0x7fc12747d440_0, 0, 32;
    %jmp T_7.25;
T_7.15 ;
    %load/vec4 v0x7fc12747e350_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.26, 8;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x7fc12747e350_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fc12747e350_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %store/vec4 v0x7fc12747d690_0, 0, 64;
    %load/vec4 v0x7fc12747e400_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.28, 8;
    %pushi/vec4 4294967295, 0, 32;
    %load/vec4 v0x7fc12747e400_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_7.29, 8;
T_7.28 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fc12747e400_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_7.29, 8;
 ; End of false expr.
    %blend;
T_7.29;
    %store/vec4 v0x7fc12747d7f0_0, 0, 64;
    %load/vec4 v0x7fc12747d690_0;
    %load/vec4 v0x7fc12747d7f0_0;
    %mul;
    %store/vec4 v0x7fc12747d3a0_0, 0, 64;
    %jmp T_7.25;
T_7.16 ;
    %load/vec4 v0x7fc12747e350_0;
    %load/vec4 v0x7fc12747e400_0;
    %mod;
    %store/vec4 v0x7fc12747e760_0, 0, 32;
    %load/vec4 v0x7fc12747e350_0;
    %load/vec4 v0x7fc12747e400_0;
    %div;
    %store/vec4 v0x7fc12747e600_0, 0, 32;
    %load/vec4 v0x7fc12747e600_0;
    %load/vec4 v0x7fc12747e760_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fc12747d3a0_0, 0, 64;
    %jmp T_7.25;
T_7.17 ;
    %load/vec4 v0x7fc12747e400_0;
    %load/vec4 v0x7fc12747e350_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.30, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.31, 8;
T_7.30 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.31, 8;
 ; End of false expr.
    %blend;
T_7.31;
    %store/vec4 v0x7fc12747d440_0, 0, 32;
    %jmp T_7.25;
T_7.18 ;
    %load/vec4 v0x7fc12747e400_0;
    %load/vec4 v0x7fc12747e350_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.32, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.33, 8;
T_7.32 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.33, 8;
 ; End of false expr.
    %blend;
T_7.33;
    %store/vec4 v0x7fc12747d440_0, 0, 32;
    %jmp T_7.25;
T_7.19 ;
    %load/vec4 v0x7fc12747e350_0;
    %load/vec4 v0x7fc12747e400_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x7fc12747d440_0, 0, 32;
    %jmp T_7.25;
T_7.20 ;
    %load/vec4 v0x7fc12747e350_0;
    %load/vec4 v0x7fc12747e400_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.36, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.37, 8;
T_7.36 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.37, 8;
 ; End of false expr.
    %blend;
T_7.37;
    %store/vec4 v0x7fc12747d440_0, 0, 32;
    %jmp T_7.25;
T_7.21 ;
    %load/vec4 v0x7fc12747e4b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.38, 8;
    %load/vec4 v0x7fc12747e400_0;
    %ix/getv 4, v0x7fc12747e550_0;
    %shiftr 4;
    %jmp/1 T_7.39, 8;
T_7.38 ; End of true expr.
    %load/vec4 v0x7fc12747e400_0;
    %ix/getv 4, v0x7fc12747e350_0;
    %shiftr 4;
    %jmp/0 T_7.39, 8;
 ; End of false expr.
    %blend;
T_7.39;
    %store/vec4 v0x7fc12747d440_0, 0, 32;
    %jmp T_7.25;
T_7.22 ;
    %load/vec4 v0x7fc12747e4b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.40, 8;
    %load/vec4 v0x7fc12747e400_0;
    %ix/getv 4, v0x7fc12747e550_0;
    %shiftl 4;
    %jmp/1 T_7.41, 8;
T_7.40 ; End of true expr.
    %load/vec4 v0x7fc12747e400_0;
    %ix/getv 4, v0x7fc12747e350_0;
    %shiftl 4;
    %jmp/0 T_7.41, 8;
 ; End of false expr.
    %blend;
T_7.41;
    %store/vec4 v0x7fc12747d440_0, 0, 32;
    %jmp T_7.25;
T_7.23 ;
    %load/vec4 v0x7fc12747e4b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.42, 8;
    %load/vec4 v0x7fc12747e400_0;
    %ix/getv 4, v0x7fc12747e550_0;
    %shiftr 4;
    %jmp/1 T_7.43, 8;
T_7.42 ; End of true expr.
    %load/vec4 v0x7fc12747e400_0;
    %ix/getv 4, v0x7fc12747e350_0;
    %shiftr 4;
    %jmp/0 T_7.43, 8;
 ; End of false expr.
    %blend;
T_7.43;
    %store/vec4 v0x7fc12747d440_0, 0, 32;
    %jmp T_7.25;
T_7.25 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fc12747f2b0;
T_8 ;
    %wait E_0x7fc12747d940;
    %load/vec4 v0x7fc12747fea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc12747f730_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc12747f690_0, 0;
T_8.0 ;
    %load/vec4 v0x7fc12747fb80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc12747ff40_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x7fc12747fb80_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.10;
T_8.4 ;
    %load/vec4 v0x7fc12747fdf0_0;
    %assign/vec4 v0x7fc12747f690_0, 0;
    %jmp T_8.10;
T_8.5 ;
    %load/vec4 v0x7fc12747fdf0_0;
    %assign/vec4 v0x7fc12747f730_0, 0;
    %jmp T_8.10;
T_8.6 ;
    %load/vec4 v0x7fc12747f5d0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fc12747f690_0, 0;
    %load/vec4 v0x7fc12747f5d0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fc12747f730_0, 0;
    %jmp T_8.10;
T_8.7 ;
    %load/vec4 v0x7fc12747f5d0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fc12747f690_0, 0;
    %load/vec4 v0x7fc12747f5d0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fc12747f730_0, 0;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v0x7fc12747f5d0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fc12747f690_0, 0;
    %load/vec4 v0x7fc12747f5d0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fc12747f730_0, 0;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x7fc12747f5d0_0;
    %parti/s 32, 32, 7;
    %assign/vec4 v0x7fc12747f690_0, 0;
    %load/vec4 v0x7fc12747f5d0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x7fc12747f730_0, 0;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fc127482310;
T_9 ;
    %wait E_0x7fc127481ec0;
    %load/vec4 v0x7fc1274828f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7fc127482bc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc127482b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fc127482a70_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fc127482780_0, 0, 32;
    %load/vec4 v0x7fc127482830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x7fc1274826c0_0;
    %store/vec4 v0x7fc1274829c0_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x7fc127482610_0;
    %store/vec4 v0x7fc1274829c0_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fc127482780_0;
    %store/vec4 v0x7fc1274829c0_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fc127458a10;
T_10 ;
    %wait E_0x7fc12747d940;
    %load/vec4 v0x7fc127485c80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc127487170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc127487200_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc1274845f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fc127486ff0_0;
    %assign/vec4 v0x7fc127487170_0, 0;
    %load/vec4 v0x7fc1274870a0_0;
    %assign/vec4 v0x7fc127487200_0, 0;
    %load/vec4 v0x7fc127484930_0;
    %assign/vec4 v0x7fc1274845f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fc127458a10;
T_11 ;
    %wait E_0x7fc127476540;
    %vpi_call/w 4 156 "$display", "ALUA = %b, ALUB = %b", v0x7fc127484480_0, v0x7fc127484520_0 {0 0 0};
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fc127487780;
T_12 ;
    %fork t_3, S_0x7fc127487ad0;
    %jmp t_2;
    .scope S_0x7fc127487ad0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc127487c90_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x7fc127487c90_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fc127487c90_0;
    %store/vec4a v0x7fc127487f30, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fc127487c90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fc127487c90_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %vpi_call/w 14 22 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x7fc127459f40 {0 0 0};
    %vpi_call/w 14 23 "$readmemh", P_0x7fc127459f40, v0x7fc127487f30 {0 0 0};
    %end;
    .scope S_0x7fc127487780;
t_2 %join;
    %end;
    .thread T_12;
    .scope S_0x7fc127487780;
T_13 ;
    %wait E_0x7fc12747d940;
    %load/vec4 v0x7fc1274881a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7fc127487dd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
T_13.2 ;
    %load/vec4 v0x7fc127488270_0;
    %ix/getv 3, v0x7fc127487d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc127487f30, 0, 4;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fc127487fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x7fc127487dd0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
T_13.6 ;
    %ix/getv 4, v0x7fc127487d20_0;
    %load/vec4a v0x7fc127487f30, 4;
    %assign/vec4 v0x7fc1274880d0_0, 0;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fc1274763d0;
T_14 ;
    %vpi_call/w 3 19 "$dumpfile", "CPU_testbench.vcd" {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc1274763d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc127488570_0, 0, 1;
    %pushi/vec4 41, 0, 65;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 65;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 65;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x7fc127488570_0;
    %inv;
    %store/vec4 v0x7fc127488570_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x7fc127488570_0;
    %inv;
    %store/vec4 v0x7fc127488570_0, 0, 1;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %end;
    .thread T_14;
    .scope S_0x7fc1274763d0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274887f0_0, 0, 1;
    %wait E_0x7fc127704860;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc1274887f0_0, 0, 1;
    %wait E_0x7fc127704860;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc1274887f0_0, 0, 1;
    %vpi_call/w 3 42 "$display", "FETCH         - readdata: %h, ALUOut: %b", v0x7fc1274886d0_0, v0x7fc127488760_0 {0 0 0};
    %wait E_0x7fc127704860;
    %vpi_call/w 3 46 "$display", "DECODE        - readdata: %h, ALUOut: %b, opcode: %b", v0x7fc1274886d0_0, v0x7fc127488760_0, &PV<v0x7fc1274886d0_0, 26, 6> {0 0 0};
    %wait E_0x7fc127704860;
    %vpi_call/w 3 49 "$display", "EXECUTE       - readdata: %h, ALUOut: %b, opcode: %b", v0x7fc1274886d0_0, v0x7fc127488760_0, &PV<v0x7fc1274886d0_0, 26, 6> {0 0 0};
    %wait E_0x7fc127704860;
    %vpi_call/w 3 52 "$display", "MEMORY_ACCESS - readdata: %h, ALUOut: %b, opcode: %b", v0x7fc1274886d0_0, v0x7fc127488760_0, &PV<v0x7fc1274886d0_0, 26, 6> {0 0 0};
    %wait E_0x7fc127704860;
    %vpi_call/w 3 55 "$display", "WRITE_BACK    - readdata: %h, ALUOut: %b, opcode: %b", v0x7fc1274886d0_0, v0x7fc127488760_0, &PV<v0x7fc1274886d0_0, 26, 6> {0 0 0};
    %vpi_call/w 3 56 "$display", "---------------------------------------------" {0 0 0};
    %pushi/vec4 8, 0, 65;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 65;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 65;
    %sub;
    %wait E_0x7fc127704860;
    %vpi_call/w 3 61 "$display", "FETCH         - readdata: %h, ALUOut: %b", v0x7fc1274886d0_0, v0x7fc127488760_0 {0 0 0};
    %wait E_0x7fc127704860;
    %vpi_call/w 3 64 "$display", "DECODE        - readdata: %h, ALUOut: %b, opcode: %b", v0x7fc1274886d0_0, v0x7fc127488760_0, &PV<v0x7fc1274886d0_0, 26, 6> {0 0 0};
    %wait E_0x7fc127704860;
    %vpi_call/w 3 67 "$display", "EXECUTE       - readdata: %h, ALUOut: %b, opcode: %b", v0x7fc1274886d0_0, v0x7fc127488760_0, &PV<v0x7fc1274886d0_0, 26, 6> {0 0 0};
    %wait E_0x7fc127704860;
    %vpi_call/w 3 70 "$display", "MEMORY_ACCESS - readdata: %h, ALUOut: %b, opcode: %b", v0x7fc1274886d0_0, v0x7fc127488760_0, &PV<v0x7fc1274886d0_0, 26, 6> {0 0 0};
    %wait E_0x7fc127704860;
    %vpi_call/w 3 73 "$display", "WRITE_BACK    - readdata: %h, ALUOut: %b, opcode: %b", v0x7fc1274886d0_0, v0x7fc127488760_0, &PV<v0x7fc1274886d0_0, 26, 6> {0 0 0};
    %vpi_call/w 3 74 "$display", "---------------------------------------------" {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "CPU_testbench.v";
    "mips_cpu_bus.v";
    "alu.v";
    "ALUmux4to1.v";
    "HI_LO_Control.v";
    "instruction_reg.v";
    "control_signal_simplified.v";
    "pc.v";
    "PCmux3to1.v";
    "registers.v";
    "CPU_statemachine.v";
    "CPU_ram/ram_tiny_CPU.v";
