<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\repos\openCologne\8.StressTest\7.sigma_delta_DAC\build_proj\impl\gwsynthesis\build_proj.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Mar 11 20:40:19 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>11344</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6622</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>clk44</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk44_s1/Q </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>61.728</td>
<td>16.200
<td>0.000</td>
<td>30.864</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>61.728</td>
<td>16.200
<td>0.000</td>
<td>30.864</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>123.457</td>
<td>8.100
<td>0.000</td>
<td>61.728</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>u_pll/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>185.185</td>
<td>5.400
<td>0.000</td>
<td>92.593</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>u_pll/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk44</td>
<td>100.000(MHz)</td>
<td>174.606(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_pll/CLKOUT.default_gen_clk</td>
<td>16.200(MHz)</td>
<td>70.250(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of u_pll/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk44</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk44</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.273</td>
<td>nco_inst/sine_index_3_s0/Q</td>
<td>nco_inst/sinewave_7_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.692</td>
</tr>
<tr>
<td>2</td>
<td>4.273</td>
<td>nco_inst/sine_index_3_s0/Q</td>
<td>nco_inst/sinewave_6_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.692</td>
</tr>
<tr>
<td>3</td>
<td>4.392</td>
<td>nco_inst/sine_index_0_s0/Q</td>
<td>nco_inst/sinewave_5_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.573</td>
</tr>
<tr>
<td>4</td>
<td>4.515</td>
<td>nco_inst/sine_index_3_s0/Q</td>
<td>nco_inst/sinewave_4_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.450</td>
</tr>
<tr>
<td>5</td>
<td>4.539</td>
<td>nco_inst/sine_index_3_s0/Q</td>
<td>nco_inst/sinewave_3_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>5.426</td>
</tr>
<tr>
<td>6</td>
<td>4.974</td>
<td>nco_inst/sine_index_3_s0/Q</td>
<td>nco_inst/sinewave_2_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.991</td>
</tr>
<tr>
<td>7</td>
<td>4.974</td>
<td>nco_inst/sine_index_3_s0/Q</td>
<td>nco_inst/sinewave_1_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.991</td>
</tr>
<tr>
<td>8</td>
<td>5.158</td>
<td>nco_inst/sine_index_3_s0/Q</td>
<td>nco_inst/sinewave_0_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.807</td>
</tr>
<tr>
<td>9</td>
<td>5.962</td>
<td>nco_inst/sine_index_0_s0/Q</td>
<td>nco_inst/sinewave_10_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.003</td>
</tr>
<tr>
<td>10</td>
<td>6.187</td>
<td>nco_inst/sine_index_0_s0/Q</td>
<td>nco_inst/sinewave_8_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.778</td>
</tr>
<tr>
<td>11</td>
<td>6.194</td>
<td>nco_inst/sine_index_0_s0/Q</td>
<td>nco_inst/sinewave_9_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.771</td>
</tr>
<tr>
<td>12</td>
<td>6.800</td>
<td>nco_inst/sine_index_3_s0/Q</td>
<td>nco_inst/sinewave_12_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>3.165</td>
</tr>
<tr>
<td>13</td>
<td>7.215</td>
<td>nco_inst/sine_index_3_s0/Q</td>
<td>nco_inst/sinewave_14_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.750</td>
</tr>
<tr>
<td>14</td>
<td>7.351</td>
<td>nco_inst/sine_index_3_s0/Q</td>
<td>nco_inst/sinewave_11_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.614</td>
</tr>
<tr>
<td>15</td>
<td>7.408</td>
<td>nco_inst/sine_index_3_s0/Q</td>
<td>nco_inst/sinewave_13_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.557</td>
</tr>
<tr>
<td>16</td>
<td>7.491</td>
<td>nco_inst/phase_accumulator_1_s0/Q</td>
<td>nco_inst/phase_accumulator_31_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.474</td>
</tr>
<tr>
<td>17</td>
<td>7.526</td>
<td>nco_inst/phase_accumulator_1_s0/Q</td>
<td>nco_inst/phase_accumulator_30_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.439</td>
</tr>
<tr>
<td>18</td>
<td>7.561</td>
<td>nco_inst/phase_accumulator_1_s0/Q</td>
<td>nco_inst/phase_accumulator_29_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.404</td>
</tr>
<tr>
<td>19</td>
<td>7.597</td>
<td>nco_inst/phase_accumulator_1_s0/Q</td>
<td>nco_inst/phase_accumulator_28_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.368</td>
</tr>
<tr>
<td>20</td>
<td>7.632</td>
<td>nco_inst/phase_accumulator_1_s0/Q</td>
<td>nco_inst/phase_accumulator_27_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.333</td>
</tr>
<tr>
<td>21</td>
<td>7.667</td>
<td>nco_inst/phase_accumulator_1_s0/Q</td>
<td>nco_inst/phase_accumulator_26_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.298</td>
</tr>
<tr>
<td>22</td>
<td>7.702</td>
<td>nco_inst/phase_accumulator_1_s0/Q</td>
<td>nco_inst/phase_accumulator_25_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.263</td>
</tr>
<tr>
<td>23</td>
<td>7.737</td>
<td>nco_inst/phase_accumulator_1_s0/Q</td>
<td>nco_inst/phase_accumulator_24_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.228</td>
</tr>
<tr>
<td>24</td>
<td>7.773</td>
<td>nco_inst/phase_accumulator_1_s0/Q</td>
<td>nco_inst/phase_accumulator_23_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.192</td>
</tr>
<tr>
<td>25</td>
<td>7.808</td>
<td>nco_inst/phase_accumulator_1_s0/Q</td>
<td>nco_inst/phase_accumulator_22_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>2.157</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.424</td>
<td>u_sigma_delta_modulator/w1_1_s0/Q</td>
<td>u_sigma_delta_modulator/w1_1_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>2</td>
<td>0.424</td>
<td>u_sigma_delta_modulator/w1_5_s0/Q</td>
<td>u_sigma_delta_modulator/w1_5_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>3</td>
<td>0.424</td>
<td>u_sigma_delta_modulator/w1_7_s0/Q</td>
<td>u_sigma_delta_modulator/w1_7_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>4</td>
<td>0.424</td>
<td>u_sigma_delta_modulator/w1_11_s0/Q</td>
<td>u_sigma_delta_modulator/w1_11_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>5</td>
<td>0.424</td>
<td>u_sigma_delta_modulator/w1_13_s0/Q</td>
<td>u_sigma_delta_modulator/w1_13_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>6</td>
<td>0.424</td>
<td>u_sigma_delta_modulator/w1_17_s0/Q</td>
<td>u_sigma_delta_modulator/w1_17_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>7</td>
<td>0.424</td>
<td>u_sigma_delta_modulator/w1_19_s0/Q</td>
<td>u_sigma_delta_modulator/w1_19_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>8</td>
<td>0.424</td>
<td>nco_inst/phase_accumulator_22_s0/Q</td>
<td>nco_inst/phase_accumulator_22_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>9</td>
<td>0.424</td>
<td>nco_inst/phase_accumulator_20_s0/Q</td>
<td>nco_inst/phase_accumulator_20_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>10</td>
<td>0.424</td>
<td>nco_inst/phase_accumulator_16_s0/Q</td>
<td>nco_inst/phase_accumulator_16_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>11</td>
<td>0.424</td>
<td>nco_inst/phase_accumulator_14_s0/Q</td>
<td>nco_inst/phase_accumulator_14_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>12</td>
<td>0.424</td>
<td>nco_inst/phase_accumulator_10_s0/Q</td>
<td>nco_inst/phase_accumulator_10_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>13</td>
<td>0.424</td>
<td>nco_inst/phase_accumulator_8_s0/Q</td>
<td>nco_inst/phase_accumulator_8_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>14</td>
<td>0.424</td>
<td>nco_inst/phase_accumulator_4_s0/Q</td>
<td>nco_inst/phase_accumulator_4_s0/D</td>
<td>clk44:[R]</td>
<td>clk44:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.435</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>u_interpolatingFilter/stage7/section_out2_1_s0/Q</td>
<td>u_interpolatingFilter/stage7/section_out2_1_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>u_interpolatingFilter/stage7/section_out2_5_s0/Q</td>
<td>u_interpolatingFilter/stage7/section_out2_5_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>u_interpolatingFilter/stage7/section_out2_7_s0/Q</td>
<td>u_interpolatingFilter/stage7/section_out2_7_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>u_interpolatingFilter/stage7/section_out2_11_s0/Q</td>
<td>u_interpolatingFilter/stage7/section_out2_11_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>u_interpolatingFilter/stage7/section_out2_13_s0/Q</td>
<td>u_interpolatingFilter/stage7/section_out2_13_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>u_interpolatingFilter/stage6/section_out2_1_s0/Q</td>
<td>u_interpolatingFilter/stage6/section_out2_1_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>u_interpolatingFilter/stage6/section_out2_5_s0/Q</td>
<td>u_interpolatingFilter/stage6/section_out2_5_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>u_interpolatingFilter/stage6/section_out2_7_s0/Q</td>
<td>u_interpolatingFilter/stage6/section_out2_7_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>u_interpolatingFilter/stage6/section_out2_11_s0/Q</td>
<td>u_interpolatingFilter/stage6/section_out2_11_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>u_interpolatingFilter/stage6/section_out2_13_s0/Q</td>
<td>u_interpolatingFilter/stage6/section_out2_13_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>u_interpolatingFilter/stage5/section_out4_0_s0/Q</td>
<td>u_interpolatingFilter/stage5/section_out4_0_s0/D</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.970</td>
<td>3.970</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk44</td>
<td>nco_inst/phase_accumulator_30_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.970</td>
<td>3.970</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk44</td>
<td>nco_inst/phase_accumulator_28_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.970</td>
<td>3.970</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk44</td>
<td>nco_inst/phase_accumulator_24_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.970</td>
<td>3.970</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk44</td>
<td>nco_inst/phase_accumulator_16_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.970</td>
<td>3.970</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk44</td>
<td>nco_inst/sine_negate_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.970</td>
<td>3.970</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk44</td>
<td>nco_inst/phase_accumulator_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.970</td>
<td>3.970</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk44</td>
<td>nco_inst/phase_accumulator_17_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.970</td>
<td>3.970</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk44</td>
<td>nco_inst/phase_accumulator_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.970</td>
<td>3.970</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk44</td>
<td>nco_inst/phase_accumulator_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.970</td>
<td>3.970</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk44</td>
<td>nco_inst/phase_accumulator_25_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/sine_index_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/sinewave_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>nco_inst/sine_index_3_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sine_index_3_s0/Q</td>
</tr>
<tr>
<td>4.987</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s11/I1</td>
</tr>
<tr>
<td>5.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s11/F</td>
</tr>
<tr>
<td>5.452</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s10/I0</td>
</tr>
<tr>
<td>6.001</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s10/F</td>
</tr>
<tr>
<td>6.173</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s/I2</td>
</tr>
<tr>
<td>6.728</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[3][A]</td>
<td>nco_inst/n207_s2/I0</td>
</tr>
<tr>
<td>7.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C24[3][A]</td>
<td style=" background: #97FFFF;">nco_inst/n207_s2/F</td>
</tr>
<tr>
<td>8.045</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>nco_inst/n207_s0/I1</td>
</tr>
<tr>
<td>8.507</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n207_s0/F</td>
</tr>
<tr>
<td>8.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sinewave_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>nco_inst/sinewave_7_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C24[0][B]</td>
<td>nco_inst/sinewave_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.583, 45.378%; route: 2.877, 50.546%; tC2Q: 0.232, 4.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/sine_index_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/sinewave_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>nco_inst/sine_index_3_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sine_index_3_s0/Q</td>
</tr>
<tr>
<td>4.987</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s11/I1</td>
</tr>
<tr>
<td>5.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s11/F</td>
</tr>
<tr>
<td>5.452</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s10/I0</td>
</tr>
<tr>
<td>6.001</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s10/F</td>
</tr>
<tr>
<td>6.173</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s/I2</td>
</tr>
<tr>
<td>6.728</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[3][A]</td>
<td>nco_inst/n207_s2/I0</td>
</tr>
<tr>
<td>7.783</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C24[3][A]</td>
<td style=" background: #97FFFF;">nco_inst/n207_s2/F</td>
</tr>
<tr>
<td>8.045</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>nco_inst/n208_s0/I0</td>
</tr>
<tr>
<td>8.507</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n208_s0/F</td>
</tr>
<tr>
<td>8.507</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td style=" font-weight:bold;">nco_inst/sinewave_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>nco_inst/sinewave_6_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C24[0][A]</td>
<td>nco_inst/sinewave_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.583, 45.378%; route: 2.877, 50.546%; tC2Q: 0.232, 4.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/sine_index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/sinewave_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>nco_inst/sine_index_0_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R22C24[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sine_index_0_s0/Q</td>
</tr>
<tr>
<td>4.260</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td>nco_inst/sinewave_inst/value_10_s112/I0</td>
</tr>
<tr>
<td>4.815</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[3][B]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/value_10_s112/F</td>
</tr>
<tr>
<td>5.493</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td>nco_inst/n207_s16/I1</td>
</tr>
<tr>
<td>5.955</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n207_s16/F</td>
</tr>
<tr>
<td>5.956</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[1][B]</td>
<td>nco_inst/n207_s12/I3</td>
</tr>
<tr>
<td>6.327</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n207_s12/F</td>
</tr>
<tr>
<td>6.332</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td>nco_inst/n207_s7/I3</td>
</tr>
<tr>
<td>6.902</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C24[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n207_s7/F</td>
</tr>
<tr>
<td>7.046</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C24[2][B]</td>
<td>nco_inst/n207_s1/I3</td>
</tr>
<tr>
<td>7.417</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R18C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n207_s1/F</td>
</tr>
<tr>
<td>7.839</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>nco_inst/n209_s0/I3</td>
</tr>
<tr>
<td>8.388</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n209_s0/F</td>
</tr>
<tr>
<td>8.388</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sinewave_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>nco_inst/sinewave_5_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[0][B]</td>
<td>nco_inst/sinewave_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.878, 51.643%; route: 2.463, 44.194%; tC2Q: 0.232, 4.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/sine_index_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/sinewave_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>nco_inst/sine_index_3_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sine_index_3_s0/Q</td>
</tr>
<tr>
<td>4.987</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s11/I1</td>
</tr>
<tr>
<td>5.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s11/F</td>
</tr>
<tr>
<td>5.452</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s10/I0</td>
</tr>
<tr>
<td>6.001</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s10/F</td>
</tr>
<tr>
<td>6.173</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s/I2</td>
</tr>
<tr>
<td>6.728</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[3][A]</td>
<td>nco_inst/n207_s2/I0</td>
</tr>
<tr>
<td>7.798</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C24[3][A]</td>
<td style=" background: #97FFFF;">nco_inst/n207_s2/F</td>
</tr>
<tr>
<td>7.802</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>nco_inst/n210_s0/I0</td>
</tr>
<tr>
<td>8.264</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n210_s0/F</td>
</tr>
<tr>
<td>8.264</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td style=" font-weight:bold;">nco_inst/sinewave_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>nco_inst/sinewave_4_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[1][A]</td>
<td>nco_inst/sinewave_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.598, 47.674%; route: 2.620, 48.069%; tC2Q: 0.232, 4.257%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.241</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/sine_index_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/sinewave_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>nco_inst/sine_index_3_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sine_index_3_s0/Q</td>
</tr>
<tr>
<td>4.987</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s11/I1</td>
</tr>
<tr>
<td>5.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s11/F</td>
</tr>
<tr>
<td>5.452</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s10/I0</td>
</tr>
<tr>
<td>6.001</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s10/F</td>
</tr>
<tr>
<td>6.173</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s/I2</td>
</tr>
<tr>
<td>6.728</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s/F</td>
</tr>
<tr>
<td>7.228</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C24[2][B]</td>
<td>nco_inst/n211_s1/I0</td>
</tr>
<tr>
<td>7.690</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n211_s1/F</td>
</tr>
<tr>
<td>7.692</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>nco_inst/n211_s9/I0</td>
</tr>
<tr>
<td>8.241</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n211_s9/F</td>
</tr>
<tr>
<td>8.241</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td style=" font-weight:bold;">nco_inst/sinewave_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>nco_inst/sinewave_3_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C24[0][A]</td>
<td>nco_inst/sinewave_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.577, 47.495%; route: 2.617, 48.230%; tC2Q: 0.232, 4.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/sine_index_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/sinewave_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>nco_inst/sine_index_3_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sine_index_3_s0/Q</td>
</tr>
<tr>
<td>4.987</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s11/I1</td>
</tr>
<tr>
<td>5.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s11/F</td>
</tr>
<tr>
<td>5.452</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s10/I0</td>
</tr>
<tr>
<td>6.001</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s10/F</td>
</tr>
<tr>
<td>6.173</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s/I2</td>
</tr>
<tr>
<td>6.728</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s/F</td>
</tr>
<tr>
<td>7.256</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>nco_inst/n212_s0/I0</td>
</tr>
<tr>
<td>7.805</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n212_s0/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td style=" font-weight:bold;">nco_inst/sinewave_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>nco_inst/sinewave_2_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C23[1][A]</td>
<td>nco_inst/sinewave_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.115, 42.379%; route: 2.644, 52.973%; tC2Q: 0.232, 4.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/sine_index_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/sinewave_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>nco_inst/sine_index_3_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sine_index_3_s0/Q</td>
</tr>
<tr>
<td>4.987</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s11/I1</td>
</tr>
<tr>
<td>5.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s11/F</td>
</tr>
<tr>
<td>5.452</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s10/I0</td>
</tr>
<tr>
<td>6.001</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s10/F</td>
</tr>
<tr>
<td>6.173</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s/I2</td>
</tr>
<tr>
<td>6.728</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s/F</td>
</tr>
<tr>
<td>7.256</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>nco_inst/n213_s0/I1</td>
</tr>
<tr>
<td>7.805</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n213_s0/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" font-weight:bold;">nco_inst/sinewave_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>nco_inst/sinewave_1_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C23[1][B]</td>
<td>nco_inst/sinewave_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.115, 42.379%; route: 2.644, 52.973%; tC2Q: 0.232, 4.649%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.622</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/sine_index_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/sinewave_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>nco_inst/sine_index_3_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sine_index_3_s0/Q</td>
</tr>
<tr>
<td>4.987</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[3][B]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s11/I1</td>
</tr>
<tr>
<td>5.449</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R16C25[3][B]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s11/F</td>
</tr>
<tr>
<td>5.452</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s10/I0</td>
</tr>
<tr>
<td>6.001</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C25[3][A]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s10/F</td>
</tr>
<tr>
<td>6.173</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[2][B]</td>
<td>nco_inst/sinewave_inst/sine_table_value_0_s/I2</td>
</tr>
<tr>
<td>6.728</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R16C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/sine_table_value_0_s/F</td>
</tr>
<tr>
<td>7.622</td>
<td>0.893</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td style=" font-weight:bold;">nco_inst/sinewave_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>nco_inst/sinewave_0_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[2][A]</td>
<td>nco_inst/sinewave_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.566, 32.578%; route: 3.009, 62.596%; tC2Q: 0.232, 4.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/sine_index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/sinewave_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>nco_inst/sine_index_0_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R22C24[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sine_index_0_s0/Q</td>
</tr>
<tr>
<td>4.260</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td>nco_inst/sinewave_inst/value_10_s112/I0</td>
</tr>
<tr>
<td>4.815</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R15C22[3][B]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/value_10_s112/F</td>
</tr>
<tr>
<td>5.234</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td>nco_inst/n204_s4/I1</td>
</tr>
<tr>
<td>5.696</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C24[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n204_s4/F</td>
</tr>
<tr>
<td>5.697</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td>nco_inst/n204_s2/I0</td>
</tr>
<tr>
<td>6.267</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n204_s2/F</td>
</tr>
<tr>
<td>6.269</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>nco_inst/n204_s0/I1</td>
</tr>
<tr>
<td>6.818</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n204_s0/F</td>
</tr>
<tr>
<td>6.818</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td style=" font-weight:bold;">nco_inst/sinewave_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>nco_inst/sinewave_10_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C24[0][A]</td>
<td>nco_inst/sinewave_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.136, 53.363%; route: 1.635, 40.841%; tC2Q: 0.232, 5.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/sine_index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/sinewave_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>nco_inst/sine_index_0_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R22C24[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sine_index_0_s0/Q</td>
</tr>
<tr>
<td>4.260</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[3][B]</td>
<td>nco_inst/sinewave_inst/value_10_s112/I0</td>
</tr>
<tr>
<td>4.830</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R15C22[3][B]</td>
<td style=" background: #97FFFF;">nco_inst/sinewave_inst/value_10_s112/F</td>
</tr>
<tr>
<td>5.009</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>nco_inst/n206_s3/I1</td>
</tr>
<tr>
<td>5.558</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n206_s3/F</td>
</tr>
<tr>
<td>5.559</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>nco_inst/n206_s1/I0</td>
</tr>
<tr>
<td>6.129</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n206_s1/F</td>
</tr>
<tr>
<td>6.131</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>nco_inst/n206_s0/I0</td>
</tr>
<tr>
<td>6.593</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n206_s0/F</td>
</tr>
<tr>
<td>6.593</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td style=" font-weight:bold;">nco_inst/sinewave_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>nco_inst/sinewave_8_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[2][B]</td>
<td>nco_inst/sinewave_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.151, 56.934%; route: 1.395, 36.925%; tC2Q: 0.232, 6.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/sine_index_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/sinewave_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>nco_inst/sine_index_0_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>43</td>
<td>R22C24[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sine_index_0_s0/Q</td>
</tr>
<tr>
<td>4.260</td>
<td>1.213</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td>nco_inst/n205_s5/I0</td>
</tr>
<tr>
<td>4.830</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C22[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n205_s5/F</td>
</tr>
<tr>
<td>4.831</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td>nco_inst/n205_s3/I2</td>
</tr>
<tr>
<td>5.401</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C22[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n205_s3/F</td>
</tr>
<tr>
<td>5.403</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td>nco_inst/n205_s1/I1</td>
</tr>
<tr>
<td>5.952</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C22[3][A]</td>
<td style=" background: #97FFFF;">nco_inst/n205_s1/F</td>
</tr>
<tr>
<td>6.124</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>nco_inst/n205_s0/I1</td>
</tr>
<tr>
<td>6.586</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n205_s0/F</td>
</tr>
<tr>
<td>6.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sinewave_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>nco_inst/sinewave_9_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>nco_inst/sinewave_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.151, 57.035%; route: 1.388, 36.814%; tC2Q: 0.232, 6.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/sine_index_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/sinewave_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>nco_inst/sine_index_3_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sine_index_3_s0/Q</td>
</tr>
<tr>
<td>3.633</td>
<td>0.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>nco_inst/n200_s2/I2</td>
</tr>
<tr>
<td>4.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n200_s2/F</td>
</tr>
<tr>
<td>4.504</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td>nco_inst/n202_s3/I3</td>
</tr>
<tr>
<td>4.966</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C23[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n202_s3/F</td>
</tr>
<tr>
<td>4.967</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[3][A]</td>
<td>nco_inst/n202_s1/I1</td>
</tr>
<tr>
<td>5.516</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C23[3][A]</td>
<td style=" background: #97FFFF;">nco_inst/n202_s1/F</td>
</tr>
<tr>
<td>5.518</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>nco_inst/n202_s0/I1</td>
</tr>
<tr>
<td>5.980</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n202_s0/F</td>
</tr>
<tr>
<td>5.980</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sinewave_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>nco_inst/sinewave_12_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C23[0][B]</td>
<td>nco_inst/sinewave_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.926, 60.858%; route: 1.007, 31.811%; tC2Q: 0.232, 7.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/sine_index_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/sinewave_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>nco_inst/sine_index_3_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sine_index_3_s0/Q</td>
</tr>
<tr>
<td>3.633</td>
<td>0.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>nco_inst/n200_s2/I2</td>
</tr>
<tr>
<td>4.095</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n200_s2/F</td>
</tr>
<tr>
<td>4.272</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>nco_inst/n200_s1/I1</td>
</tr>
<tr>
<td>4.821</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n200_s1/F</td>
</tr>
<tr>
<td>4.995</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>nco_inst/n200_s0/I0</td>
</tr>
<tr>
<td>5.565</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n200_s0/F</td>
</tr>
<tr>
<td>5.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td style=" font-weight:bold;">nco_inst/sinewave_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>nco_inst/sinewave_14_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C24[1][A]</td>
<td>nco_inst/sinewave_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.581, 57.484%; route: 0.937, 34.081%; tC2Q: 0.232, 8.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/sine_index_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/sinewave_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>nco_inst/sine_index_3_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sine_index_3_s0/Q</td>
</tr>
<tr>
<td>3.633</td>
<td>0.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>nco_inst/n200_s2/I2</td>
</tr>
<tr>
<td>4.086</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n200_s2/F</td>
</tr>
<tr>
<td>4.504</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C23[3][A]</td>
<td>nco_inst/n203_s1/I0</td>
</tr>
<tr>
<td>4.966</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C23[3][A]</td>
<td style=" background: #97FFFF;">nco_inst/n203_s1/F</td>
</tr>
<tr>
<td>4.967</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>nco_inst/n203_s0/I0</td>
</tr>
<tr>
<td>5.429</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n203_s0/F</td>
</tr>
<tr>
<td>5.429</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td style=" font-weight:bold;">nco_inst/sinewave_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>nco_inst/sinewave_11_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C23[0][A]</td>
<td>nco_inst/sinewave_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.377, 52.670%; route: 1.005, 38.456%; tC2Q: 0.232, 8.874%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/sine_index_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/sinewave_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C23[0][B]</td>
<td>nco_inst/sine_index_3_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>54</td>
<td>R21C23[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sine_index_3_s0/Q</td>
</tr>
<tr>
<td>3.633</td>
<td>0.587</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[1][B]</td>
<td>nco_inst/n200_s2/I2</td>
</tr>
<tr>
<td>4.095</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R22C24[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n200_s2/F</td>
</tr>
<tr>
<td>4.272</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td>nco_inst/n201_s1/I3</td>
</tr>
<tr>
<td>4.821</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C25[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n201_s1/F</td>
</tr>
<tr>
<td>4.823</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>nco_inst/n201_s0/I0</td>
</tr>
<tr>
<td>5.372</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n201_s0/F</td>
</tr>
<tr>
<td>5.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td style=" font-weight:bold;">nco_inst/sinewave_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>nco_inst/sinewave_13_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>nco_inst/sinewave_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.560, 61.013%; route: 0.765, 29.914%; tC2Q: 0.232, 9.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/phase_accumulator_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/phase_accumulator_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>nco_inst/phase_accumulator_1_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_1_s0/Q</td>
</tr>
<tr>
<td>3.462</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][A]</td>
<td>nco_inst/n70_s/I1</td>
</tr>
<tr>
<td>3.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n70_s/COUT</td>
</tr>
<tr>
<td>3.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][B]</td>
<td>nco_inst/n69_s/CIN</td>
</tr>
<tr>
<td>3.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n69_s/COUT</td>
</tr>
<tr>
<td>3.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][A]</td>
<td>nco_inst/n68_s/CIN</td>
</tr>
<tr>
<td>3.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n68_s/COUT</td>
</tr>
<tr>
<td>3.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][B]</td>
<td>nco_inst/n67_s/CIN</td>
</tr>
<tr>
<td>3.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n67_s/COUT</td>
</tr>
<tr>
<td>3.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][A]</td>
<td>nco_inst/n66_s/CIN</td>
</tr>
<tr>
<td>3.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n66_s/COUT</td>
</tr>
<tr>
<td>3.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][B]</td>
<td>nco_inst/n65_s/CIN</td>
</tr>
<tr>
<td>4.009</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n65_s/COUT</td>
</tr>
<tr>
<td>4.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][A]</td>
<td>nco_inst/n64_s/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n64_s/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][B]</td>
<td>nco_inst/n63_s/CIN</td>
</tr>
<tr>
<td>4.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n63_s/COUT</td>
</tr>
<tr>
<td>4.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td>nco_inst/n62_s/CIN</td>
</tr>
<tr>
<td>4.115</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n62_s/COUT</td>
</tr>
<tr>
<td>4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][B]</td>
<td>nco_inst/n61_s/CIN</td>
</tr>
<tr>
<td>4.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n61_s/COUT</td>
</tr>
<tr>
<td>4.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][A]</td>
<td>nco_inst/n60_s/CIN</td>
</tr>
<tr>
<td>4.185</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n60_s/COUT</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][B]</td>
<td>nco_inst/n59_s/CIN</td>
</tr>
<tr>
<td>4.220</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n59_s/COUT</td>
</tr>
<tr>
<td>4.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][A]</td>
<td>nco_inst/n58_s/CIN</td>
</tr>
<tr>
<td>4.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n58_s/COUT</td>
</tr>
<tr>
<td>4.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][B]</td>
<td>nco_inst/n57_s/CIN</td>
</tr>
<tr>
<td>4.291</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n57_s/COUT</td>
</tr>
<tr>
<td>4.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td>nco_inst/n56_s/CIN</td>
</tr>
<tr>
<td>4.326</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n56_s/COUT</td>
</tr>
<tr>
<td>4.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td>nco_inst/n55_s/CIN</td>
</tr>
<tr>
<td>4.361</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n55_s/COUT</td>
</tr>
<tr>
<td>4.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][A]</td>
<td>nco_inst/n54_s/CIN</td>
</tr>
<tr>
<td>4.396</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n54_s/COUT</td>
</tr>
<tr>
<td>4.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][B]</td>
<td>nco_inst/n53_s/CIN</td>
</tr>
<tr>
<td>4.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n53_s/COUT</td>
</tr>
<tr>
<td>4.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][A]</td>
<td>nco_inst/n52_s/CIN</td>
</tr>
<tr>
<td>4.467</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n52_s/COUT</td>
</tr>
<tr>
<td>4.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][B]</td>
<td>nco_inst/n51_s/CIN</td>
</tr>
<tr>
<td>4.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n51_s/COUT</td>
</tr>
<tr>
<td>4.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][A]</td>
<td>nco_inst/n50_s/CIN</td>
</tr>
<tr>
<td>4.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n50_s/COUT</td>
</tr>
<tr>
<td>4.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][B]</td>
<td>nco_inst/n49_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n49_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[2][A]</td>
<td>nco_inst/n48_s/CIN</td>
</tr>
<tr>
<td>4.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n48_s/COUT</td>
</tr>
<tr>
<td>4.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[2][B]</td>
<td>nco_inst/n47_s/CIN</td>
</tr>
<tr>
<td>4.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n47_s/COUT</td>
</tr>
<tr>
<td>4.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[0][A]</td>
<td>nco_inst/n46_s/CIN</td>
</tr>
<tr>
<td>4.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n46_s/COUT</td>
</tr>
<tr>
<td>4.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[0][B]</td>
<td>nco_inst/n45_s/CIN</td>
</tr>
<tr>
<td>4.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n45_s/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[1][A]</td>
<td>nco_inst/n44_s/CIN</td>
</tr>
<tr>
<td>4.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n44_s/COUT</td>
</tr>
<tr>
<td>4.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[1][B]</td>
<td>nco_inst/n43_s/CIN</td>
</tr>
<tr>
<td>4.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n43_s/COUT</td>
</tr>
<tr>
<td>4.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[2][A]</td>
<td>nco_inst/n42_s/CIN</td>
</tr>
<tr>
<td>4.819</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n42_s/COUT</td>
</tr>
<tr>
<td>4.819</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[2][B]</td>
<td>nco_inst/n41_s/CIN</td>
</tr>
<tr>
<td>5.289</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n41_s/SUM</td>
</tr>
<tr>
<td>5.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>nco_inst/phase_accumulator_31_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[2][B]</td>
<td>nco_inst/phase_accumulator_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.827, 73.834%; route: 0.415, 16.788%; tC2Q: 0.232, 9.378%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/phase_accumulator_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/phase_accumulator_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>nco_inst/phase_accumulator_1_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_1_s0/Q</td>
</tr>
<tr>
<td>3.462</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][A]</td>
<td>nco_inst/n70_s/I1</td>
</tr>
<tr>
<td>3.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n70_s/COUT</td>
</tr>
<tr>
<td>3.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][B]</td>
<td>nco_inst/n69_s/CIN</td>
</tr>
<tr>
<td>3.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n69_s/COUT</td>
</tr>
<tr>
<td>3.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][A]</td>
<td>nco_inst/n68_s/CIN</td>
</tr>
<tr>
<td>3.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n68_s/COUT</td>
</tr>
<tr>
<td>3.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][B]</td>
<td>nco_inst/n67_s/CIN</td>
</tr>
<tr>
<td>3.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n67_s/COUT</td>
</tr>
<tr>
<td>3.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][A]</td>
<td>nco_inst/n66_s/CIN</td>
</tr>
<tr>
<td>3.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n66_s/COUT</td>
</tr>
<tr>
<td>3.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][B]</td>
<td>nco_inst/n65_s/CIN</td>
</tr>
<tr>
<td>4.009</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n65_s/COUT</td>
</tr>
<tr>
<td>4.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][A]</td>
<td>nco_inst/n64_s/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n64_s/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][B]</td>
<td>nco_inst/n63_s/CIN</td>
</tr>
<tr>
<td>4.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n63_s/COUT</td>
</tr>
<tr>
<td>4.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td>nco_inst/n62_s/CIN</td>
</tr>
<tr>
<td>4.115</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n62_s/COUT</td>
</tr>
<tr>
<td>4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][B]</td>
<td>nco_inst/n61_s/CIN</td>
</tr>
<tr>
<td>4.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n61_s/COUT</td>
</tr>
<tr>
<td>4.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][A]</td>
<td>nco_inst/n60_s/CIN</td>
</tr>
<tr>
<td>4.185</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n60_s/COUT</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][B]</td>
<td>nco_inst/n59_s/CIN</td>
</tr>
<tr>
<td>4.220</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n59_s/COUT</td>
</tr>
<tr>
<td>4.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][A]</td>
<td>nco_inst/n58_s/CIN</td>
</tr>
<tr>
<td>4.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n58_s/COUT</td>
</tr>
<tr>
<td>4.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][B]</td>
<td>nco_inst/n57_s/CIN</td>
</tr>
<tr>
<td>4.291</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n57_s/COUT</td>
</tr>
<tr>
<td>4.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td>nco_inst/n56_s/CIN</td>
</tr>
<tr>
<td>4.326</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n56_s/COUT</td>
</tr>
<tr>
<td>4.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td>nco_inst/n55_s/CIN</td>
</tr>
<tr>
<td>4.361</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n55_s/COUT</td>
</tr>
<tr>
<td>4.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][A]</td>
<td>nco_inst/n54_s/CIN</td>
</tr>
<tr>
<td>4.396</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n54_s/COUT</td>
</tr>
<tr>
<td>4.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][B]</td>
<td>nco_inst/n53_s/CIN</td>
</tr>
<tr>
<td>4.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n53_s/COUT</td>
</tr>
<tr>
<td>4.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][A]</td>
<td>nco_inst/n52_s/CIN</td>
</tr>
<tr>
<td>4.467</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n52_s/COUT</td>
</tr>
<tr>
<td>4.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][B]</td>
<td>nco_inst/n51_s/CIN</td>
</tr>
<tr>
<td>4.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n51_s/COUT</td>
</tr>
<tr>
<td>4.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][A]</td>
<td>nco_inst/n50_s/CIN</td>
</tr>
<tr>
<td>4.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n50_s/COUT</td>
</tr>
<tr>
<td>4.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][B]</td>
<td>nco_inst/n49_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n49_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[2][A]</td>
<td>nco_inst/n48_s/CIN</td>
</tr>
<tr>
<td>4.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n48_s/COUT</td>
</tr>
<tr>
<td>4.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[2][B]</td>
<td>nco_inst/n47_s/CIN</td>
</tr>
<tr>
<td>4.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n47_s/COUT</td>
</tr>
<tr>
<td>4.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[0][A]</td>
<td>nco_inst/n46_s/CIN</td>
</tr>
<tr>
<td>4.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n46_s/COUT</td>
</tr>
<tr>
<td>4.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[0][B]</td>
<td>nco_inst/n45_s/CIN</td>
</tr>
<tr>
<td>4.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n45_s/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[1][A]</td>
<td>nco_inst/n44_s/CIN</td>
</tr>
<tr>
<td>4.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n44_s/COUT</td>
</tr>
<tr>
<td>4.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[1][B]</td>
<td>nco_inst/n43_s/CIN</td>
</tr>
<tr>
<td>4.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n43_s/COUT</td>
</tr>
<tr>
<td>4.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[2][A]</td>
<td>nco_inst/n42_s/CIN</td>
</tr>
<tr>
<td>5.254</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n42_s/SUM</td>
</tr>
<tr>
<td>5.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>nco_inst/phase_accumulator_30_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[2][A]</td>
<td>nco_inst/phase_accumulator_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.791, 73.456%; route: 0.415, 17.031%; tC2Q: 0.232, 9.513%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/phase_accumulator_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/phase_accumulator_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>nco_inst/phase_accumulator_1_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_1_s0/Q</td>
</tr>
<tr>
<td>3.462</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][A]</td>
<td>nco_inst/n70_s/I1</td>
</tr>
<tr>
<td>3.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n70_s/COUT</td>
</tr>
<tr>
<td>3.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][B]</td>
<td>nco_inst/n69_s/CIN</td>
</tr>
<tr>
<td>3.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n69_s/COUT</td>
</tr>
<tr>
<td>3.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][A]</td>
<td>nco_inst/n68_s/CIN</td>
</tr>
<tr>
<td>3.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n68_s/COUT</td>
</tr>
<tr>
<td>3.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][B]</td>
<td>nco_inst/n67_s/CIN</td>
</tr>
<tr>
<td>3.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n67_s/COUT</td>
</tr>
<tr>
<td>3.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][A]</td>
<td>nco_inst/n66_s/CIN</td>
</tr>
<tr>
<td>3.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n66_s/COUT</td>
</tr>
<tr>
<td>3.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][B]</td>
<td>nco_inst/n65_s/CIN</td>
</tr>
<tr>
<td>4.009</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n65_s/COUT</td>
</tr>
<tr>
<td>4.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][A]</td>
<td>nco_inst/n64_s/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n64_s/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][B]</td>
<td>nco_inst/n63_s/CIN</td>
</tr>
<tr>
<td>4.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n63_s/COUT</td>
</tr>
<tr>
<td>4.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td>nco_inst/n62_s/CIN</td>
</tr>
<tr>
<td>4.115</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n62_s/COUT</td>
</tr>
<tr>
<td>4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][B]</td>
<td>nco_inst/n61_s/CIN</td>
</tr>
<tr>
<td>4.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n61_s/COUT</td>
</tr>
<tr>
<td>4.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][A]</td>
<td>nco_inst/n60_s/CIN</td>
</tr>
<tr>
<td>4.185</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n60_s/COUT</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][B]</td>
<td>nco_inst/n59_s/CIN</td>
</tr>
<tr>
<td>4.220</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n59_s/COUT</td>
</tr>
<tr>
<td>4.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][A]</td>
<td>nco_inst/n58_s/CIN</td>
</tr>
<tr>
<td>4.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n58_s/COUT</td>
</tr>
<tr>
<td>4.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][B]</td>
<td>nco_inst/n57_s/CIN</td>
</tr>
<tr>
<td>4.291</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n57_s/COUT</td>
</tr>
<tr>
<td>4.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td>nco_inst/n56_s/CIN</td>
</tr>
<tr>
<td>4.326</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n56_s/COUT</td>
</tr>
<tr>
<td>4.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td>nco_inst/n55_s/CIN</td>
</tr>
<tr>
<td>4.361</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n55_s/COUT</td>
</tr>
<tr>
<td>4.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][A]</td>
<td>nco_inst/n54_s/CIN</td>
</tr>
<tr>
<td>4.396</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n54_s/COUT</td>
</tr>
<tr>
<td>4.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][B]</td>
<td>nco_inst/n53_s/CIN</td>
</tr>
<tr>
<td>4.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n53_s/COUT</td>
</tr>
<tr>
<td>4.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][A]</td>
<td>nco_inst/n52_s/CIN</td>
</tr>
<tr>
<td>4.467</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n52_s/COUT</td>
</tr>
<tr>
<td>4.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][B]</td>
<td>nco_inst/n51_s/CIN</td>
</tr>
<tr>
<td>4.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n51_s/COUT</td>
</tr>
<tr>
<td>4.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][A]</td>
<td>nco_inst/n50_s/CIN</td>
</tr>
<tr>
<td>4.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n50_s/COUT</td>
</tr>
<tr>
<td>4.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][B]</td>
<td>nco_inst/n49_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n49_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[2][A]</td>
<td>nco_inst/n48_s/CIN</td>
</tr>
<tr>
<td>4.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n48_s/COUT</td>
</tr>
<tr>
<td>4.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[2][B]</td>
<td>nco_inst/n47_s/CIN</td>
</tr>
<tr>
<td>4.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n47_s/COUT</td>
</tr>
<tr>
<td>4.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[0][A]</td>
<td>nco_inst/n46_s/CIN</td>
</tr>
<tr>
<td>4.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n46_s/COUT</td>
</tr>
<tr>
<td>4.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[0][B]</td>
<td>nco_inst/n45_s/CIN</td>
</tr>
<tr>
<td>4.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n45_s/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[1][A]</td>
<td>nco_inst/n44_s/CIN</td>
</tr>
<tr>
<td>4.748</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n44_s/COUT</td>
</tr>
<tr>
<td>4.748</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[1][B]</td>
<td>nco_inst/n43_s/CIN</td>
</tr>
<tr>
<td>5.218</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n43_s/SUM</td>
</tr>
<tr>
<td>5.218</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td>nco_inst/phase_accumulator_29_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[1][B]</td>
<td>nco_inst/phase_accumulator_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.756, 73.067%; route: 0.415, 17.280%; tC2Q: 0.232, 9.652%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.183</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/phase_accumulator_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/phase_accumulator_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>nco_inst/phase_accumulator_1_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_1_s0/Q</td>
</tr>
<tr>
<td>3.462</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][A]</td>
<td>nco_inst/n70_s/I1</td>
</tr>
<tr>
<td>3.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n70_s/COUT</td>
</tr>
<tr>
<td>3.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][B]</td>
<td>nco_inst/n69_s/CIN</td>
</tr>
<tr>
<td>3.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n69_s/COUT</td>
</tr>
<tr>
<td>3.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][A]</td>
<td>nco_inst/n68_s/CIN</td>
</tr>
<tr>
<td>3.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n68_s/COUT</td>
</tr>
<tr>
<td>3.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][B]</td>
<td>nco_inst/n67_s/CIN</td>
</tr>
<tr>
<td>3.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n67_s/COUT</td>
</tr>
<tr>
<td>3.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][A]</td>
<td>nco_inst/n66_s/CIN</td>
</tr>
<tr>
<td>3.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n66_s/COUT</td>
</tr>
<tr>
<td>3.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][B]</td>
<td>nco_inst/n65_s/CIN</td>
</tr>
<tr>
<td>4.009</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n65_s/COUT</td>
</tr>
<tr>
<td>4.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][A]</td>
<td>nco_inst/n64_s/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n64_s/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][B]</td>
<td>nco_inst/n63_s/CIN</td>
</tr>
<tr>
<td>4.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n63_s/COUT</td>
</tr>
<tr>
<td>4.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td>nco_inst/n62_s/CIN</td>
</tr>
<tr>
<td>4.115</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n62_s/COUT</td>
</tr>
<tr>
<td>4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][B]</td>
<td>nco_inst/n61_s/CIN</td>
</tr>
<tr>
<td>4.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n61_s/COUT</td>
</tr>
<tr>
<td>4.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][A]</td>
<td>nco_inst/n60_s/CIN</td>
</tr>
<tr>
<td>4.185</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n60_s/COUT</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][B]</td>
<td>nco_inst/n59_s/CIN</td>
</tr>
<tr>
<td>4.220</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n59_s/COUT</td>
</tr>
<tr>
<td>4.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][A]</td>
<td>nco_inst/n58_s/CIN</td>
</tr>
<tr>
<td>4.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n58_s/COUT</td>
</tr>
<tr>
<td>4.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][B]</td>
<td>nco_inst/n57_s/CIN</td>
</tr>
<tr>
<td>4.291</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n57_s/COUT</td>
</tr>
<tr>
<td>4.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td>nco_inst/n56_s/CIN</td>
</tr>
<tr>
<td>4.326</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n56_s/COUT</td>
</tr>
<tr>
<td>4.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td>nco_inst/n55_s/CIN</td>
</tr>
<tr>
<td>4.361</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n55_s/COUT</td>
</tr>
<tr>
<td>4.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][A]</td>
<td>nco_inst/n54_s/CIN</td>
</tr>
<tr>
<td>4.396</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n54_s/COUT</td>
</tr>
<tr>
<td>4.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][B]</td>
<td>nco_inst/n53_s/CIN</td>
</tr>
<tr>
<td>4.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n53_s/COUT</td>
</tr>
<tr>
<td>4.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][A]</td>
<td>nco_inst/n52_s/CIN</td>
</tr>
<tr>
<td>4.467</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n52_s/COUT</td>
</tr>
<tr>
<td>4.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][B]</td>
<td>nco_inst/n51_s/CIN</td>
</tr>
<tr>
<td>4.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n51_s/COUT</td>
</tr>
<tr>
<td>4.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][A]</td>
<td>nco_inst/n50_s/CIN</td>
</tr>
<tr>
<td>4.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n50_s/COUT</td>
</tr>
<tr>
<td>4.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][B]</td>
<td>nco_inst/n49_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n49_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[2][A]</td>
<td>nco_inst/n48_s/CIN</td>
</tr>
<tr>
<td>4.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n48_s/COUT</td>
</tr>
<tr>
<td>4.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[2][B]</td>
<td>nco_inst/n47_s/CIN</td>
</tr>
<tr>
<td>4.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n47_s/COUT</td>
</tr>
<tr>
<td>4.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[0][A]</td>
<td>nco_inst/n46_s/CIN</td>
</tr>
<tr>
<td>4.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n46_s/COUT</td>
</tr>
<tr>
<td>4.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[0][B]</td>
<td>nco_inst/n45_s/CIN</td>
</tr>
<tr>
<td>4.713</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n45_s/COUT</td>
</tr>
<tr>
<td>4.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[1][A]</td>
<td>nco_inst/n44_s/CIN</td>
</tr>
<tr>
<td>5.183</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n44_s/SUM</td>
</tr>
<tr>
<td>5.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>nco_inst/phase_accumulator_28_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[1][A]</td>
<td>nco_inst/phase_accumulator_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.721, 72.667%; route: 0.415, 17.537%; tC2Q: 0.232, 9.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.148</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/phase_accumulator_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/phase_accumulator_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>nco_inst/phase_accumulator_1_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_1_s0/Q</td>
</tr>
<tr>
<td>3.462</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][A]</td>
<td>nco_inst/n70_s/I1</td>
</tr>
<tr>
<td>3.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n70_s/COUT</td>
</tr>
<tr>
<td>3.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][B]</td>
<td>nco_inst/n69_s/CIN</td>
</tr>
<tr>
<td>3.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n69_s/COUT</td>
</tr>
<tr>
<td>3.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][A]</td>
<td>nco_inst/n68_s/CIN</td>
</tr>
<tr>
<td>3.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n68_s/COUT</td>
</tr>
<tr>
<td>3.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][B]</td>
<td>nco_inst/n67_s/CIN</td>
</tr>
<tr>
<td>3.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n67_s/COUT</td>
</tr>
<tr>
<td>3.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][A]</td>
<td>nco_inst/n66_s/CIN</td>
</tr>
<tr>
<td>3.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n66_s/COUT</td>
</tr>
<tr>
<td>3.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][B]</td>
<td>nco_inst/n65_s/CIN</td>
</tr>
<tr>
<td>4.009</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n65_s/COUT</td>
</tr>
<tr>
<td>4.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][A]</td>
<td>nco_inst/n64_s/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n64_s/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][B]</td>
<td>nco_inst/n63_s/CIN</td>
</tr>
<tr>
<td>4.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n63_s/COUT</td>
</tr>
<tr>
<td>4.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td>nco_inst/n62_s/CIN</td>
</tr>
<tr>
<td>4.115</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n62_s/COUT</td>
</tr>
<tr>
<td>4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][B]</td>
<td>nco_inst/n61_s/CIN</td>
</tr>
<tr>
<td>4.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n61_s/COUT</td>
</tr>
<tr>
<td>4.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][A]</td>
<td>nco_inst/n60_s/CIN</td>
</tr>
<tr>
<td>4.185</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n60_s/COUT</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][B]</td>
<td>nco_inst/n59_s/CIN</td>
</tr>
<tr>
<td>4.220</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n59_s/COUT</td>
</tr>
<tr>
<td>4.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][A]</td>
<td>nco_inst/n58_s/CIN</td>
</tr>
<tr>
<td>4.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n58_s/COUT</td>
</tr>
<tr>
<td>4.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][B]</td>
<td>nco_inst/n57_s/CIN</td>
</tr>
<tr>
<td>4.291</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n57_s/COUT</td>
</tr>
<tr>
<td>4.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td>nco_inst/n56_s/CIN</td>
</tr>
<tr>
<td>4.326</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n56_s/COUT</td>
</tr>
<tr>
<td>4.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td>nco_inst/n55_s/CIN</td>
</tr>
<tr>
<td>4.361</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n55_s/COUT</td>
</tr>
<tr>
<td>4.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][A]</td>
<td>nco_inst/n54_s/CIN</td>
</tr>
<tr>
<td>4.396</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n54_s/COUT</td>
</tr>
<tr>
<td>4.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][B]</td>
<td>nco_inst/n53_s/CIN</td>
</tr>
<tr>
<td>4.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n53_s/COUT</td>
</tr>
<tr>
<td>4.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][A]</td>
<td>nco_inst/n52_s/CIN</td>
</tr>
<tr>
<td>4.467</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n52_s/COUT</td>
</tr>
<tr>
<td>4.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][B]</td>
<td>nco_inst/n51_s/CIN</td>
</tr>
<tr>
<td>4.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n51_s/COUT</td>
</tr>
<tr>
<td>4.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][A]</td>
<td>nco_inst/n50_s/CIN</td>
</tr>
<tr>
<td>4.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n50_s/COUT</td>
</tr>
<tr>
<td>4.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][B]</td>
<td>nco_inst/n49_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n49_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[2][A]</td>
<td>nco_inst/n48_s/CIN</td>
</tr>
<tr>
<td>4.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n48_s/COUT</td>
</tr>
<tr>
<td>4.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[2][B]</td>
<td>nco_inst/n47_s/CIN</td>
</tr>
<tr>
<td>4.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n47_s/COUT</td>
</tr>
<tr>
<td>4.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[0][A]</td>
<td>nco_inst/n46_s/CIN</td>
</tr>
<tr>
<td>4.678</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n46_s/COUT</td>
</tr>
<tr>
<td>4.678</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[0][B]</td>
<td>nco_inst/n45_s/CIN</td>
</tr>
<tr>
<td>5.148</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n45_s/SUM</td>
</tr>
<tr>
<td>5.148</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>nco_inst/phase_accumulator_27_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>nco_inst/phase_accumulator_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 72.255%; route: 0.415, 17.801%; tC2Q: 0.232, 9.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.667</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/phase_accumulator_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/phase_accumulator_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>nco_inst/phase_accumulator_1_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_1_s0/Q</td>
</tr>
<tr>
<td>3.462</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][A]</td>
<td>nco_inst/n70_s/I1</td>
</tr>
<tr>
<td>3.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n70_s/COUT</td>
</tr>
<tr>
<td>3.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][B]</td>
<td>nco_inst/n69_s/CIN</td>
</tr>
<tr>
<td>3.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n69_s/COUT</td>
</tr>
<tr>
<td>3.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][A]</td>
<td>nco_inst/n68_s/CIN</td>
</tr>
<tr>
<td>3.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n68_s/COUT</td>
</tr>
<tr>
<td>3.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][B]</td>
<td>nco_inst/n67_s/CIN</td>
</tr>
<tr>
<td>3.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n67_s/COUT</td>
</tr>
<tr>
<td>3.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][A]</td>
<td>nco_inst/n66_s/CIN</td>
</tr>
<tr>
<td>3.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n66_s/COUT</td>
</tr>
<tr>
<td>3.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][B]</td>
<td>nco_inst/n65_s/CIN</td>
</tr>
<tr>
<td>4.009</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n65_s/COUT</td>
</tr>
<tr>
<td>4.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][A]</td>
<td>nco_inst/n64_s/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n64_s/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][B]</td>
<td>nco_inst/n63_s/CIN</td>
</tr>
<tr>
<td>4.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n63_s/COUT</td>
</tr>
<tr>
<td>4.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td>nco_inst/n62_s/CIN</td>
</tr>
<tr>
<td>4.115</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n62_s/COUT</td>
</tr>
<tr>
<td>4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][B]</td>
<td>nco_inst/n61_s/CIN</td>
</tr>
<tr>
<td>4.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n61_s/COUT</td>
</tr>
<tr>
<td>4.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][A]</td>
<td>nco_inst/n60_s/CIN</td>
</tr>
<tr>
<td>4.185</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n60_s/COUT</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][B]</td>
<td>nco_inst/n59_s/CIN</td>
</tr>
<tr>
<td>4.220</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n59_s/COUT</td>
</tr>
<tr>
<td>4.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][A]</td>
<td>nco_inst/n58_s/CIN</td>
</tr>
<tr>
<td>4.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n58_s/COUT</td>
</tr>
<tr>
<td>4.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][B]</td>
<td>nco_inst/n57_s/CIN</td>
</tr>
<tr>
<td>4.291</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n57_s/COUT</td>
</tr>
<tr>
<td>4.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td>nco_inst/n56_s/CIN</td>
</tr>
<tr>
<td>4.326</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n56_s/COUT</td>
</tr>
<tr>
<td>4.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td>nco_inst/n55_s/CIN</td>
</tr>
<tr>
<td>4.361</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n55_s/COUT</td>
</tr>
<tr>
<td>4.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][A]</td>
<td>nco_inst/n54_s/CIN</td>
</tr>
<tr>
<td>4.396</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n54_s/COUT</td>
</tr>
<tr>
<td>4.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][B]</td>
<td>nco_inst/n53_s/CIN</td>
</tr>
<tr>
<td>4.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n53_s/COUT</td>
</tr>
<tr>
<td>4.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][A]</td>
<td>nco_inst/n52_s/CIN</td>
</tr>
<tr>
<td>4.467</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n52_s/COUT</td>
</tr>
<tr>
<td>4.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][B]</td>
<td>nco_inst/n51_s/CIN</td>
</tr>
<tr>
<td>4.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n51_s/COUT</td>
</tr>
<tr>
<td>4.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][A]</td>
<td>nco_inst/n50_s/CIN</td>
</tr>
<tr>
<td>4.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n50_s/COUT</td>
</tr>
<tr>
<td>4.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][B]</td>
<td>nco_inst/n49_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n49_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[2][A]</td>
<td>nco_inst/n48_s/CIN</td>
</tr>
<tr>
<td>4.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n48_s/COUT</td>
</tr>
<tr>
<td>4.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[2][B]</td>
<td>nco_inst/n47_s/CIN</td>
</tr>
<tr>
<td>4.643</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n47_s/COUT</td>
</tr>
<tr>
<td>4.643</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C28[0][A]</td>
<td>nco_inst/n46_s/CIN</td>
</tr>
<tr>
<td>5.113</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n46_s/SUM</td>
</tr>
<tr>
<td>5.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>nco_inst/phase_accumulator_26_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C28[0][A]</td>
<td>nco_inst/phase_accumulator_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.651, 71.830%; route: 0.415, 18.074%; tC2Q: 0.232, 10.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/phase_accumulator_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/phase_accumulator_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>nco_inst/phase_accumulator_1_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_1_s0/Q</td>
</tr>
<tr>
<td>3.462</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][A]</td>
<td>nco_inst/n70_s/I1</td>
</tr>
<tr>
<td>3.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n70_s/COUT</td>
</tr>
<tr>
<td>3.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][B]</td>
<td>nco_inst/n69_s/CIN</td>
</tr>
<tr>
<td>3.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n69_s/COUT</td>
</tr>
<tr>
<td>3.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][A]</td>
<td>nco_inst/n68_s/CIN</td>
</tr>
<tr>
<td>3.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n68_s/COUT</td>
</tr>
<tr>
<td>3.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][B]</td>
<td>nco_inst/n67_s/CIN</td>
</tr>
<tr>
<td>3.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n67_s/COUT</td>
</tr>
<tr>
<td>3.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][A]</td>
<td>nco_inst/n66_s/CIN</td>
</tr>
<tr>
<td>3.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n66_s/COUT</td>
</tr>
<tr>
<td>3.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][B]</td>
<td>nco_inst/n65_s/CIN</td>
</tr>
<tr>
<td>4.009</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n65_s/COUT</td>
</tr>
<tr>
<td>4.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][A]</td>
<td>nco_inst/n64_s/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n64_s/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][B]</td>
<td>nco_inst/n63_s/CIN</td>
</tr>
<tr>
<td>4.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n63_s/COUT</td>
</tr>
<tr>
<td>4.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td>nco_inst/n62_s/CIN</td>
</tr>
<tr>
<td>4.115</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n62_s/COUT</td>
</tr>
<tr>
<td>4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][B]</td>
<td>nco_inst/n61_s/CIN</td>
</tr>
<tr>
<td>4.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n61_s/COUT</td>
</tr>
<tr>
<td>4.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][A]</td>
<td>nco_inst/n60_s/CIN</td>
</tr>
<tr>
<td>4.185</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n60_s/COUT</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][B]</td>
<td>nco_inst/n59_s/CIN</td>
</tr>
<tr>
<td>4.220</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n59_s/COUT</td>
</tr>
<tr>
<td>4.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][A]</td>
<td>nco_inst/n58_s/CIN</td>
</tr>
<tr>
<td>4.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n58_s/COUT</td>
</tr>
<tr>
<td>4.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][B]</td>
<td>nco_inst/n57_s/CIN</td>
</tr>
<tr>
<td>4.291</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n57_s/COUT</td>
</tr>
<tr>
<td>4.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td>nco_inst/n56_s/CIN</td>
</tr>
<tr>
<td>4.326</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n56_s/COUT</td>
</tr>
<tr>
<td>4.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td>nco_inst/n55_s/CIN</td>
</tr>
<tr>
<td>4.361</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n55_s/COUT</td>
</tr>
<tr>
<td>4.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][A]</td>
<td>nco_inst/n54_s/CIN</td>
</tr>
<tr>
<td>4.396</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n54_s/COUT</td>
</tr>
<tr>
<td>4.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][B]</td>
<td>nco_inst/n53_s/CIN</td>
</tr>
<tr>
<td>4.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n53_s/COUT</td>
</tr>
<tr>
<td>4.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][A]</td>
<td>nco_inst/n52_s/CIN</td>
</tr>
<tr>
<td>4.467</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n52_s/COUT</td>
</tr>
<tr>
<td>4.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][B]</td>
<td>nco_inst/n51_s/CIN</td>
</tr>
<tr>
<td>4.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n51_s/COUT</td>
</tr>
<tr>
<td>4.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][A]</td>
<td>nco_inst/n50_s/CIN</td>
</tr>
<tr>
<td>4.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n50_s/COUT</td>
</tr>
<tr>
<td>4.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][B]</td>
<td>nco_inst/n49_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n49_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[2][A]</td>
<td>nco_inst/n48_s/CIN</td>
</tr>
<tr>
<td>4.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n48_s/COUT</td>
</tr>
<tr>
<td>4.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[2][B]</td>
<td>nco_inst/n47_s/CIN</td>
</tr>
<tr>
<td>5.078</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n47_s/SUM</td>
</tr>
<tr>
<td>5.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>nco_inst/phase_accumulator_25_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C27[2][B]</td>
<td>nco_inst/phase_accumulator_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.615, 71.392%; route: 0.415, 18.355%; tC2Q: 0.232, 10.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.737</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/phase_accumulator_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/phase_accumulator_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>nco_inst/phase_accumulator_1_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_1_s0/Q</td>
</tr>
<tr>
<td>3.462</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][A]</td>
<td>nco_inst/n70_s/I1</td>
</tr>
<tr>
<td>3.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n70_s/COUT</td>
</tr>
<tr>
<td>3.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][B]</td>
<td>nco_inst/n69_s/CIN</td>
</tr>
<tr>
<td>3.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n69_s/COUT</td>
</tr>
<tr>
<td>3.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][A]</td>
<td>nco_inst/n68_s/CIN</td>
</tr>
<tr>
<td>3.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n68_s/COUT</td>
</tr>
<tr>
<td>3.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][B]</td>
<td>nco_inst/n67_s/CIN</td>
</tr>
<tr>
<td>3.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n67_s/COUT</td>
</tr>
<tr>
<td>3.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][A]</td>
<td>nco_inst/n66_s/CIN</td>
</tr>
<tr>
<td>3.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n66_s/COUT</td>
</tr>
<tr>
<td>3.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][B]</td>
<td>nco_inst/n65_s/CIN</td>
</tr>
<tr>
<td>4.009</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n65_s/COUT</td>
</tr>
<tr>
<td>4.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][A]</td>
<td>nco_inst/n64_s/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n64_s/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][B]</td>
<td>nco_inst/n63_s/CIN</td>
</tr>
<tr>
<td>4.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n63_s/COUT</td>
</tr>
<tr>
<td>4.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td>nco_inst/n62_s/CIN</td>
</tr>
<tr>
<td>4.115</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n62_s/COUT</td>
</tr>
<tr>
<td>4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][B]</td>
<td>nco_inst/n61_s/CIN</td>
</tr>
<tr>
<td>4.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n61_s/COUT</td>
</tr>
<tr>
<td>4.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][A]</td>
<td>nco_inst/n60_s/CIN</td>
</tr>
<tr>
<td>4.185</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n60_s/COUT</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][B]</td>
<td>nco_inst/n59_s/CIN</td>
</tr>
<tr>
<td>4.220</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n59_s/COUT</td>
</tr>
<tr>
<td>4.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][A]</td>
<td>nco_inst/n58_s/CIN</td>
</tr>
<tr>
<td>4.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n58_s/COUT</td>
</tr>
<tr>
<td>4.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][B]</td>
<td>nco_inst/n57_s/CIN</td>
</tr>
<tr>
<td>4.291</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n57_s/COUT</td>
</tr>
<tr>
<td>4.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td>nco_inst/n56_s/CIN</td>
</tr>
<tr>
<td>4.326</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n56_s/COUT</td>
</tr>
<tr>
<td>4.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td>nco_inst/n55_s/CIN</td>
</tr>
<tr>
<td>4.361</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n55_s/COUT</td>
</tr>
<tr>
<td>4.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][A]</td>
<td>nco_inst/n54_s/CIN</td>
</tr>
<tr>
<td>4.396</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n54_s/COUT</td>
</tr>
<tr>
<td>4.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][B]</td>
<td>nco_inst/n53_s/CIN</td>
</tr>
<tr>
<td>4.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n53_s/COUT</td>
</tr>
<tr>
<td>4.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][A]</td>
<td>nco_inst/n52_s/CIN</td>
</tr>
<tr>
<td>4.467</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n52_s/COUT</td>
</tr>
<tr>
<td>4.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][B]</td>
<td>nco_inst/n51_s/CIN</td>
</tr>
<tr>
<td>4.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n51_s/COUT</td>
</tr>
<tr>
<td>4.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][A]</td>
<td>nco_inst/n50_s/CIN</td>
</tr>
<tr>
<td>4.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n50_s/COUT</td>
</tr>
<tr>
<td>4.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][B]</td>
<td>nco_inst/n49_s/CIN</td>
</tr>
<tr>
<td>4.572</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n49_s/COUT</td>
</tr>
<tr>
<td>4.572</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[2][A]</td>
<td>nco_inst/n48_s/CIN</td>
</tr>
<tr>
<td>5.042</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n48_s/SUM</td>
</tr>
<tr>
<td>5.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td>nco_inst/phase_accumulator_24_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C27[2][A]</td>
<td>nco_inst/phase_accumulator_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.580, 70.939%; route: 0.415, 18.645%; tC2Q: 0.232, 10.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/phase_accumulator_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/phase_accumulator_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>nco_inst/phase_accumulator_1_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_1_s0/Q</td>
</tr>
<tr>
<td>3.462</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][A]</td>
<td>nco_inst/n70_s/I1</td>
</tr>
<tr>
<td>3.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n70_s/COUT</td>
</tr>
<tr>
<td>3.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][B]</td>
<td>nco_inst/n69_s/CIN</td>
</tr>
<tr>
<td>3.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n69_s/COUT</td>
</tr>
<tr>
<td>3.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][A]</td>
<td>nco_inst/n68_s/CIN</td>
</tr>
<tr>
<td>3.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n68_s/COUT</td>
</tr>
<tr>
<td>3.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][B]</td>
<td>nco_inst/n67_s/CIN</td>
</tr>
<tr>
<td>3.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n67_s/COUT</td>
</tr>
<tr>
<td>3.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][A]</td>
<td>nco_inst/n66_s/CIN</td>
</tr>
<tr>
<td>3.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n66_s/COUT</td>
</tr>
<tr>
<td>3.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][B]</td>
<td>nco_inst/n65_s/CIN</td>
</tr>
<tr>
<td>4.009</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n65_s/COUT</td>
</tr>
<tr>
<td>4.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][A]</td>
<td>nco_inst/n64_s/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n64_s/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][B]</td>
<td>nco_inst/n63_s/CIN</td>
</tr>
<tr>
<td>4.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n63_s/COUT</td>
</tr>
<tr>
<td>4.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td>nco_inst/n62_s/CIN</td>
</tr>
<tr>
<td>4.115</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n62_s/COUT</td>
</tr>
<tr>
<td>4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][B]</td>
<td>nco_inst/n61_s/CIN</td>
</tr>
<tr>
<td>4.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n61_s/COUT</td>
</tr>
<tr>
<td>4.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][A]</td>
<td>nco_inst/n60_s/CIN</td>
</tr>
<tr>
<td>4.185</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n60_s/COUT</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][B]</td>
<td>nco_inst/n59_s/CIN</td>
</tr>
<tr>
<td>4.220</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n59_s/COUT</td>
</tr>
<tr>
<td>4.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][A]</td>
<td>nco_inst/n58_s/CIN</td>
</tr>
<tr>
<td>4.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n58_s/COUT</td>
</tr>
<tr>
<td>4.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][B]</td>
<td>nco_inst/n57_s/CIN</td>
</tr>
<tr>
<td>4.291</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n57_s/COUT</td>
</tr>
<tr>
<td>4.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td>nco_inst/n56_s/CIN</td>
</tr>
<tr>
<td>4.326</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n56_s/COUT</td>
</tr>
<tr>
<td>4.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td>nco_inst/n55_s/CIN</td>
</tr>
<tr>
<td>4.361</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n55_s/COUT</td>
</tr>
<tr>
<td>4.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][A]</td>
<td>nco_inst/n54_s/CIN</td>
</tr>
<tr>
<td>4.396</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n54_s/COUT</td>
</tr>
<tr>
<td>4.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][B]</td>
<td>nco_inst/n53_s/CIN</td>
</tr>
<tr>
<td>4.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n53_s/COUT</td>
</tr>
<tr>
<td>4.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][A]</td>
<td>nco_inst/n52_s/CIN</td>
</tr>
<tr>
<td>4.467</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n52_s/COUT</td>
</tr>
<tr>
<td>4.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][B]</td>
<td>nco_inst/n51_s/CIN</td>
</tr>
<tr>
<td>4.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n51_s/COUT</td>
</tr>
<tr>
<td>4.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][A]</td>
<td>nco_inst/n50_s/CIN</td>
</tr>
<tr>
<td>4.537</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n50_s/COUT</td>
</tr>
<tr>
<td>4.537</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][B]</td>
<td>nco_inst/n49_s/CIN</td>
</tr>
<tr>
<td>5.007</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n49_s/SUM</td>
</tr>
<tr>
<td>5.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>nco_inst/phase_accumulator_23_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C27[1][B]</td>
<td>nco_inst/phase_accumulator_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.545, 70.473%; route: 0.415, 18.945%; tC2Q: 0.232, 10.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.780</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/phase_accumulator_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/phase_accumulator_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>2.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[0][A]</td>
<td>nco_inst/phase_accumulator_1_s0/CLK</td>
</tr>
<tr>
<td>3.047</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C23[0][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_1_s0/Q</td>
</tr>
<tr>
<td>3.462</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][A]</td>
<td>nco_inst/n70_s/I1</td>
</tr>
<tr>
<td>3.833</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n70_s/COUT</td>
</tr>
<tr>
<td>3.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[0][B]</td>
<td>nco_inst/n69_s/CIN</td>
</tr>
<tr>
<td>3.868</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n69_s/COUT</td>
</tr>
<tr>
<td>3.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][A]</td>
<td>nco_inst/n68_s/CIN</td>
</tr>
<tr>
<td>3.904</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n68_s/COUT</td>
</tr>
<tr>
<td>3.904</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[1][B]</td>
<td>nco_inst/n67_s/CIN</td>
</tr>
<tr>
<td>3.939</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n67_s/COUT</td>
</tr>
<tr>
<td>3.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][A]</td>
<td>nco_inst/n66_s/CIN</td>
</tr>
<tr>
<td>3.974</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n66_s/COUT</td>
</tr>
<tr>
<td>3.974</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C24[2][B]</td>
<td>nco_inst/n65_s/CIN</td>
</tr>
<tr>
<td>4.009</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C24[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n65_s/COUT</td>
</tr>
<tr>
<td>4.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][A]</td>
<td>nco_inst/n64_s/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n64_s/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[0][B]</td>
<td>nco_inst/n63_s/CIN</td>
</tr>
<tr>
<td>4.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n63_s/COUT</td>
</tr>
<tr>
<td>4.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td>nco_inst/n62_s/CIN</td>
</tr>
<tr>
<td>4.115</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n62_s/COUT</td>
</tr>
<tr>
<td>4.115</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[1][B]</td>
<td>nco_inst/n61_s/CIN</td>
</tr>
<tr>
<td>4.150</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n61_s/COUT</td>
</tr>
<tr>
<td>4.150</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][A]</td>
<td>nco_inst/n60_s/CIN</td>
</tr>
<tr>
<td>4.185</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n60_s/COUT</td>
</tr>
<tr>
<td>4.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C25[2][B]</td>
<td>nco_inst/n59_s/CIN</td>
</tr>
<tr>
<td>4.220</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C25[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n59_s/COUT</td>
</tr>
<tr>
<td>4.220</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][A]</td>
<td>nco_inst/n58_s/CIN</td>
</tr>
<tr>
<td>4.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n58_s/COUT</td>
</tr>
<tr>
<td>4.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[0][B]</td>
<td>nco_inst/n57_s/CIN</td>
</tr>
<tr>
<td>4.291</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n57_s/COUT</td>
</tr>
<tr>
<td>4.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td>nco_inst/n56_s/CIN</td>
</tr>
<tr>
<td>4.326</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n56_s/COUT</td>
</tr>
<tr>
<td>4.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[1][B]</td>
<td>nco_inst/n55_s/CIN</td>
</tr>
<tr>
<td>4.361</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][B]</td>
<td style=" background: #97FFFF;">nco_inst/n55_s/COUT</td>
</tr>
<tr>
<td>4.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][A]</td>
<td>nco_inst/n54_s/CIN</td>
</tr>
<tr>
<td>4.396</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][A]</td>
<td style=" background: #97FFFF;">nco_inst/n54_s/COUT</td>
</tr>
<tr>
<td>4.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C26[2][B]</td>
<td>nco_inst/n53_s/CIN</td>
</tr>
<tr>
<td>4.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[2][B]</td>
<td style=" background: #97FFFF;">nco_inst/n53_s/COUT</td>
</tr>
<tr>
<td>4.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][A]</td>
<td>nco_inst/n52_s/CIN</td>
</tr>
<tr>
<td>4.467</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n52_s/COUT</td>
</tr>
<tr>
<td>4.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[0][B]</td>
<td>nco_inst/n51_s/CIN</td>
</tr>
<tr>
<td>4.502</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][B]</td>
<td style=" background: #97FFFF;">nco_inst/n51_s/COUT</td>
</tr>
<tr>
<td>4.502</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C27[1][A]</td>
<td>nco_inst/n50_s/CIN</td>
</tr>
<tr>
<td>4.972</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n50_s/SUM</td>
</tr>
<tr>
<td>4.972</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>12.815</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>nco_inst/phase_accumulator_22_s0/CLK</td>
</tr>
<tr>
<td>12.780</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>nco_inst/phase_accumulator_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.510, 69.991%; route: 0.415, 19.254%; tC2Q: 0.232, 10.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.815, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sigma_delta_modulator/w1_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sigma_delta_modulator/w1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_sigma_delta_modulator/w1_1_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_sigma_delta_modulator/w1_1_s0/Q</td>
</tr>
<tr>
<td>5.593</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_sigma_delta_modulator/w_1_s0/I1</td>
</tr>
<tr>
<td>5.825</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_sigma_delta_modulator/w_1_s0/SUM</td>
</tr>
<tr>
<td>5.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_sigma_delta_modulator/w1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_sigma_delta_modulator/w1_1_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_sigma_delta_modulator/w1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sigma_delta_modulator/w1_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sigma_delta_modulator/w1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_sigma_delta_modulator/w1_5_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_sigma_delta_modulator/w1_5_s0/Q</td>
</tr>
<tr>
<td>5.593</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_sigma_delta_modulator/w_5_s0/I1</td>
</tr>
<tr>
<td>5.825</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_sigma_delta_modulator/w_5_s0/SUM</td>
</tr>
<tr>
<td>5.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_sigma_delta_modulator/w1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_sigma_delta_modulator/w1_5_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_sigma_delta_modulator/w1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sigma_delta_modulator/w1_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sigma_delta_modulator/w1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_sigma_delta_modulator/w1_7_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">u_sigma_delta_modulator/w1_7_s0/Q</td>
</tr>
<tr>
<td>5.593</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>u_sigma_delta_modulator/w_7_s0/I1</td>
</tr>
<tr>
<td>5.825</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">u_sigma_delta_modulator/w_7_s0/SUM</td>
</tr>
<tr>
<td>5.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">u_sigma_delta_modulator/w1_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_sigma_delta_modulator/w1_7_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_sigma_delta_modulator/w1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sigma_delta_modulator/w1_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sigma_delta_modulator/w1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>u_sigma_delta_modulator/w1_11_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">u_sigma_delta_modulator/w1_11_s0/Q</td>
</tr>
<tr>
<td>5.593</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[0][A]</td>
<td>u_sigma_delta_modulator/w_11_s0/I1</td>
</tr>
<tr>
<td>5.825</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">u_sigma_delta_modulator/w_11_s0/SUM</td>
</tr>
<tr>
<td>5.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">u_sigma_delta_modulator/w1_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>u_sigma_delta_modulator/w1_11_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>u_sigma_delta_modulator/w1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sigma_delta_modulator/w1_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sigma_delta_modulator/w1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_sigma_delta_modulator/w1_13_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">u_sigma_delta_modulator/w1_13_s0/Q</td>
</tr>
<tr>
<td>5.593</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[1][A]</td>
<td>u_sigma_delta_modulator/w_13_s0/I1</td>
</tr>
<tr>
<td>5.825</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u_sigma_delta_modulator/w_13_s0/SUM</td>
</tr>
<tr>
<td>5.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">u_sigma_delta_modulator/w1_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_sigma_delta_modulator/w1_13_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>u_sigma_delta_modulator/w1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sigma_delta_modulator/w1_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sigma_delta_modulator/w1_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>u_sigma_delta_modulator/w1_17_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">u_sigma_delta_modulator/w1_17_s0/Q</td>
</tr>
<tr>
<td>5.593</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C5[0][A]</td>
<td>u_sigma_delta_modulator/w_17_s0/I1</td>
</tr>
<tr>
<td>5.825</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" background: #97FFFF;">u_sigma_delta_modulator/w_17_s0/SUM</td>
</tr>
<tr>
<td>5.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">u_sigma_delta_modulator/w1_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>u_sigma_delta_modulator/w1_17_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>u_sigma_delta_modulator/w1_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sigma_delta_modulator/w1_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sigma_delta_modulator/w1_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_sigma_delta_modulator/w1_19_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">u_sigma_delta_modulator/w1_19_s0/Q</td>
</tr>
<tr>
<td>5.593</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td>u_sigma_delta_modulator/w_19_s0/I1</td>
</tr>
<tr>
<td>5.825</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u_sigma_delta_modulator/w_19_s0/SUM</td>
</tr>
<tr>
<td>5.825</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">u_sigma_delta_modulator/w1_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_sigma_delta_modulator/w1_19_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>u_sigma_delta_modulator/w1_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/phase_accumulator_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/phase_accumulator_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>nco_inst/phase_accumulator_22_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_22_s0/Q</td>
</tr>
<tr>
<td>2.113</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C27[1][A]</td>
<td>nco_inst/n50_s/I1</td>
</tr>
<tr>
<td>2.345</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n50_s/SUM</td>
</tr>
<tr>
<td>2.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>nco_inst/phase_accumulator_22_s0/CLK</td>
</tr>
<tr>
<td>1.921</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C27[1][A]</td>
<td>nco_inst/phase_accumulator_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/phase_accumulator_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/phase_accumulator_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>nco_inst/phase_accumulator_20_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_20_s0/Q</td>
</tr>
<tr>
<td>2.113</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C27[0][A]</td>
<td>nco_inst/n52_s/I1</td>
</tr>
<tr>
<td>2.345</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n52_s/SUM</td>
</tr>
<tr>
<td>2.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>nco_inst/phase_accumulator_20_s0/CLK</td>
</tr>
<tr>
<td>1.921</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C27[0][A]</td>
<td>nco_inst/phase_accumulator_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/phase_accumulator_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/phase_accumulator_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>nco_inst/phase_accumulator_16_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_16_s0/Q</td>
</tr>
<tr>
<td>2.113</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C26[1][A]</td>
<td>nco_inst/n56_s/I1</td>
</tr>
<tr>
<td>2.345</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n56_s/SUM</td>
</tr>
<tr>
<td>2.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>nco_inst/phase_accumulator_16_s0/CLK</td>
</tr>
<tr>
<td>1.921</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>nco_inst/phase_accumulator_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/phase_accumulator_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/phase_accumulator_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>nco_inst/phase_accumulator_14_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_14_s0/Q</td>
</tr>
<tr>
<td>2.113</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C26[0][A]</td>
<td>nco_inst/n58_s/I1</td>
</tr>
<tr>
<td>2.345</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n58_s/SUM</td>
</tr>
<tr>
<td>2.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>nco_inst/phase_accumulator_14_s0/CLK</td>
</tr>
<tr>
<td>1.921</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C26[0][A]</td>
<td>nco_inst/phase_accumulator_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/phase_accumulator_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/phase_accumulator_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>nco_inst/phase_accumulator_10_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_10_s0/Q</td>
</tr>
<tr>
<td>2.113</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td>nco_inst/n62_s/I1</td>
</tr>
<tr>
<td>2.345</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n62_s/SUM</td>
</tr>
<tr>
<td>2.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>nco_inst/phase_accumulator_10_s0/CLK</td>
</tr>
<tr>
<td>1.921</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>nco_inst/phase_accumulator_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/phase_accumulator_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/phase_accumulator_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>nco_inst/phase_accumulator_8_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_8_s0/Q</td>
</tr>
<tr>
<td>2.113</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C25[0][A]</td>
<td>nco_inst/n64_s/I1</td>
</tr>
<tr>
<td>2.345</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">nco_inst/n64_s/SUM</td>
</tr>
<tr>
<td>2.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>nco_inst/phase_accumulator_8_s0/CLK</td>
</tr>
<tr>
<td>1.921</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>nco_inst/phase_accumulator_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.921</td>
</tr>
<tr>
<td class="label">From</td>
<td>nco_inst/phase_accumulator_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nco_inst/phase_accumulator_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk44:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk44:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>nco_inst/phase_accumulator_4_s0/CLK</td>
</tr>
<tr>
<td>2.112</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_4_s0/Q</td>
</tr>
<tr>
<td>2.113</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C24[1][A]</td>
<td>nco_inst/n68_s/I1</td>
</tr>
<tr>
<td>2.345</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" background: #97FFFF;">nco_inst/n68_s/SUM</td>
</tr>
<tr>
<td>2.345</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td style=" font-weight:bold;">nco_inst/phase_accumulator_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>56</td>
<td>R3C24[1][A]</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>1.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>nco_inst/phase_accumulator_4_s0/CLK</td>
</tr>
<tr>
<td>1.921</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C24[1][A]</td>
<td>nco_inst/phase_accumulator_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.306%; route: 0.001, 0.281%; tC2Q: 0.202, 46.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.910, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interpolatingFilter/stage7/section_out2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interpolatingFilter/stage7/section_out2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_interpolatingFilter/stage7/section_out2_1_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage7/section_out2_1_s0/Q</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C2[1][A]</td>
<td>u_interpolatingFilter/stage7/add_temp_1_s/I1</td>
</tr>
<tr>
<td>5.827</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" background: #97FFFF;">u_interpolatingFilter/stage7/add_temp_1_s/SUM</td>
</tr>
<tr>
<td>5.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage7/section_out2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_interpolatingFilter/stage7/section_out2_1_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C2[1][A]</td>
<td>u_interpolatingFilter/stage7/section_out2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interpolatingFilter/stage7/section_out2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interpolatingFilter/stage7/section_out2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_interpolatingFilter/stage7/section_out2_5_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C3[0][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage7/section_out2_5_s0/Q</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C3[0][A]</td>
<td>u_interpolatingFilter/stage7/add_temp_5_s/I1</td>
</tr>
<tr>
<td>5.827</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" background: #97FFFF;">u_interpolatingFilter/stage7/add_temp_5_s/SUM</td>
</tr>
<tr>
<td>5.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage7/section_out2_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_interpolatingFilter/stage7/section_out2_5_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[0][A]</td>
<td>u_interpolatingFilter/stage7/section_out2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interpolatingFilter/stage7/section_out2_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interpolatingFilter/stage7/section_out2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_interpolatingFilter/stage7/section_out2_7_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage7/section_out2_7_s0/Q</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C3[1][A]</td>
<td>u_interpolatingFilter/stage7/add_temp_7_s/I1</td>
</tr>
<tr>
<td>5.827</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">u_interpolatingFilter/stage7/add_temp_7_s/SUM</td>
</tr>
<tr>
<td>5.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage7/section_out2_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_interpolatingFilter/stage7/section_out2_7_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>u_interpolatingFilter/stage7/section_out2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interpolatingFilter/stage7/section_out2_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interpolatingFilter/stage7/section_out2_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_interpolatingFilter/stage7/section_out2_11_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage7/section_out2_11_s0/Q</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C4[0][A]</td>
<td>u_interpolatingFilter/stage7/add_temp_11_s/I1</td>
</tr>
<tr>
<td>5.827</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">u_interpolatingFilter/stage7/add_temp_11_s/SUM</td>
</tr>
<tr>
<td>5.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage7/section_out2_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_interpolatingFilter/stage7/section_out2_11_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>u_interpolatingFilter/stage7/section_out2_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interpolatingFilter/stage7/section_out2_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interpolatingFilter/stage7/section_out2_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_interpolatingFilter/stage7/section_out2_13_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage7/section_out2_13_s0/Q</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C4[1][A]</td>
<td>u_interpolatingFilter/stage7/add_temp_13_s/I1</td>
</tr>
<tr>
<td>5.827</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" background: #97FFFF;">u_interpolatingFilter/stage7/add_temp_13_s/SUM</td>
</tr>
<tr>
<td>5.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage7/section_out2_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_interpolatingFilter/stage7/section_out2_13_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[1][A]</td>
<td>u_interpolatingFilter/stage7/section_out2_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interpolatingFilter/stage6/section_out2_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interpolatingFilter/stage6/section_out2_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C2[1][A]</td>
<td>u_interpolatingFilter/stage6/section_out2_1_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C2[1][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage6/section_out2_1_s0/Q</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C2[1][A]</td>
<td>u_interpolatingFilter/stage6/add_temp_1_s/I1</td>
</tr>
<tr>
<td>5.827</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C2[1][A]</td>
<td style=" background: #97FFFF;">u_interpolatingFilter/stage6/add_temp_1_s/SUM</td>
</tr>
<tr>
<td>5.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C2[1][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage6/section_out2_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C2[1][A]</td>
<td>u_interpolatingFilter/stage6/section_out2_1_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C2[1][A]</td>
<td>u_interpolatingFilter/stage6/section_out2_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interpolatingFilter/stage6/section_out2_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interpolatingFilter/stage6/section_out2_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C3[0][A]</td>
<td>u_interpolatingFilter/stage6/section_out2_5_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C3[0][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage6/section_out2_5_s0/Q</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C3[0][A]</td>
<td>u_interpolatingFilter/stage6/add_temp_5_s/I1</td>
</tr>
<tr>
<td>5.827</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C3[0][A]</td>
<td style=" background: #97FFFF;">u_interpolatingFilter/stage6/add_temp_5_s/SUM</td>
</tr>
<tr>
<td>5.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C3[0][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage6/section_out2_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C3[0][A]</td>
<td>u_interpolatingFilter/stage6/section_out2_5_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C3[0][A]</td>
<td>u_interpolatingFilter/stage6/section_out2_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interpolatingFilter/stage6/section_out2_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interpolatingFilter/stage6/section_out2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C3[1][A]</td>
<td>u_interpolatingFilter/stage6/section_out2_7_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C3[1][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage6/section_out2_7_s0/Q</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C3[1][A]</td>
<td>u_interpolatingFilter/stage6/add_temp_7_s/I1</td>
</tr>
<tr>
<td>5.827</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C3[1][A]</td>
<td style=" background: #97FFFF;">u_interpolatingFilter/stage6/add_temp_7_s/SUM</td>
</tr>
<tr>
<td>5.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C3[1][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage6/section_out2_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C3[1][A]</td>
<td>u_interpolatingFilter/stage6/section_out2_7_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C3[1][A]</td>
<td>u_interpolatingFilter/stage6/section_out2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interpolatingFilter/stage6/section_out2_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interpolatingFilter/stage6/section_out2_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>u_interpolatingFilter/stage6/section_out2_11_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C4[0][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage6/section_out2_11_s0/Q</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C4[0][A]</td>
<td>u_interpolatingFilter/stage6/add_temp_11_s/I1</td>
</tr>
<tr>
<td>5.827</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td style=" background: #97FFFF;">u_interpolatingFilter/stage6/add_temp_11_s/SUM</td>
</tr>
<tr>
<td>5.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage6/section_out2_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>u_interpolatingFilter/stage6/section_out2_11_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C4[0][A]</td>
<td>u_interpolatingFilter/stage6/section_out2_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interpolatingFilter/stage6/section_out2_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interpolatingFilter/stage6/section_out2_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>u_interpolatingFilter/stage6/section_out2_13_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C4[1][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage6/section_out2_13_s0/Q</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C4[1][A]</td>
<td>u_interpolatingFilter/stage6/add_temp_13_s/I1</td>
</tr>
<tr>
<td>5.827</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td style=" background: #97FFFF;">u_interpolatingFilter/stage6/add_temp_13_s/SUM</td>
</tr>
<tr>
<td>5.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage6/section_out2_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>u_interpolatingFilter/stage6/section_out2_13_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C4[1][A]</td>
<td>u_interpolatingFilter/stage6/section_out2_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_interpolatingFilter/stage5/section_out4_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_interpolatingFilter/stage5/section_out4_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>u_interpolatingFilter/stage5/section_out4_0_s0/CLK</td>
</tr>
<tr>
<td>5.592</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage5/section_out4_0_s0/Q</td>
</tr>
<tr>
<td>5.595</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C10[0][A]</td>
<td>u_interpolatingFilter/stage5/add_temp_1_0_s/I1</td>
</tr>
<tr>
<td>5.827</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" background: #97FFFF;">u_interpolatingFilter/stage5/add_temp_1_0_s/SUM</td>
</tr>
<tr>
<td>5.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">u_interpolatingFilter/stage5/section_out4_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.879</td>
<td>3.879</td>
<td>tCL</td>
<td>RR</td>
<td>2178</td>
<td>PLL_L[1]</td>
<td>u_pll/CLKOUT</td>
</tr>
<tr>
<td>5.390</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>u_interpolatingFilter/stage5/section_out4_0_s0/CLK</td>
</tr>
<tr>
<td>5.401</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>u_interpolatingFilter/stage5/section_out4_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk44</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_inst/phase_accumulator_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>7.940</td>
<td>2.940</td>
<td>tNET</td>
<td>FF</td>
<td>nco_inst/phase_accumulator_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>nco_inst/phase_accumulator_30_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk44</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_inst/phase_accumulator_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>7.940</td>
<td>2.940</td>
<td>tNET</td>
<td>FF</td>
<td>nco_inst/phase_accumulator_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>nco_inst/phase_accumulator_28_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk44</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_inst/phase_accumulator_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>7.940</td>
<td>2.940</td>
<td>tNET</td>
<td>FF</td>
<td>nco_inst/phase_accumulator_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>nco_inst/phase_accumulator_24_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk44</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_inst/phase_accumulator_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>7.940</td>
<td>2.940</td>
<td>tNET</td>
<td>FF</td>
<td>nco_inst/phase_accumulator_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>nco_inst/phase_accumulator_16_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk44</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_inst/sine_negate_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>7.940</td>
<td>2.940</td>
<td>tNET</td>
<td>FF</td>
<td>nco_inst/sine_negate_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>nco_inst/sine_negate_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk44</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_inst/phase_accumulator_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>7.940</td>
<td>2.940</td>
<td>tNET</td>
<td>FF</td>
<td>nco_inst/phase_accumulator_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>nco_inst/phase_accumulator_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk44</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_inst/phase_accumulator_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>7.940</td>
<td>2.940</td>
<td>tNET</td>
<td>FF</td>
<td>nco_inst/phase_accumulator_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>nco_inst/phase_accumulator_17_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk44</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_inst/phase_accumulator_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>7.940</td>
<td>2.940</td>
<td>tNET</td>
<td>FF</td>
<td>nco_inst/phase_accumulator_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>nco_inst/phase_accumulator_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk44</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_inst/phase_accumulator_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>7.940</td>
<td>2.940</td>
<td>tNET</td>
<td>FF</td>
<td>nco_inst/phase_accumulator_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>nco_inst/phase_accumulator_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.970</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk44</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>nco_inst/phase_accumulator_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>7.940</td>
<td>2.940</td>
<td>tNET</td>
<td>FF</td>
<td>nco_inst/phase_accumulator_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk44</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk44_s1/Q</td>
</tr>
<tr>
<td>11.910</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>nco_inst/phase_accumulator_25_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2178</td>
<td>clk0</td>
<td>47.494</td>
<td>2.274</td>
</tr>
<tr>
<td>1056</td>
<td>phase_1</td>
<td>54.646</td>
<td>1.599</td>
</tr>
<tr>
<td>284</td>
<td>counter_reg[0]</td>
<td>48.511</td>
<td>2.459</td>
</tr>
<tr>
<td>252</td>
<td>ce_out_stage2</td>
<td>54.809</td>
<td>1.357</td>
</tr>
<tr>
<td>180</td>
<td>n3937_12</td>
<td>49.898</td>
<td>1.607</td>
</tr>
<tr>
<td>156</td>
<td>n3936_11</td>
<td>48.511</td>
<td>2.138</td>
</tr>
<tr>
<td>149</td>
<td>ce_out_stage5</td>
<td>54.601</td>
<td>2.169</td>
</tr>
<tr>
<td>139</td>
<td>counter44[0]</td>
<td>53.591</td>
<td>2.345</td>
</tr>
<tr>
<td>129</td>
<td>ce_out_stage4</td>
<td>53.591</td>
<td>2.534</td>
</tr>
<tr>
<td>122</td>
<td>n3935_11</td>
<td>49.076</td>
<td>1.411</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R17C11</td>
<td>90.28%</td>
</tr>
<tr>
<td>R13C13</td>
<td>87.50%</td>
</tr>
<tr>
<td>R18C18</td>
<td>87.50%</td>
</tr>
<tr>
<td>R13C11</td>
<td>86.11%</td>
</tr>
<tr>
<td>R20C14</td>
<td>86.11%</td>
</tr>
<tr>
<td>R38C8</td>
<td>86.11%</td>
</tr>
<tr>
<td>R34C15</td>
<td>86.11%</td>
</tr>
<tr>
<td>R14C14</td>
<td>86.11%</td>
</tr>
<tr>
<td>R5C10</td>
<td>84.72%</td>
</tr>
<tr>
<td>R13C14</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
