/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [12:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = _01_ ? _00_ : celloutsig_0_2z[2];
  assign celloutsig_1_17z = in_data[120] ? in_data[127] : celloutsig_1_14z;
  assign celloutsig_0_1z = ~in_data[16];
  assign celloutsig_1_0z = ~in_data[169];
  assign celloutsig_1_8z = ~((celloutsig_1_4z[0] | celloutsig_1_2z[6]) & (celloutsig_1_5z | celloutsig_1_1z));
  assign celloutsig_1_6z = celloutsig_1_1z | ~(celloutsig_1_4z[10]);
  reg [12:0] _09_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _09_ <= 13'h0000;
    else _09_ <= { in_data[29:18], celloutsig_0_1z };
  assign { _02_[12:5], _00_, _02_[3:1], _01_ } = _09_;
  assign celloutsig_1_4z = { celloutsig_1_2z[4:3], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z } & { in_data[103:99], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_2z = in_data[71:64] & { in_data[6:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_13z = { celloutsig_1_2z[2:1], celloutsig_1_11z } & { celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_0z = in_data[33:28] == in_data[46:41];
  assign celloutsig_1_19z = { celloutsig_1_16z[6:2], 1'h0, celloutsig_1_16z[0], celloutsig_1_17z, celloutsig_1_18z, celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_16z[6:2], 1'h0, celloutsig_1_16z[0], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_3z } >= { celloutsig_1_16z[5:2], 1'h0, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_16z[6:2], 1'h0, celloutsig_1_16z[0], celloutsig_1_18z, celloutsig_1_1z, celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_12z };
  assign celloutsig_0_13z = { _02_[9:5], _00_ } >= celloutsig_0_2z[6:1];
  assign celloutsig_1_11z = { in_data[179:168], celloutsig_1_8z } >= { in_data[127:120], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_14z = { in_data[134:129], celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_1z } >= { in_data[122:119], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_12z = { in_data[29:28], celloutsig_0_0z, _02_[12:5], _00_, _02_[3:1], _01_ } < { in_data[92:78], celloutsig_0_6z };
  assign celloutsig_1_1z = in_data[130:128] < in_data[130:128];
  assign celloutsig_1_3z = { celloutsig_1_2z[6:4], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } < celloutsig_1_2z[6:0];
  assign celloutsig_1_10z = celloutsig_1_2z[7:1] < { in_data[139:135], celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_1_12z = in_data[172:170] != { celloutsig_1_4z[9], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[180:167], celloutsig_1_1z } !== { celloutsig_1_2z[8:7], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_18z = in_data[176:173] | celloutsig_1_2z[4:1];
  assign celloutsig_1_9z = | { celloutsig_1_8z, celloutsig_1_6z, in_data[155:153] };
  assign celloutsig_1_2z = in_data[183:175] >>> { in_data[141:136], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = ~((celloutsig_1_0z & celloutsig_1_0z) | (celloutsig_1_2z[1] & celloutsig_1_5z));
  assign { celloutsig_1_16z[4], celloutsig_1_16z[5], celloutsig_1_16z[0], celloutsig_1_16z[6], celloutsig_1_16z[2], celloutsig_1_16z[3] } = { celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z } ^ { in_data[134], in_data[135], celloutsig_1_0z, in_data[136], in_data[132], in_data[133] };
  assign { _02_[4], _02_[0] } = { _00_, _01_ };
  assign celloutsig_1_16z[1] = 1'h0;
  assign { out_data[131:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
