Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec  7 00:13:30 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_drc -file obj/post_imp_drc.rpt
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: top_level
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 12
+----------+----------+-------------------+------------+
| Rule     | Severity | Description       | Violations |
+----------+----------+-------------------+------------+
| DPIP-1   | Warning  | Input pipelining  | 6          |
| PDRC-153 | Warning  | Gated clock check | 6          |
+----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP main/distance_calc/p_1_in input main/distance_calc/p_1_in/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP main/distance_calc/p_1_in input main/distance_calc/p_1_in/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP main/distance_calc/p_1_in__0 input main/distance_calc/p_1_in__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP main/distance_calc/p_1_in__0 input main/distance_calc/p_1_in__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP main/distance_calc/p_1_in__1 input main/distance_calc/p_1_in__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP main/distance_calc/p_1_in__1 input main/distance_calc/p_1_in__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net main/checked/read_ptr_reg[0]_i_2_n_0 is a gated clock net sourced by a combinational pin main/checked/read_ptr_reg[0]_i_2/O, cell main/checked/read_ptr_reg[0]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net main/checked/read_ptr_reg[1]_i_2_n_0 is a gated clock net sourced by a combinational pin main/checked/read_ptr_reg[1]_i_2/O, cell main/checked/read_ptr_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net main/checked/read_ptr_reg[2]_i_2_n_0 is a gated clock net sourced by a combinational pin main/checked/read_ptr_reg[2]_i_2/O, cell main/checked/read_ptr_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net main/mem_valid_in2_reg_i_1_n_0 is a gated clock net sourced by a combinational pin main/mem_valid_in2_reg_i_1/O, cell main/mem_valid_in2_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net main/s/read_ptr_reg[2]_i_2__0_n_0 is a gated clock net sourced by a combinational pin main/s/read_ptr_reg[2]_i_2__0/O, cell main/s/read_ptr_reg[2]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net main/vertex_in_reg[9]_i_1_n_0 is a gated clock net sourced by a combinational pin main/vertex_in_reg[9]_i_1/O, cell main/vertex_in_reg[9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


