INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/ip/dist_mem_gen_1_1/sim/dist_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/dual/cs5170417/Desktop/Lab-6/Lab-6.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CPU
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/debounce.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debounce
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/display_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity display_interface
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/freq_divider.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Clock_Generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/dual/cs5170417/Desktop/Lab-6/Lab-6.srcs/sources_1/new/Main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Main
