
*** Running vivado
    with args -log serdetect_disp.vds -m64 -mode batch -messageDb vivado.pb -notrace -source serdetect_disp.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source serdetect_disp.tcl -notrace
Command: synth_design -top serdetect_disp -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 937.328 ; gain = 154.520 ; free physical = 720 ; free virtual = 1736
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'serdetect_disp' [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/sources_1/new/serdetect_disp.v:23]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/sources_1/imports/sf_verilog-projects/clkdiv.v:23]
	Parameter interval bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/sources_1/imports/sf_verilog-projects/clkdiv.v:23]
INFO: [Synth 8-638] synthesizing module 'serdetect' [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/sources_1/new/serdetect.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/sources_1/new/serdetect.v:35]
INFO: [Synth 8-256] done synthesizing module 'serdetect' (2#1) [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/sources_1/new/serdetect.v:23]
WARNING: [Synth 8-85] always block has no event control specified [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/sources_1/new/serdetect_disp.v:33]
INFO: [Synth 8-256] done synthesizing module 'serdetect_disp' (3#1) [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/sources_1/new/serdetect_disp.v:23]
WARNING: [Synth 8-3331] design serdetect_disp has unconnected port sw[7]
WARNING: [Synth 8-3331] design serdetect_disp has unconnected port sw[6]
WARNING: [Synth 8-3331] design serdetect_disp has unconnected port sw[5]
WARNING: [Synth 8-3331] design serdetect_disp has unconnected port sw[4]
WARNING: [Synth 8-3331] design serdetect_disp has unconnected port sw[3]
WARNING: [Synth 8-3331] design serdetect_disp has unconnected port sw[2]
WARNING: [Synth 8-3331] design serdetect_disp has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 973.617 ; gain = 190.809 ; free physical = 682 ; free virtual = 1698
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 973.617 ; gain = 190.809 ; free physical = 682 ; free virtual = 1698
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1263.156 ; gain = 0.000 ; free physical = 500 ; free virtual = 1516
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1263.160 ; gain = 480.352 ; free physical = 500 ; free virtual = 1516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1263.160 ; gain = 480.352 ; free physical = 500 ; free virtual = 1516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1263.160 ; gain = 480.352 ; free physical = 500 ; free virtual = 1516
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
INFO: [Synth 8-802] inferred FSM for state register 'currstat_reg' in module 'serdetect'
INFO: [Synth 8-5544] ROM "nxstat" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxstat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxstat" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/sources_1/new/serdetect.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'nxstat_reg' [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/sources_1/new/serdetect.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'nxstat_reg' [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/sources_1/new/serdetect.v:38]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
                 iSTATE0 |                              001 |                             0001
                 iSTATE1 |                              010 |                             0010
                 iSTATE2 |                              011 |                             0011
                 iSTATE3 |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currstat_reg' using encoding 'sequential' in module 'serdetect'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nxstat_reg' [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/sources_1/new/serdetect.v:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.160 ; gain = 480.352 ; free physical = 484 ; free virtual = 1500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module serdetect 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.160 ; gain = 480.352 ; free physical = 484 ; free virtual = 1500
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "cdiv/cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
WARNING: [Synth 8-3917] design serdetect_disp has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design serdetect_disp has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design serdetect_disp has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design serdetect_disp has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design serdetect_disp has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design serdetect_disp has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design serdetect_disp has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design serdetect_disp has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design serdetect_disp has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design serdetect_disp has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design serdetect_disp has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design serdetect_disp has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design serdetect_disp has port led[3] driven by constant 0
WARNING: [Synth 8-3331] design serdetect_disp has unconnected port sw[7]
WARNING: [Synth 8-3331] design serdetect_disp has unconnected port sw[6]
WARNING: [Synth 8-3331] design serdetect_disp has unconnected port sw[5]
WARNING: [Synth 8-3331] design serdetect_disp has unconnected port sw[4]
WARNING: [Synth 8-3331] design serdetect_disp has unconnected port sw[3]
WARNING: [Synth 8-3331] design serdetect_disp has unconnected port sw[2]
WARNING: [Synth 8-3331] design serdetect_disp has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.160 ; gain = 480.352 ; free physical = 484 ; free virtual = 1500
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.160 ; gain = 480.352 ; free physical = 484 ; free virtual = 1500

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.164 ; gain = 480.355 ; free physical = 467 ; free virtual = 1484
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.164 ; gain = 480.355 ; free physical = 467 ; free virtual = 1484

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1263.164 ; gain = 480.355 ; free physical = 467 ; free virtual = 1484
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.164 ; gain = 480.355 ; free physical = 435 ; free virtual = 1452
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.164 ; gain = 480.355 ; free physical = 435 ; free virtual = 1452
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.164 ; gain = 480.355 ; free physical = 417 ; free virtual = 1435
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.164 ; gain = 480.355 ; free physical = 417 ; free virtual = 1434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.164 ; gain = 480.355 ; free physical = 417 ; free virtual = 1434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.164 ; gain = 480.355 ; free physical = 417 ; free virtual = 1434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.164 ; gain = 480.355 ; free physical = 417 ; free virtual = 1434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.164 ; gain = 480.355 ; free physical = 417 ; free virtual = 1434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    63|
|4     |LUT2   |     2|
|5     |LUT3   |     3|
|6     |LUT4   |     3|
|7     |LUT6   |     6|
|8     |FDRE   |    36|
|9     |LD     |     4|
|10    |IBUF   |     2|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   152|
|2     |  cdiv   |clkdiv    |   120|
|3     |  sd     |serdetect |    13|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.164 ; gain = 480.355 ; free physical = 416 ; free virtual = 1434
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1263.164 ; gain = 74.293 ; free physical = 408 ; free virtual = 1426
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1263.164 ; gain = 480.355 ; free physical = 408 ; free virtual = 1426
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LD => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 48 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.164 ; gain = 371.836 ; free physical = 408 ; free virtual = 1426
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1287.172 ; gain = 0.000 ; free physical = 408 ; free virtual = 1425
INFO: [Common 17-206] Exiting Vivado at Thu Jun 14 02:10:01 2018...
