[TEST 0 - d8.json]
	MEM WRITE: 240c / (9228) => d8 / (216)
	MEM WRITE: 240d / (9229) => 80 / (128)
	MEM WRITE: 240e / (9230) => 34 / (52)
	MEM READ: 240c / (9228) => d8 / (216)
[OP START 9228 -> 0xd8 -> cld]
	REGS:
		PC: 9228 (240c)
		SP: 250 (fa)
		A:  79 (4f)
		X:  80 (50)
		Y:  196 (c4)
		P:  34 (22)
		|C|Z|I|D|B|X|V|N|
		|0|1|0|0|0|1|0|0|
	ADDRESSING MODE: IMPLIED
[OP END @ 9228]
Done..
