

================================================================
== Vitis HLS Report for 'Axi2AxiStream'
================================================================
* Date:           Wed Mar 20 05:12:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|      106|  0.170 us|  1.060 us|   17|  106|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 15 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 16 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %cols_c, i32 %cols_read"   --->   Operation 17 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (3.63ns)   --->   "%write_ln943 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %rows_c, i32 %rows_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:943->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 18 'write' 'write_ln943' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rows_int16 = trunc i32 %rows_read"   --->   Operation 19 'trunc' 'rows_int16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cols_int16 = trunc i32 %cols_read"   --->   Operation 20 'trunc' 'cols_int16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln952 = zext i16 %rows_int16" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 21 'zext' 'zext_ln952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln952_1 = zext i16 %cols_int16" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 22 'zext' 'zext_ln952_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [3/3] (3.10ns)   --->   "%mul_rows_cols = mul i32 %zext_ln952_1, i32 %zext_ln952" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 23 'mul' 'mul_rows_cols' <Predicate = true> <Delay = 3.10> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 4.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.10>
ST_2 : Operation 24 [2/3] (3.10ns)   --->   "%mul_rows_cols = mul i32 %zext_ln952_1, i32 %zext_ln952" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 24 'mul' 'mul_rows_cols' <Predicate = true> <Delay = 3.10> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 4.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.10>
ST_3 : Operation 25 [1/3] (3.10ns)   --->   "%mul_rows_cols = mul i32 %zext_ln952_1, i32 %zext_ln952" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 25 'mul' 'mul_rows_cols' <Predicate = true> <Delay = 3.10> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 4.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specfucore_ln949 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_rows_cols, i64 12, i64 3, i64 2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:949->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 26 'specfucore' 'specfucore_ln949' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln954 = trunc i32 %mul_rows_cols" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 27 'trunc' 'trunc_ln954' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln954_1 = trunc i32 %mul_rows_cols" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 28 'trunc' 'trunc_ln954_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.22>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i22.i5, i22 %trunc_ln954, i5 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 29 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln954_1 = bitconcatenate i27 @_ssdm_op_BitConcatenate.i27.i24.i3, i24 %trunc_ln954_1, i3 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 30 'bitconcatenate' 'shl_ln954_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln954 = sub i27 %shl_ln, i27 %shl_ln954_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 31 'sub' 'sub_ln954' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.11> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 32 [1/1] (4.22ns) (root node of TernaryAdder)   --->   "%add_ln954 = add i27 %sub_ln954, i27 511" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 32 'add' 'add_ln954' <Predicate = true> <Delay = 4.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.11> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%cols_addrbound = partselect i18 @_ssdm_op_PartSelect.i18.i27.i32.i32, i27 %add_ln954, i32 9, i32 26" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 33 'partselect' 'cols_addrbound' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%din_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %din"   --->   Operation 34 'read' 'din_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %din_read, i32 6, i32 63" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 35 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1021 = sext i58 %trunc_ln" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 36 'sext' 'sext_ln1021' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i512 %gmem1, i64 %sext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 37 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1021 = zext i18 %cols_addrbound" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 38 'zext' 'zext_ln1021' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 %zext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 39 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 40 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 %zext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 40 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 41 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 %zext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 41 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 42 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 %zext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 42 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 43 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 %zext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 43 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 44 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 %zext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 45 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 %zext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 46 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %gmem1_addr, i32 %zext_ln1021" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 3.72>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%empty_77 = wait i32 @_ssdm_op_Wait"   --->   Operation 47 'wait' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 48 [2/2] (3.72ns)   --->   "%call_ln1012 = call void @Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1, i18 %cols_addrbound, i512 %gmem1, i58 %trunc_ln, i512 %ldata" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 48 'call' 'call_ln1012' <Predicate = true> <Delay = 3.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %ldata, void @empty_19, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 53 [1/1] (0.00ns)   --->   "%rbegin1_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:946->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 53 'specregionbegin' 'rbegin1_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 54 [1/1] (0.00ns)   --->   "%rend2_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin1_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 54 'specregionend' 'rend2_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln1012 = call void @Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1, i18 %cols_addrbound, i512 %gmem1, i58 %trunc_ln, i512 %ldata" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 55 'call' 'call_ln1012' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln1155 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155]   --->   Operation 56 'ret' 'ret_ln1155' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.634ns
The critical path consists of the following:
	wire read operation ('cols_read') on port 'cols' [9]  (0.000 ns)
	fifo write operation ('write_ln0') on port 'cols_c' [12]  (3.634 ns)

 <State 2>: 3.105ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_rows_cols', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) [22]  (3.105 ns)

 <State 3>: 3.105ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_rows_cols', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) [22]  (3.105 ns)

 <State 4>: 4.225ns
The critical path consists of the following:
	'sub' operation 27 bit ('sub_ln954', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) [29]  (0.000 ns)
	'add' operation 27 bit ('add_ln954', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) [30]  (4.225 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	wire read operation ('din_read') on port 'din' [11]  (0.000 ns)
	'getelementptr' operation 512 bit ('gmem1_addr', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) [34]  (0.000 ns)
	bus request operation ('empty', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) on port 'gmem1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) [36]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) on port 'gmem1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) [36]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) on port 'gmem1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) [36]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) on port 'gmem1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) [36]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) on port 'gmem1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) [36]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) on port 'gmem1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) [36]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) on port 'gmem1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) [36]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) on port 'gmem1' (C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) [36]  (7.300 ns)

 <State 13>: 3.724ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln1012', C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1155) to 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' [38]  (3.724 ns)

 <State 14>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
