0.6
2019.1
May 24 2019
14:51:52
/home/vs/funtion/verilog/ELD_LAB/max/max.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/vs/funtion/verilog/ELD_LAB/max/max.srcs/sim_1/new/testbench.v,1695325128,verilog,,,,testbench,,,,,,,,
/home/vs/funtion/verilog/ELD_LAB/max/max.srcs/sources_1/new/max5bit.v,1695325912,verilog,,/home/vs/funtion/verilog/ELD_LAB/max/max.srcs/sim_1/new/testbench.v,,max5bit,,,,,,,,
