// Generated by CIRCT 42e53322a
module mux3(	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:2:3
  input  [31:0] d0,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:2:22
                d1,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:2:36
                d2,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:2:50
  input  [1:0]  s,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:2:64
  output [31:0] y	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:2:77
);

  assign y = s[1] ? d2 : s[0] ? d1 : d0;	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:5
endmodule

module mux4(	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:9:3
  input  [31:0] d0,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:9:22
                d1,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:9:36
                d2,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:9:50
                d3,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:9:64
  input  [1:0]  s,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:9:78
  output [31:0] y	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:9:91
);

  assign y = s[1] ? (s[0] ? d3 : d2) : s[0] ? d1 : d0;	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:10:10, :11:10, :12:10, :13:10, :14:10, :15:5
endmodule

module mux5(	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:17:3
  input  [31:0] d0,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:17:22
                d1,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:17:36
                d2,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:17:50
                d3,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:17:64
                d4,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:17:78
  input  [2:0]  s,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:17:92
  output [31:0] y	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:17:105
);

  assign y = s == 3'h0 ? d0 : s == 3'h1 ? d1 : s == 3'h2 ? d2 : s == 3'h3 ? d3 : d4;	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:18:14, :19:14, :20:14, :21:14, :22:10, :23:10, :24:10, :25:10, :26:10, :27:10, :28:10, :29:10, :30:5
endmodule

module mux6(	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:32:3
  input  [31:0] d0,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:32:22
                d1,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:32:36
                d2,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:32:50
                d3,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:32:64
                d4,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:32:78
                d5,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:32:92
  input  [2:0]  s,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:32:106
  output [31:0] y	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:32:119
);

  wire [7:0][31:0] _GEN = {{d5}, {d5}, {d5}, {d4}, {d3}, {d2}, {d1}, {d0}};	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:33:10
  assign y = _GEN[s];	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:33:10, :34:10, :35:5
endmodule

module dlatch(	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:37:3
  input         clk,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:37:24
  input  [31:0] d,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:37:38
  output [31:0] q	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:37:52
);

  reg [31:0] _GEN;	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:39:10
  always_ff @(posedge clk)	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:39:10
    _GEN <= d;	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:39:10
  assign q = _GEN;	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:39:10, :40:5
endmodule

module dff(	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:42:3
  input         resetn,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:42:21
                clk,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:42:38
                en,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:42:52
  input  [31:0] d,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:42:65
  output [31:0] q	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:42:79
);

  reg [31:0] _GEN;	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:45:10
  always_ff @(posedge clk)	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:45:10
    _GEN <= 32'h0;	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:43:15, :45:10
  assign q = _GEN;	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:45:10, :46:5
endmodule

module counter(	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:48:3
  input         resetn,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:48:25
                clk,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:48:42
                inc,	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:48:56
  output [31:0] q	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:48:71
);

  reg [31:0] _GEN;	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:51:10
  always_ff @(posedge clk)	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:51:10
    _GEN <= 32'h0;	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:49:15, :51:10
  assign q = _GEN;	// /tmp/tmp.IvkdaqQya7/5991_FLIX-V_Hardware_KianV-Icestudio_Level-00_design_elements.cleaned.mlir:51:10, :52:5
endmodule

