# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../edit_axi_iir_v1_0.srcs/sources_1/imports/synth_1/txt_util.vhd" \
"../../../../edit_axi_iir_v1_0.srcs/sources_1/imports/new/packages.vhd" \
"../../../../edit_axi_iir_v1_0.srcs/sources_1/imports/new/register.vhd" \
"../../../../edit_axi_iir_v1_0.srcs/sources_1/imports/new/adder.vhd" \
"../../../../edit_axi_iir_v1_0.srcs/sources_1/imports/new/data_register_enable.vhd" \
"../../../../edit_axi_iir_v1_0.srcs/sources_1/imports/new/const_multiplier.vhd" \
"../../../../edit_axi_iir_v1_0.srcs/sources_1/imports/new/transposed_direct_1_cell.vhd" \
"../../../../edit_axi_iir_v1_0.srcs/sources_1/imports/new/transposed_direct_1_last_cell.vhd" \
"../../../../edit_axi_iir_v1_0.srcs/sources_1/imports/new/transposed_direct_1.vhd" \
"../../../../edit_axi_iir_v1_0.srcs/sources_1/imports/new/control_unit.vhd" \
"../../../../edit_axi_iir_v1_0.srcs/sources_1/imports/new/IIR_filter.vhd" \
"../../../../edit_axi_iir_v1_0.srcs/sources_1/imports/new/memory_subsys.vhd" \
"../../../../axi_iir_1_0/hdl/axi_iir_v1_0_S00_AXI.vhd" \
"../../../../axi_iir_1_0/hdl/axi_iir_v1_0_M00_AXIS.vhd" \
"../../../../axi_iir_1_0/hdl/axi_iir_v1_0.vhd" \
"../../../../edit_axi_iir_v1_0.srcs/sim_1/new/TB_axi_iir_v1_0.vhd" \

# Do not sort compile order
nosort
