{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 45,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "RTL_HOME=/home/shiroha/LLM/Verilog-Auto-Debug/RTLLM\n"
     ]
    }
   ],
   "source": [
    "import subprocess\n",
    "import random\n",
    "import os\n",
    "from pathlib import Path\n",
    "\n",
    "# bug patterns are defined here\n",
    "# NOTE:\n",
    "#  1. `src` and `dst` will be concatenated to form a substitution command for `sed`\n",
    "#  2. the first character of `src` will be considered as the seperator for the substitution command\n",
    "#  3. pay attention to the escaped sequence in python string\n",
    "#  4. Example: ['/\\(i *\\)++', '\\\\1--'] will form the following command\n",
    "#                     s/\\(i *\\)++/\\1--/\n",
    "\n",
    "buglist = [  # TODO: add more bug patterns\n",
    "  #   src         dst\n",
    "  ['/reg', '\\\\wire'],\n",
    "]\n",
    "\n",
    "#===========================================\n",
    "# common functions\n",
    "\n",
    "def shell(cmd):   # execute the shell command and return the output as a string\n",
    "    output = subprocess.Popen(\"bash -c \\\"\" + cmd + \"\\\"\", stdout = subprocess.PIPE, shell = True).communicate()\n",
    "    return output[0].decode('UTF-8')\n",
    "\n",
    "def shellv(cmd):  # return array of lines\n",
    "    res = shell(cmd).split('\\n')\n",
    "    if res[-1] == '':\n",
    "        res = res[:-1]\n",
    "    return res\n",
    "\n",
    "\n",
    "#===========================================\n",
    "# check project\n",
    "\n",
    "# if os.getenv('RTL_HOME') == None:\n",
    "#     print(\"Error: RTL_HOME is not set!\")\n",
    "#     exit(-1)\n",
    "\n",
    "# RTL_HOME = Path(os.getenv('RTL_HOME'))\n",
    "RTL_HOME = \"/home/shiroha/LLM/Verilog-Auto-Debug/RTLLM\"\n",
    "ERRRO_HOME  = \"/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate\"\n",
    "\n",
    "print(\"RTL_HOME=\" + str(RTL_HOME))\n",
    "\n",
    "def check_path(path):\n",
    "    if not path.exists():\n",
    "        print(\"Error: \" + str(path) + \" does not exist!\")\n",
    "        exit(-1)\n",
    "\n",
    "# ACCU_HOME = RTL_HOME / 'accu'\n",
    "# ALU_HOME = RTL_HOME / 'alu'\n",
    "# FSM_HOME = RTL_HOME / 'fsm'\n",
    "# PE_HOME = RTL_HOME / 'pe'\n",
    "# RAM_HOME = RTL_HOME / 'RAM'\n",
    "\n",
    "# for p in [ACCU_HOME, ALU_HOME, FSM_HOME, PE_HOME, RAM_HOME]:\n",
    "#     check_path(p)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 48,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_JC_counter/verified_JC_counter.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_16bit/verified_adder_16bit.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_calendar/verified_calendar.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_4bit/verified_multi_pipe_4bit.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_div_16bit/verified_div_16bit.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_signal_generator/verified_signal_generator.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_freq_div/verified_freq_div.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_synchronizer/verified_synchronizer.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_alu/verified_alu.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_32bit/verified_adder_32bit.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_pe/verified_pe.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_pulse_detect/verified_pulse_detect.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_parallel2serial/verified_parallel2serial.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_edge_detect/verified_edge_detect.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_booth4_mul/verified_booth4_mul.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_serial2parallel/verified_serial2parallel.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_traffic_light/verified_traffic_light.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_fsm/verified_fsm.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_width_8to16/verified_width_8to16.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_8bit/verified_adder_8bit.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_RAM/verified_RAM.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_accu/verified_accu.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_counter_12/verified_counter_12.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_right_shifter/verified_right_shifter.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_radix2_div/verified_radix2_div.v',\n",
       " '/home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_asyn_fifo/verified_asyn_fifo.v']"
      ]
     },
     "execution_count": 48,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import re \n",
    "#===========================================\n",
    "# compute filelist\n",
    "\n",
    "tb_filelist   = shellv(\"find \" + str(RTL_HOME + \"/\") + \" -name '*.v' | grep tb.v\")\n",
    "\n",
    "v_filelist    = shellv(\"find \" + str(RTL_HOME + \"/\") + \" -name '*.v' | grep -vE 'tb.v|testbench.v' \")\n",
    "\n",
    "# print(v_filelist)\n",
    "\n",
    "for f in v_filelist:\n",
    "    check_path(Path(f))\n",
    "    filename = shell(\"basename \" + f +  \" | cut -d'.' -f1\")\n",
    "    filename = re.sub(r'[\\n\\r]+', '', filename)   # 使用 re.sub 替换文件名中的换行符\n",
    "    cp_dst_dir = os.path.join(str(ERRRO_HOME), filename)\n",
    "    shell(\"mkdir -p \" + cp_dst_dir)\n",
    "    cp_dst_file = os.path.join(cp_dst_dir, filename + '.v')\n",
    "    shell(\"cp '\" + f + \"' '\" + cp_dst_file + \"'\")\n",
    "    # print(f)\n",
    "\n",
    "\n",
    "e_filelist = shellv(\"find \" + str(ERRRO_HOME) + \"/\"+ \" -name '*.v' \")\n",
    "\n",
    "e_filelist"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# 随机插入版\n",
    "# #===========================================\n",
    "# # random select a file and a bug\n",
    "\n",
    "# def rand_element(array):\n",
    "#     i = random.randint(0, len(array) - 1)\n",
    "#     return array[i]\n",
    "\n",
    "# filename = None\n",
    "# bug = None\n",
    "\n",
    "# while True:\n",
    "#     filename = rand_element(e_filelist)\n",
    "#     bug = rand_element(buglist)\n",
    "#     # check if we can find the bug pattern in the file\n",
    "#     regex = bug[0][1:]\n",
    "#     grep_cmd = \"grep -n '\" + regex + \"' \" + filename\n",
    "#     grep_results = shellv(grep_cmd)\n",
    "\n",
    "#     if grep_results != []:\n",
    "#         break\n",
    "#     # if we can not find the bug pattern in the file, select again\n",
    "\n",
    "# #===========================================\n",
    "# # select a random matched line and prepare the `sed` command to insert the bug\n",
    "\n",
    "# grep_random = rand_element(grep_results)\n",
    "# line = grep_random.split(':')[0]\n",
    "\n",
    "# def sed_str(bug):\n",
    "#     seperator = bug[0][0]\n",
    "#     return bug[0] + bug[0][0] + bug[1] + bug[0][0]\n",
    "\n",
    "# sed_cmd = \"sed -e '\" + line + \"s\" + sed_str(bug) + \"' \" + filename\n",
    "\n",
    "# #===========================================\n",
    "# # display the `sed` command and different after insertion for debug\n",
    "\n",
    "# # if os.getenv('DEBUG') != None:\n",
    "# print(sed_cmd)\n",
    "# print(shell(sed_cmd + ' | diff ' + filename + ' -'))\n",
    "\n",
    "# #===========================================\n",
    "# # apply the `sed` command to insert the bug\n",
    "# sed_cmd = \"sed -i\" + sed_cmd[3:]\n",
    "# shellv(sed_cmd)\n",
    "\n",
    "# print(\"Insert 1 bug somewhere sucessfully!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 54,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Insert bug in verified_multi_16bit\n",
      "sed -e '12s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit_bugtype0_line12.v\n",
      "12c12\n",
      "< reg [15:0] areg;    // Multiplicand a register.\n",
      "---\n",
      "> wire [15:0] areg;    // Multiplicand a register.\n",
      "50c50\n",
      "<             yout_r <= yout_r + ({16'h0000, bwire} << (i-1)); // Accumulate and shift\n",
      "---\n",
      ">             yout_r <= yout_r + ({16'h0000, breg} << (i-1)); // Accumulate and shift\n",
      "\n",
      "sed -e '13s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit_bugtype0_line13.v\n",
      "13c13\n",
      "< reg [15:0] breg;    // Multiplier b register.\n",
      "---\n",
      "> wire [15:0] breg;    // Multiplier b register.\n",
      "50c50\n",
      "<             yout_r <= yout_r + ({16'h0000, bwire} << (i-1)); // Accumulate and shift\n",
      "---\n",
      ">             yout_r <= yout_r + ({16'h0000, breg} << (i-1)); // Accumulate and shift\n",
      "\n",
      "sed -e '14s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit_bugtype0_line14.v\n",
      "14c14\n",
      "< reg [31:0] yout_r;  // Product register.\n",
      "---\n",
      "> wire [31:0] yout_r;  // Product register.\n",
      "50c50\n",
      "<             yout_r <= yout_r + ({16'h0000, bwire} << (i-1)); // Accumulate and shift\n",
      "---\n",
      ">             yout_r <= yout_r + ({16'h0000, breg} << (i-1)); // Accumulate and shift\n",
      "\n",
      "sed -e '15s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit_bugtype0_line15.v\n",
      "15c15\n",
      "< reg done_r;\n",
      "---\n",
      "> wire done_r;\n",
      "50c50\n",
      "<             yout_r <= yout_r + ({16'h0000, bwire} << (i-1)); // Accumulate and shift\n",
      "---\n",
      ">             yout_r <= yout_r + ({16'h0000, breg} << (i-1)); // Accumulate and shift\n",
      "\n",
      "sed -e '16s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit_bugtype0_line16.v\n",
      "16c16\n",
      "< reg [4:0] i;        // Shift count register.\n",
      "---\n",
      "> wire [4:0] i;        // Shift count register.\n",
      "50c50\n",
      "<             yout_r <= yout_r + ({16'h0000, bwire} << (i-1)); // Accumulate and shift\n",
      "---\n",
      ">             yout_r <= yout_r + ({16'h0000, breg} << (i-1)); // Accumulate and shift\n",
      "\n",
      "sed -e '36s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit_bugtype0_line36.v\n",
      "36c36\n",
      "< // Dedicated register for shift and accumulate operation\n",
      "---\n",
      "> // Dedicated wireister for shift and accumulate operation\n",
      "50c50\n",
      "<             yout_r <= yout_r + ({16'h0000, bwire} << (i-1)); // Accumulate and shift\n",
      "---\n",
      ">             yout_r <= yout_r + ({16'h0000, breg} << (i-1)); // Accumulate and shift\n",
      "\n",
      "sed -e '39s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit_bugtype0_line39.v\n",
      "39c39\n",
      "<         areg <= 16'h0000;\n",
      "---\n",
      ">         awire <= 16'h0000;\n",
      "50c50\n",
      "<             yout_r <= yout_r + ({16'h0000, bwire} << (i-1)); // Accumulate and shift\n",
      "---\n",
      ">             yout_r <= yout_r + ({16'h0000, breg} << (i-1)); // Accumulate and shift\n",
      "\n",
      "sed -e '40s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit_bugtype0_line40.v\n",
      "40c40\n",
      "<         breg <= 16'h0000;\n",
      "---\n",
      ">         bwire <= 16'h0000;\n",
      "50c50\n",
      "<             yout_r <= yout_r + ({16'h0000, bwire} << (i-1)); // Accumulate and shift\n",
      "---\n",
      ">             yout_r <= yout_r + ({16'h0000, breg} << (i-1)); // Accumulate and shift\n",
      "\n",
      "sed -e '45s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit_bugtype0_line45.v\n",
      "45c45\n",
      "<             areg <= ain;\n",
      "---\n",
      ">             awire <= ain;\n",
      "50c50\n",
      "<             yout_r <= yout_r + ({16'h0000, bwire} << (i-1)); // Accumulate and shift\n",
      "---\n",
      ">             yout_r <= yout_r + ({16'h0000, breg} << (i-1)); // Accumulate and shift\n",
      "\n",
      "sed -e '46s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit_bugtype0_line46.v\n",
      "46c46\n",
      "<             breg <= bin;\n",
      "---\n",
      ">             bwire <= bin;\n",
      "50c50\n",
      "<             yout_r <= yout_r + ({16'h0000, bwire} << (i-1)); // Accumulate and shift\n",
      "---\n",
      ">             yout_r <= yout_r + ({16'h0000, breg} << (i-1)); // Accumulate and shift\n",
      "\n",
      "sed -e '49s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit_bugtype0_line49.v\n",
      "49,50c49,50\n",
      "<             if (areg[i-1]) \n",
      "<             yout_r <= yout_r + ({16'h0000, bwire} << (i-1)); // Accumulate and shift\n",
      "---\n",
      ">             if (awire[i-1]) \n",
      ">             yout_r <= yout_r + ({16'h0000, breg} << (i-1)); // Accumulate and shift\n",
      "\n",
      "sed -e '50s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_16bit/verified_multi_16bit_bugtype0_line50.v\n",
      "\n",
      "Insert bug in verified_JC_counter\n",
      "sed -e '7s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_JC_counter/verified_JC_counter_bugtype0_line7.v\n",
      "\n",
      "Insert bug in verified_adder_16bit\n",
      "Insert bug in verified_multi_pipe_8bit\n",
      "sed -e '20s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line20.v\n",
      "20c20\n",
      "<    output reg mul_en_out;  \n",
      "---\n",
      ">    output wire mul_en_out;  \n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '21s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line21.v\n",
      "21c21\n",
      "<    output reg [size*2-1:0] mul_out;    \n",
      "---\n",
      ">    output wire [size*2-1:0] mul_out;    \n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '24s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line24.v\n",
      "24c24\n",
      "<    reg [2:0] mul_en_out_reg;\n",
      "---\n",
      ">    wire [2:0] mul_en_out_reg;\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '27s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line27.v\n",
      "27c27\n",
      "<             mul_en_out_reg <= 'd0;             \n",
      "---\n",
      ">             mul_en_out_wire <= 'd0;             \n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '31s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line31.v\n",
      "31c31\n",
      "<             mul_en_out_reg <= {mul_en_out_reg[1:0],mul_en_in};            \n",
      "---\n",
      ">             mul_en_out_wire <= {mul_en_out_reg[1:0],mul_en_in};            \n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '32s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line32.v\n",
      "32c32\n",
      "<             mul_en_out     <= mul_en_out_reg[2];                  \n",
      "---\n",
      ">             mul_en_out     <= mul_en_out_wire[2];                  \n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '36s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line36.v\n",
      "36c36\n",
      "<     reg [7:0] mul_a_reg;\n",
      "---\n",
      ">     wire [7:0] mul_a_reg;\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '37s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line37.v\n",
      "37c37\n",
      "<     reg [7:0] mul_b_reg;\n",
      "---\n",
      ">     wire [7:0] mul_b_reg;\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '40s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line40.v\n",
      "40c40\n",
      "<               mul_a_reg <= 'd0;\n",
      "---\n",
      ">               mul_a_wire <= 'd0;\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '41s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line41.v\n",
      "41c41\n",
      "<               mul_a_reg <= 'd0;\n",
      "---\n",
      ">               mul_a_wire <= 'd0;\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '44s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line44.v\n",
      "44c44\n",
      "<               mul_a_reg <= mul_en_in ? mul_a :'d0;\n",
      "---\n",
      ">               mul_a_wire <= mul_en_in ? mul_a :'d0;\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '45s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line45.v\n",
      "45c45\n",
      "<               mul_b_reg <= mul_en_in ? mul_b :'d0;\n",
      "---\n",
      ">               mul_b_wire <= mul_en_in ? mul_b :'d0;\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '50s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line50.v\n",
      "50c50\n",
      "<   assign temp[0] = mul_b_reg[0]? {8'b0,mul_a_reg} : 'd0;\n",
      "---\n",
      ">   assign temp[0] = mul_b_wire[0]? {8'b0,mul_a_reg} : 'd0;\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '51s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line51.v\n",
      "51c51\n",
      "<   assign temp[1] = mul_b_reg[1]? {7'b0,mul_a_reg,1'b0} : 'd0;\n",
      "---\n",
      ">   assign temp[1] = mul_b_wire[1]? {7'b0,mul_a_reg,1'b0} : 'd0;\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '52s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line52.v\n",
      "52c52\n",
      "<   assign temp[2] = mul_b_reg[2]? {6'b0,mul_a_reg,2'b0} : 'd0;\n",
      "---\n",
      ">   assign temp[2] = mul_b_wire[2]? {6'b0,mul_a_reg,2'b0} : 'd0;\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '53s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line53.v\n",
      "53c53\n",
      "<   assign temp[3] = mul_b_reg[3]? {5'b0,mul_a_reg,3'b0} : 'd0;\n",
      "---\n",
      ">   assign temp[3] = mul_b_wire[3]? {5'b0,mul_a_reg,3'b0} : 'd0;\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '54s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line54.v\n",
      "54c54\n",
      "<   assign temp[4] = mul_b_reg[4]? {4'b0,mul_a_reg,4'b0} : 'd0;\n",
      "---\n",
      ">   assign temp[4] = mul_b_wire[4]? {4'b0,mul_a_reg,4'b0} : 'd0;\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '55s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line55.v\n",
      "55c55\n",
      "<   assign temp[5] = mul_b_reg[5]? {3'b0,mul_a_reg,5'b0} : 'd0;\n",
      "---\n",
      ">   assign temp[5] = mul_b_wire[5]? {3'b0,mul_a_reg,5'b0} : 'd0;\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '56s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line56.v\n",
      "56c56\n",
      "<   assign temp[6] = mul_b_reg[6]? {2'b0,mul_a_reg,6'b0} : 'd0;\n",
      "---\n",
      ">   assign temp[6] = mul_b_wire[6]? {2'b0,mul_a_reg,6'b0} : 'd0;\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '57s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line57.v\n",
      "57c57\n",
      "<   assign temp[7] = mul_b_reg[7]? {1'b0,mul_a_reg,7'b0} : 'd0; \n",
      "---\n",
      ">   assign temp[7] = mul_b_wire[7]? {1'b0,mul_a_reg,7'b0} : 'd0; \n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '60s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line60.v\n",
      "60c60\n",
      "<      reg [15:0] sum [3:0];//[size/2-1:1]\n",
      "---\n",
      ">      wire [15:0] sum [3:0];//[size/2-1:1]\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '75s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line75.v\n",
      "75c75\n",
      "<      reg [15:0] mul_out_reg;\n",
      "---\n",
      ">      wire [15:0] mul_out_reg;\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '78s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line78.v\n",
      "78c78\n",
      "<           mul_out_reg <= 'd0;\n",
      "---\n",
      ">           mul_out_wire <= 'd0;\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '80s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line80.v\n",
      "80c80\n",
      "<           mul_out_reg <= sum[0] + sum[1] + sum[2] + sum[3];\n",
      "---\n",
      ">           mul_out_wire <= sum[0] + sum[1] + sum[2] + sum[3];\n",
      "87c87\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '86s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line86.v\n",
      "86,87c86,87\n",
      "<        else if(mul_en_out_reg[2])\n",
      "<           mul_out <= mul_out_wire;\n",
      "---\n",
      ">        else if(mul_en_out_wire[2])\n",
      ">           mul_out <= mul_out_reg;\n",
      "\n",
      "sed -e '87s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_8bit/verified_multi_pipe_8bit_bugtype0_line87.v\n",
      "\n",
      "Insert bug in verified_calendar\n",
      "sed -e '4s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_calendar/verified_calendar_bugtype0_line4.v\n",
      "\n",
      "Insert bug in verified_multi_pipe_4bit\n",
      "sed -e '10s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_4bit/verified_multi_pipe_4bit_bugtype0_line10.v\n",
      "10c10\n",
      "<  \toutput\treg\t[size*2-1:0]\tmul_out\t\t\n",
      "---\n",
      ">  \toutput\twire\t[size*2-1:0]\tmul_out\t\t\n",
      "16c16\n",
      "< wire     [N-1:0]     sum_tmp2                ;\n",
      "---\n",
      "> reg     [N-1:0]     sum_tmp2                ;\n",
      "\n",
      "sed -e '15s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_4bit/verified_multi_pipe_4bit_bugtype0_line15.v\n",
      "15,16c15,16\n",
      "< reg     [N-1:0]     sum_tmp1                ;\n",
      "< wire     [N-1:0]     sum_tmp2                ;\n",
      "---\n",
      "> wire     [N-1:0]     sum_tmp1                ;\n",
      "> reg     [N-1:0]     sum_tmp2                ;\n",
      "\n",
      "sed -e '16s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_multi_pipe_4bit/verified_multi_pipe_4bit_bugtype0_line16.v\n",
      "\n",
      "Insert bug in verified_div_16bit\n",
      "sed -e '8s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_div_16bit/verified_div_16bit_bugtype0_line8.v\n",
      "8c8\n",
      "< reg [15:0] a_reg;\n",
      "---\n",
      "> wire [15:0] a_reg;\n",
      "22c22\n",
      "<         tmp_b = {b_wire, 16'b0};\n",
      "---\n",
      ">         tmp_b = {b_reg, 16'b0};\n",
      "\n",
      "sed -e '9s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_div_16bit/verified_div_16bit_bugtype0_line9.v\n",
      "9c9\n",
      "< reg [15:0] b_reg;\n",
      "---\n",
      "> wire [15:0] b_reg;\n",
      "22c22\n",
      "<         tmp_b = {b_wire, 16'b0};\n",
      "---\n",
      ">         tmp_b = {b_reg, 16'b0};\n",
      "\n",
      "sed -e '10s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_div_16bit/verified_div_16bit_bugtype0_line10.v\n",
      "10c10\n",
      "< reg [31:0] tmp_a;\n",
      "---\n",
      "> wire [31:0] tmp_a;\n",
      "22c22\n",
      "<         tmp_b = {b_wire, 16'b0};\n",
      "---\n",
      ">         tmp_b = {b_reg, 16'b0};\n",
      "\n",
      "sed -e '11s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_div_16bit/verified_div_16bit_bugtype0_line11.v\n",
      "11c11\n",
      "< reg [31:0] tmp_b;\n",
      "---\n",
      "> wire [31:0] tmp_b;\n",
      "22c22\n",
      "<         tmp_b = {b_wire, 16'b0};\n",
      "---\n",
      ">         tmp_b = {b_reg, 16'b0};\n",
      "\n",
      "sed -e '15s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_div_16bit/verified_div_16bit_bugtype0_line15.v\n",
      "15c15\n",
      "<     a_reg = A;\n",
      "---\n",
      ">     a_wire = A;\n",
      "22c22\n",
      "<         tmp_b = {b_wire, 16'b0};\n",
      "---\n",
      ">         tmp_b = {b_reg, 16'b0};\n",
      "\n",
      "sed -e '16s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_div_16bit/verified_div_16bit_bugtype0_line16.v\n",
      "16c16\n",
      "<     b_reg = B;\n",
      "---\n",
      ">     b_wire = B;\n",
      "22c22\n",
      "<         tmp_b = {b_wire, 16'b0};\n",
      "---\n",
      ">         tmp_b = {b_reg, 16'b0};\n",
      "\n",
      "sed -e '21s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_div_16bit/verified_div_16bit_bugtype0_line21.v\n",
      "21,22c21,22\n",
      "<         tmp_a = {16'b0, a_reg};\n",
      "<         tmp_b = {b_wire, 16'b0};\n",
      "---\n",
      ">         tmp_a = {16'b0, a_wire};\n",
      ">         tmp_b = {b_reg, 16'b0};\n",
      "\n",
      "sed -e '22s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_div_16bit/verified_div_16bit_bugtype0_line22.v\n",
      "\n",
      "Insert bug in verified_signal_generator\n",
      "sed -e '4s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_signal_generator/verified_signal_generator_bugtype0_line4.v\n",
      "4c4\n",
      "<   output reg [4:0] wave\n",
      "---\n",
      ">   output wire [4:0] wave\n",
      "7c7\n",
      "<   wire [1:0] state;\n",
      "---\n",
      ">   reg [1:0] state;\n",
      "\n",
      "sed -e '7s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_signal_generator/verified_signal_generator_bugtype0_line7.v\n",
      "\n",
      "Insert bug in verified_freq_div\n",
      "sed -e '3s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_freq_div/verified_freq_div_bugtype0_line3.v\n",
      "3c3\n",
      "< output reg CLK_50,CLK_10,CLK_1;\n",
      "---\n",
      "> output wire CLK_50,CLK_10,CLK_1;\n",
      "6c6\n",
      "< wire [6:0] cnt_100;\n",
      "---\n",
      "> reg [6:0] cnt_100;\n",
      "\n",
      "sed -e '5s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_freq_div/verified_freq_div_bugtype0_line5.v\n",
      "5,6c5,6\n",
      "< reg [3:0] cnt_10;\n",
      "< wire [6:0] cnt_100;\n",
      "---\n",
      "> wire [3:0] cnt_10;\n",
      "> reg [6:0] cnt_100;\n",
      "\n",
      "sed -e '6s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_freq_div/verified_freq_div_bugtype0_line6.v\n",
      "\n",
      "Insert bug in verified_synchronizer\n",
      "sed -e '9s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_synchronizer/verified_synchronizer_bugtype0_line9.v\n",
      "9c9\n",
      "< \toutput reg  [3:0] \tdataout\n",
      "---\n",
      "> \toutput wire  [3:0] \tdataout\n",
      "41c41\n",
      "< \t\telse\tdataout <= (en_clap_two) ? data_wire : dataout;\n",
      "---\n",
      "> \t\telse\tdataout <= (en_clap_two) ? data_reg : dataout;\n",
      "\n",
      "sed -e '12s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_synchronizer/verified_synchronizer_bugtype0_line12.v\n",
      "12c12\n",
      "< reg\t[3:0]\tdata_reg;\n",
      "---\n",
      "> wire\t[3:0]\tdata_reg;\n",
      "41c41\n",
      "< \t\telse\tdataout <= (en_clap_two) ? data_wire : dataout;\n",
      "---\n",
      "> \t\telse\tdataout <= (en_clap_two) ? data_reg : dataout;\n",
      "\n",
      "sed -e '15s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_synchronizer/verified_synchronizer_bugtype0_line15.v\n",
      "15c15\n",
      "< \tif(!arstn)\tdata_reg <= 0;\n",
      "---\n",
      "> \tif(!arstn)\tdata_wire <= 0;\n",
      "41c41\n",
      "< \t\telse\tdataout <= (en_clap_two) ? data_wire : dataout;\n",
      "---\n",
      "> \t\telse\tdataout <= (en_clap_two) ? data_reg : dataout;\n",
      "\n",
      "sed -e '16s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_synchronizer/verified_synchronizer_bugtype0_line16.v\n",
      "16c16\n",
      "< \t\telse\tdata_reg <= data_in;\n",
      "---\n",
      "> \t\telse\tdata_wire <= data_in;\n",
      "41c41\n",
      "< \t\telse\tdataout <= (en_clap_two) ? data_wire : dataout;\n",
      "---\n",
      "> \t\telse\tdataout <= (en_clap_two) ? data_reg : dataout;\n",
      "\n",
      "sed -e '18s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_synchronizer/verified_synchronizer_bugtype0_line18.v\n",
      "18c18\n",
      "< reg en_data_reg;\t\n",
      "---\n",
      "> wire en_data_reg;\t\n",
      "41c41\n",
      "< \t\telse\tdataout <= (en_clap_two) ? data_wire : dataout;\n",
      "---\n",
      "> \t\telse\tdataout <= (en_clap_two) ? data_reg : dataout;\n",
      "\n",
      "sed -e '21s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_synchronizer/verified_synchronizer_bugtype0_line21.v\n",
      "21c21\n",
      "< \tif(!brstn)\ten_data_reg <= 0;\n",
      "---\n",
      "> \tif(!brstn)\ten_data_wire <= 0;\n",
      "41c41\n",
      "< \t\telse\tdataout <= (en_clap_two) ? data_wire : dataout;\n",
      "---\n",
      "> \t\telse\tdataout <= (en_clap_two) ? data_reg : dataout;\n",
      "\n",
      "sed -e '22s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_synchronizer/verified_synchronizer_bugtype0_line22.v\n",
      "22c22\n",
      "< \t\telse\ten_data_reg <= data_en;   \n",
      "---\n",
      "> \t\telse\ten_data_wire <= data_en;   \n",
      "41c41\n",
      "< \t\telse\tdataout <= (en_clap_two) ? data_wire : dataout;\n",
      "---\n",
      "> \t\telse\tdataout <= (en_clap_two) ? data_reg : dataout;\n",
      "\n",
      "sed -e '25s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_synchronizer/verified_synchronizer_bugtype0_line25.v\n",
      "25c25\n",
      "< reg\ten_clap_one;\t//1\n",
      "---\n",
      "> wire\ten_clap_one;\t//1\n",
      "41c41\n",
      "< \t\telse\tdataout <= (en_clap_two) ? data_wire : dataout;\n",
      "---\n",
      "> \t\telse\tdataout <= (en_clap_two) ? data_reg : dataout;\n",
      "\n",
      "sed -e '26s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_synchronizer/verified_synchronizer_bugtype0_line26.v\n",
      "26c26\n",
      "< reg en_clap_two;\t//2\n",
      "---\n",
      "> wire en_clap_two;\t//2\n",
      "41c41\n",
      "< \t\telse\tdataout <= (en_clap_two) ? data_wire : dataout;\n",
      "---\n",
      "> \t\telse\tdataout <= (en_clap_two) ? data_reg : dataout;\n",
      "\n",
      "sed -e '30s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_synchronizer/verified_synchronizer_bugtype0_line30.v\n",
      "30c30\n",
      "< \t\telse\ten_clap_one <= en_data_reg;\t\n",
      "---\n",
      "> \t\telse\ten_clap_one <= en_data_wire;\t\n",
      "41c41\n",
      "< \t\telse\tdataout <= (en_clap_two) ? data_wire : dataout;\n",
      "---\n",
      "> \t\telse\tdataout <= (en_clap_two) ? data_reg : dataout;\n",
      "\n",
      "sed -e '41s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_synchronizer/verified_synchronizer_bugtype0_line41.v\n",
      "\n",
      "Insert bug in verified_alu\n",
      "sed -e '41s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_alu/verified_alu_bugtype0_line41.v\n",
      "\n",
      "Insert bug in verified_adder_32bit\n",
      "Insert bug in verified_pe\n",
      "sed -e '10s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_pe/verified_pe_bugtype0_line10.v\n",
      "\n",
      "Insert bug in verified_pulse_detect\n",
      "sed -e '7s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_pulse_detect/verified_pulse_detect_bugtype0_line7.v\n",
      "7c7\n",
      "<     output reg data_out\n",
      "---\n",
      ">     output wire data_out\n",
      "15c15\n",
      "< wire [1:0] pulse_level1, pulse_level2;\n",
      "---\n",
      "> reg [1:0] pulse_level1, pulse_level2;\n",
      "\n",
      "sed -e '15s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_pulse_detect/verified_pulse_detect_bugtype0_line15.v\n",
      "\n",
      "Insert bug in verified_parallel2serial\n",
      "sed -e '11s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_parallel2serial/verified_parallel2serial_bugtype0_line11.v\n",
      "11c11\n",
      "< reg [3:0] data = 'd0;\n",
      "---\n",
      "> wire [3:0] data = 'd0;\n",
      "13c13\n",
      "< wire valid;\n",
      "---\n",
      "> reg valid;\n",
      "\n",
      "sed -e '12s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_parallel2serial/verified_parallel2serial_bugtype0_line12.v\n",
      "12,13c12,13\n",
      "< reg [1:0]cnt;\n",
      "< wire valid;\n",
      "---\n",
      "> wire [1:0]cnt;\n",
      "> reg valid;\n",
      "\n",
      "sed -e '13s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_parallel2serial/verified_parallel2serial_bugtype0_line13.v\n",
      "\n",
      "Insert bug in verified_edge_detect\n",
      "sed -e '7s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_edge_detect/verified_edge_detect_bugtype0_line7.v\n",
      "7c7\n",
      "< \toutput reg rise,\n",
      "---\n",
      "> \toutput wire rise,\n",
      "10c10\n",
      "< \twire a0;\n",
      "---\n",
      "> \treg a0;\n",
      "\n",
      "sed -e '8s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_edge_detect/verified_edge_detect_bugtype0_line8.v\n",
      "8c8\n",
      "< \toutput reg down\n",
      "---\n",
      "> \toutput wire down\n",
      "10c10\n",
      "< \twire a0;\n",
      "---\n",
      "> \treg a0;\n",
      "\n",
      "sed -e '10s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_edge_detect/verified_edge_detect_bugtype0_line10.v\n",
      "\n",
      "Insert bug in verified_booth4_mul\n",
      "sed -e '9s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_booth4_mul/verified_booth4_mul_bugtype0_line9.v\n",
      "9c9\n",
      "<    reg [15:0] p;\n",
      "---\n",
      ">    wire [15:0] p;\n",
      "13c13\n",
      "<    wire [4:0] ctr;\n",
      "---\n",
      ">    reg [4:0] ctr;\n",
      "\n",
      "sed -e '10s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_booth4_mul/verified_booth4_mul_bugtype0_line10.v\n",
      "10c10\n",
      "<    reg [15:0] multiplier;\n",
      "---\n",
      ">    wire [15:0] multiplier;\n",
      "13c13\n",
      "<    wire [4:0] ctr;\n",
      "---\n",
      ">    reg [4:0] ctr;\n",
      "\n",
      "sed -e '11s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_booth4_mul/verified_booth4_mul_bugtype0_line11.v\n",
      "11c11\n",
      "<    reg [15:0] multiplicand;\n",
      "---\n",
      ">    wire [15:0] multiplicand;\n",
      "13c13\n",
      "<    wire [4:0] ctr;\n",
      "---\n",
      ">    reg [4:0] ctr;\n",
      "\n",
      "sed -e '12s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_booth4_mul/verified_booth4_mul_bugtype0_line12.v\n",
      "12,13c12,13\n",
      "<    reg rdy;\n",
      "<    wire [4:0] ctr;\n",
      "---\n",
      ">    wire rdy;\n",
      ">    reg [4:0] ctr;\n",
      "\n",
      "sed -e '13s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_booth4_mul/verified_booth4_mul_bugtype0_line13.v\n",
      "\n",
      "Insert bug in verified_serial2parallel\n",
      "sed -e '7s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_serial2parallel/verified_serial2parallel_bugtype0_line7.v\n",
      "7c7\n",
      "< \toutput reg [7:0]dout_parallel,\n",
      "---\n",
      "> \toutput wire [7:0]dout_parallel,\n",
      "12c12\n",
      "< \twire[3:0]cnt;\n",
      "---\n",
      "> \treg[3:0]cnt;\n",
      "\n",
      "sed -e '8s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_serial2parallel/verified_serial2parallel_bugtype0_line8.v\n",
      "8c8\n",
      "< \toutput reg dout_valid\n",
      "---\n",
      "> \toutput wire dout_valid\n",
      "12c12\n",
      "< \twire[3:0]cnt;\n",
      "---\n",
      "> \treg[3:0]cnt;\n",
      "\n",
      "sed -e '11s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_serial2parallel/verified_serial2parallel_bugtype0_line11.v\n",
      "11,12c11,12\n",
      "< \treg[7:0]din_tmp;\n",
      "< \twire[3:0]cnt;\n",
      "---\n",
      "> \twire[7:0]din_tmp;\n",
      "> \treg[3:0]cnt;\n",
      "\n",
      "sed -e '12s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_serial2parallel/verified_serial2parallel_bugtype0_line12.v\n",
      "\n",
      "Insert bug in verified_traffic_light\n",
      "sed -e '9s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_traffic_light/verified_traffic_light_bugtype0_line9.v\n",
      "9c9\n",
      "<       output reg red,\n",
      "---\n",
      ">       output wire red,\n",
      "20c20\n",
      "< \twire p_red,p_yellow,p_green;\t\n",
      "---\n",
      "> \treg p_red,p_yellow,p_green;\t\n",
      "\n",
      "sed -e '10s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_traffic_light/verified_traffic_light_bugtype0_line10.v\n",
      "10c10\n",
      "< \t\t  output reg yellow,\n",
      "---\n",
      "> \t\t  output wire yellow,\n",
      "20c20\n",
      "< \twire p_red,p_yellow,p_green;\t\n",
      "---\n",
      "> \treg p_red,p_yellow,p_green;\t\n",
      "\n",
      "sed -e '11s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_traffic_light/verified_traffic_light_bugtype0_line11.v\n",
      "11c11\n",
      "< \t\t  output reg green\n",
      "---\n",
      "> \t\t  output wire green\n",
      "20c20\n",
      "< \twire p_red,p_yellow,p_green;\t\n",
      "---\n",
      "> \treg p_red,p_yellow,p_green;\t\n",
      "\n",
      "sed -e '18s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_traffic_light/verified_traffic_light_bugtype0_line18.v\n",
      "18c18\n",
      "< \treg [7:0] cnt;\n",
      "---\n",
      "> \twire [7:0] cnt;\n",
      "20c20\n",
      "< \twire p_red,p_yellow,p_green;\t\n",
      "---\n",
      "> \treg p_red,p_yellow,p_green;\t\n",
      "\n",
      "sed -e '19s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_traffic_light/verified_traffic_light_bugtype0_line19.v\n",
      "19,20c19,20\n",
      "< \treg [1:0] state;\n",
      "< \twire p_red,p_yellow,p_green;\t\n",
      "---\n",
      "> \twire [1:0] state;\n",
      "> \treg p_red,p_yellow,p_green;\t\n",
      "\n",
      "sed -e '20s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_traffic_light/verified_traffic_light_bugtype0_line20.v\n",
      "\n",
      "Insert bug in verified_fsm\n",
      "sed -e '3s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_fsm/verified_fsm_bugtype0_line3.v\n",
      "3c3\n",
      "< output reg MATCH;\n",
      "---\n",
      "> output wire MATCH;\n",
      "5c5\n",
      "< wire [2:0] ST_cr,ST_nt;\n",
      "---\n",
      "> reg [2:0] ST_cr,ST_nt;\n",
      "\n",
      "sed -e '5s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_fsm/verified_fsm_bugtype0_line5.v\n",
      "\n",
      "Insert bug in verified_width_8to16\n",
      "sed -e '8s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_width_8to16/verified_width_8to16_bugtype0_line8.v\n",
      "8c8\n",
      "<  \toutput\treg\t\t\tvalid_out,\n",
      "---\n",
      ">  \toutput\twire\t\t\tvalid_out,\n",
      "12c12\n",
      "< wire \t\t\t\tflag\t   ;\n",
      "---\n",
      "> reg \t\t\t\tflag\t   ;\n",
      "\n",
      "sed -e '9s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_width_8to16/verified_width_8to16_bugtype0_line9.v\n",
      "9c9\n",
      "< \toutput   reg [15:0]\tdata_out\n",
      "---\n",
      "> \toutput   wire [15:0]\tdata_out\n",
      "12c12\n",
      "< wire \t\t\t\tflag\t   ;\n",
      "---\n",
      "> reg \t\t\t\tflag\t   ;\n",
      "\n",
      "sed -e '11s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_width_8to16/verified_width_8to16_bugtype0_line11.v\n",
      "11,12c11,12\n",
      "< reg \t[7:0]\t\tdata_lock;  //data buffer\n",
      "< wire \t\t\t\tflag\t   ;\n",
      "---\n",
      "> wire \t[7:0]\t\tdata_lock;  //data buffer\n",
      "> reg \t\t\t\tflag\t   ;\n",
      "\n",
      "sed -e '12s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_width_8to16/verified_width_8to16_bugtype0_line12.v\n",
      "\n",
      "Insert bug in verified_adder_8bit\n",
      "Insert bug in verified_RAM\n",
      "sed -e '11s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_RAM/verified_RAM_bugtype0_line11.v\n",
      "11c11\n",
      "< \toutput reg [5:0]read_data\n",
      "---\n",
      "> \toutput wire [5:0]read_data\n",
      "15c15\n",
      "<     wire [7 : 0] RAM [11:0];\n",
      "---\n",
      ">     reg [7 : 0] RAM [11:0];\n",
      "\n",
      "sed -e '15s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_RAM/verified_RAM_bugtype0_line15.v\n",
      "\n",
      "Insert bug in verified_adder_64bit\n",
      "sed -e '13s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line13.v\n",
      "13c13\n",
      "<     output reg o_en\n",
      "---\n",
      ">     output wire o_en\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '16s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line16.v\n",
      "16c16\n",
      "< reg stage1;\n",
      "---\n",
      "> wire stage1;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '17s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line17.v\n",
      "17c17\n",
      "< reg stage2;\n",
      "---\n",
      "> wire stage2;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '18s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line18.v\n",
      "18c18\n",
      "< reg stage3;\n",
      "---\n",
      "> wire stage3;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '29s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line29.v\n",
      "29c29\n",
      "< reg [STG_WIDTH-1:0] a2_ff1;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] a2_ff1;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '30s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line30.v\n",
      "30c30\n",
      "< reg [STG_WIDTH-1:0] b2_ff1;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] b2_ff1;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '32s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line32.v\n",
      "32c32\n",
      "< reg [STG_WIDTH-1:0] a3_ff1;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] a3_ff1;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '33s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line33.v\n",
      "33c33\n",
      "< reg [STG_WIDTH-1:0] b3_ff1;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] b3_ff1;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '34s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line34.v\n",
      "34c34\n",
      "< reg [STG_WIDTH-1:0] a3_ff2;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] a3_ff2;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '35s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line35.v\n",
      "35c35\n",
      "< reg [STG_WIDTH-1:0] b3_ff2;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] b3_ff2;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '37s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line37.v\n",
      "37c37\n",
      "< reg [STG_WIDTH-1:0] a4_ff1;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] a4_ff1;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '38s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line38.v\n",
      "38c38\n",
      "< reg [STG_WIDTH-1:0] b4_ff1;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] b4_ff1;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '39s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line39.v\n",
      "39c39\n",
      "< reg [STG_WIDTH-1:0] a4_ff2;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] a4_ff2;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '40s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line40.v\n",
      "40c40\n",
      "< reg [STG_WIDTH-1:0] b4_ff2;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] b4_ff2;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '41s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line41.v\n",
      "41c41\n",
      "< reg [STG_WIDTH-1:0] a4_ff3;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] a4_ff3;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '42s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line42.v\n",
      "42c42\n",
      "< reg [STG_WIDTH-1:0] b4_ff3;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] b4_ff3;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '44s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line44.v\n",
      "44c44\n",
      "< reg c1;\n",
      "---\n",
      "> wire c1;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '45s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line45.v\n",
      "45c45\n",
      "< reg c2;\n",
      "---\n",
      "> wire c2;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '46s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line46.v\n",
      "46c46\n",
      "< reg c3;\n",
      "---\n",
      "> wire c3;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '47s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line47.v\n",
      "47c47\n",
      "< reg c4;\n",
      "---\n",
      "> wire c4;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '49s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line49.v\n",
      "49c49\n",
      "< reg [STG_WIDTH-1:0] s1;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] s1;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '50s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line50.v\n",
      "50c50\n",
      "< reg [STG_WIDTH-1:0] s2;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] s2;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '51s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line51.v\n",
      "51c51\n",
      "< reg [STG_WIDTH-1:0] s3;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] s3;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '52s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line52.v\n",
      "52c52\n",
      "< reg [STG_WIDTH-1:0] s4;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] s4;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '54s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line54.v\n",
      "54c54\n",
      "< reg [STG_WIDTH-1:0] s1_ff1;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] s1_ff1;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '55s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line55.v\n",
      "55c55\n",
      "< reg [STG_WIDTH-1:0] s1_ff2;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] s1_ff2;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '56s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line56.v\n",
      "56c56\n",
      "< reg [STG_WIDTH-1:0] s1_ff3;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] s1_ff3;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '58s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line58.v\n",
      "58c58\n",
      "< reg [STG_WIDTH-1:0] s2_ff1;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] s2_ff1;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '59s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line59.v\n",
      "59c59\n",
      "< reg [STG_WIDTH-1:0] s2_ff2;\n",
      "---\n",
      "> wire [STG_WIDTH-1:0] s2_ff2;\n",
      "61c61\n",
      "< wire [STG_WIDTH-1:0] s3_ff1;\n",
      "---\n",
      "> reg [STG_WIDTH-1:0] s3_ff1;\n",
      "\n",
      "sed -e '61s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_adder_64bit/verified_adder_64bit_bugtype0_line61.v\n",
      "\n",
      "Insert bug in verified_accu\n",
      "sed -e '9s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_accu/verified_accu_bugtype0_line9.v\n",
      "9c9\n",
      "<     output  reg         valid_out     ,\n",
      "---\n",
      ">     output  wire         valid_out     ,\n",
      "44c44\n",
      "<           data_out_wire <= data_out_reg + data_in;\n",
      "---\n",
      ">           data_out_reg <= data_out_reg + data_in;\n",
      "\n",
      "sed -e '10s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_accu/verified_accu_bugtype0_line10.v\n",
      "10c10\n",
      "<     output  reg [9:0]   data_out\n",
      "---\n",
      ">     output  wire [9:0]   data_out\n",
      "44c44\n",
      "<           data_out_wire <= data_out_reg + data_in;\n",
      "---\n",
      ">           data_out_reg <= data_out_reg + data_in;\n",
      "\n",
      "sed -e '13s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_accu/verified_accu_bugtype0_line13.v\n",
      "13c13\n",
      "<    reg [1:0] count;\n",
      "---\n",
      ">    wire [1:0] count;\n",
      "44c44\n",
      "<           data_out_wire <= data_out_reg + data_in;\n",
      "---\n",
      ">           data_out_reg <= data_out_reg + data_in;\n",
      "\n",
      "sed -e '17s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_accu/verified_accu_bugtype0_line17.v\n",
      "17c17\n",
      "<    reg [9:0]   data_out_reg;\n",
      "---\n",
      ">    wire [9:0]   data_out_reg;\n",
      "44c44\n",
      "<           data_out_wire <= data_out_reg + data_in;\n",
      "---\n",
      ">           data_out_reg <= data_out_reg + data_in;\n",
      "\n",
      "sed -e '35s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_accu/verified_accu_bugtype0_line35.v\n",
      "35c35\n",
      "<     //data_out_reg\n",
      "---\n",
      ">     //data_out_wire\n",
      "44c44\n",
      "<           data_out_wire <= data_out_reg + data_in;\n",
      "---\n",
      ">           data_out_reg <= data_out_reg + data_in;\n",
      "\n",
      "sed -e '38s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_accu/verified_accu_bugtype0_line38.v\n",
      "38c38\n",
      "<         data_out_reg <= 0;\n",
      "---\n",
      ">         data_out_wire <= 0;\n",
      "44c44\n",
      "<           data_out_wire <= data_out_reg + data_in;\n",
      "---\n",
      ">           data_out_reg <= data_out_reg + data_in;\n",
      "\n",
      "sed -e '41s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_accu/verified_accu_bugtype0_line41.v\n",
      "41c41\n",
      "<           data_out_reg <= data_in;\n",
      "---\n",
      ">           data_out_wire <= data_in;\n",
      "44c44\n",
      "<           data_out_wire <= data_out_reg + data_in;\n",
      "---\n",
      ">           data_out_reg <= data_out_reg + data_in;\n",
      "\n",
      "sed -e '44s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_accu/verified_accu_bugtype0_line44.v\n",
      "\n",
      "Insert bug in verified_counter_12\n",
      "sed -e '8s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_counter_12/verified_counter_12_bugtype0_line8.v\n",
      "\n",
      "Insert bug in verified_right_shifter\n",
      "sed -e '6s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_right_shifter/verified_right_shifter_bugtype0_line6.v\n",
      "\n",
      "Insert bug in verified_radix2_div\n",
      "sed -e '24s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_radix2_div/verified_radix2_div_bugtype0_line24.v\n",
      "24c24\n",
      "< reg [DATAWIDTH*2-1:0] dividend_e ;\n",
      "---\n",
      "> wire [DATAWIDTH*2-1:0] dividend_e ;\n",
      "32c32\n",
      "< wire [DATAWIDTH-1:0] count;\n",
      "---\n",
      "> reg [DATAWIDTH-1:0] count;\n",
      "\n",
      "sed -e '25s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_radix2_div/verified_radix2_div_bugtype0_line25.v\n",
      "25c25\n",
      "< reg [DATAWIDTH*2-1:0] divisor_e  ;\n",
      "---\n",
      "> wire [DATAWIDTH*2-1:0] divisor_e  ;\n",
      "32c32\n",
      "< wire [DATAWIDTH-1:0] count;\n",
      "---\n",
      "> reg [DATAWIDTH-1:0] count;\n",
      "\n",
      "sed -e '26s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_radix2_div/verified_radix2_div_bugtype0_line26.v\n",
      "26c26\n",
      "< reg [DATAWIDTH-1:0]   quotient_e ;\n",
      "---\n",
      "> wire [DATAWIDTH-1:0]   quotient_e ;\n",
      "32c32\n",
      "< wire [DATAWIDTH-1:0] count;\n",
      "---\n",
      "> reg [DATAWIDTH-1:0] count;\n",
      "\n",
      "sed -e '27s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_radix2_div/verified_radix2_div_bugtype0_line27.v\n",
      "27c27\n",
      "< reg [DATAWIDTH-1:0]   remainder_e;\n",
      "---\n",
      "> wire [DATAWIDTH-1:0]   remainder_e;\n",
      "32c32\n",
      "< wire [DATAWIDTH-1:0] count;\n",
      "---\n",
      "> reg [DATAWIDTH-1:0] count;\n",
      "\n",
      "sed -e '30s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_radix2_div/verified_radix2_div_bugtype0_line30.v\n",
      "30c30\n",
      "< reg [1:0] current_state,next_state;\n",
      "---\n",
      "> wire [1:0] current_state,next_state;\n",
      "32c32\n",
      "< wire [DATAWIDTH-1:0] count;\n",
      "---\n",
      "> reg [DATAWIDTH-1:0] count;\n",
      "\n",
      "sed -e '32s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_radix2_div/verified_radix2_div_bugtype0_line32.v\n",
      "\n",
      "Insert bug in verified_asyn_fifo\n",
      "sed -e '13s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_asyn_fifo/verified_asyn_fifo_bugtype0_line13.v\n",
      "13c13\n",
      "< \t output reg [WIDTH-1:0] rdata \t\t\n",
      "---\n",
      "> \t output wire [WIDTH-1:0] rdata \t\t\n",
      "98c98\n",
      "< wire\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "---\n",
      "> reg\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "\n",
      "sed -e '16s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_asyn_fifo/verified_asyn_fifo_bugtype0_line16.v\n",
      "16c16\n",
      "< reg [WIDTH-1:0] RAM_MEM [0:DEPTH-1];\n",
      "---\n",
      "> wire [WIDTH-1:0] RAM_MEM [0:DEPTH-1];\n",
      "98c98\n",
      "< wire\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "---\n",
      "> reg\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "\n",
      "sed -e '52s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_asyn_fifo/verified_asyn_fifo_bugtype0_line52.v\n",
      "52c52\n",
      "< reg \t[ADDR_WIDTH:0]\twaddr_bin;\n",
      "---\n",
      "> wire \t[ADDR_WIDTH:0]\twaddr_bin;\n",
      "98c98\n",
      "< wire\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "---\n",
      "> reg\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "\n",
      "sed -e '53s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_asyn_fifo/verified_asyn_fifo_bugtype0_line53.v\n",
      "53c53\n",
      "< reg \t[ADDR_WIDTH:0]\traddr_bin;\n",
      "---\n",
      "> wire \t[ADDR_WIDTH:0]\traddr_bin;\n",
      "98c98\n",
      "< wire\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "---\n",
      "> reg\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "\n",
      "sed -e '74s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_asyn_fifo/verified_asyn_fifo_bugtype0_line74.v\n",
      "74c74\n",
      "< reg \t[ADDR_WIDTH:0]\twptr;\n",
      "---\n",
      "> wire \t[ADDR_WIDTH:0]\twptr;\n",
      "98c98\n",
      "< wire\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "---\n",
      "> reg\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "\n",
      "sed -e '75s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_asyn_fifo/verified_asyn_fifo_bugtype0_line75.v\n",
      "75c75\n",
      "< reg \t[ADDR_WIDTH:0]\trptr;\n",
      "---\n",
      "> wire \t[ADDR_WIDTH:0]\trptr;\n",
      "98c98\n",
      "< wire\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "---\n",
      "> reg\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "\n",
      "sed -e '95s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_asyn_fifo/verified_asyn_fifo_bugtype0_line95.v\n",
      "95c95\n",
      "< reg\t\t[ADDR_WIDTH:0]\twptr_buff;\n",
      "---\n",
      "> wire\t\t[ADDR_WIDTH:0]\twptr_buff;\n",
      "98c98\n",
      "< wire\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "---\n",
      "> reg\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "\n",
      "sed -e '96s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_asyn_fifo/verified_asyn_fifo_bugtype0_line96.v\n",
      "96c96\n",
      "< reg\t\t[ADDR_WIDTH:0]\twptr_syn;\n",
      "---\n",
      "> wire\t\t[ADDR_WIDTH:0]\twptr_syn;\n",
      "98c98\n",
      "< wire\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "---\n",
      "> reg\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "\n",
      "sed -e '97s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_asyn_fifo/verified_asyn_fifo_bugtype0_line97.v\n",
      "97,98c97,98\n",
      "< reg\t\t[ADDR_WIDTH:0]\trptr_buff;\n",
      "< wire\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "---\n",
      "> wire\t\t[ADDR_WIDTH:0]\trptr_buff;\n",
      "> reg\t\t[ADDR_WIDTH:0]\trptr_syn;\n",
      "\n",
      "sed -e '98s/reg/\\wire/' /home/shiroha/LLM/Verilog-Auto-Debug/ErrorSet/Errordata_generate/verified_asyn_fifo/verified_asyn_fifo_bugtype0_line98.v\n",
      "\n"
     ]
    }
   ],
   "source": [
    "#===========================================\n",
    "# random select a file and a bug\n",
    "\n",
    "def rand_element(array):\n",
    "    i = random.randint(0, len(array) - 1)\n",
    "    return array[i]\n",
    "\n",
    "def sed_str(bug):\n",
    "    seperator = bug[0][0]\n",
    "    return bug[0] + bug[0][0] + bug[1] + bug[0][0]\n",
    "\n",
    "filename = None\n",
    "bug = None\n",
    "\n",
    "for f in e_filelist:\n",
    "    check_path(Path(f))\n",
    "    filename = shell(\"basename \" + f +  \"| cut -d'.' -f1\")\n",
    "    filename = re.sub(r'[\\n\\r]+', '', filename)   # 使用 re.sub 替换文件名中的换行符\n",
    "    print(\"Insert bug in \" + str(filename))\n",
    "\n",
    "    for bugtype in range(len(buglist)):\n",
    "        bug   = buglist[bugtype]\n",
    "        regex = bug[bugtype][1:]\n",
    "        grep_cmd = \"grep -n '\" + regex + \"' \" + f\n",
    "        grep_results = shellv(grep_cmd)  # 寻找所有有指定元素的行\n",
    "    \n",
    "        if grep_results == []:\n",
    "            continue                # 没找着就跳过，寻找下一个类型的bugtype\n",
    "\n",
    "        for grep_result in grep_results: \n",
    "            line = grep_result.split(':')[0] \n",
    "            generate_file = os.path.join(os.path.dirname(f), filename + '_bugtype' + str(bugtype) + '_line' + line + '.v')\n",
    "            # print(generate_file)\n",
    "            shell(\"cp \" + f + \" \" + generate_file) \n",
    "            sed_cmd = \"sed -e '\" + line + \"s\" + sed_str(bug) + \"' \" + generate_file  # 创建文件并写入bug\n",
    "            # -i 选项指示 sed 直接修改文件，而不是输出修改到标准输出 -e 输出到stdout\n",
    "            \n",
    "            print(sed_cmd)\n",
    "            # if os.getenv('DEBUG') != None:\n",
    "            print(shell(sed_cmd + ' | diff ' + os.path.join(os.path.dirname(f), filename) + ' -'))\n",
    "            # shellv(sed_cmd)\n"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "chatCPU",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
