{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620025861144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620025861149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 09:11:01 2021 " "Processing started: Mon May 03 09:11:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620025861149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025861149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_16X2 -c LCD_16X2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_16X2 -c LCD_16X2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025861150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620025861443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620025861443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfsubtractor.vhd 3 1 " "Found 3 design units, including 1 entities, in source file halfsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfsubtractor-main " "Found design unit 1: halfsubtractor-main" {  } { { "halfsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/halfsubtractor.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870319 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 halfsubtractor_package " "Found design unit 2: halfsubtractor_package" {  } { { "halfsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/halfsubtractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870319 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfsubtractor " "Found entity 1: halfsubtractor" {  } { { "halfsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/halfsubtractor.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025870319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullsubtractor.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fullsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullsubtractor-main " "Found design unit 1: fullsubtractor-main" {  } { { "fullsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/fullsubtractor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870321 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fullsubtractor_package " "Found design unit 2: fullsubtractor_package" {  } { { "fullsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/fullsubtractor.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870321 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullsubtractor " "Found entity 1: fullsubtractor" {  } { { "fullsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/fullsubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025870321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-main " "Found design unit 1: halfadder-main" {  } { { "halfadder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/halfadder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870323 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 halfadder_package " "Found design unit 2: halfadder_package" {  } { { "halfadder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/halfadder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870323 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "halfadder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/halfadder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025870323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-main " "Found design unit 1: fulladder-main" {  } { { "fulladder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/fulladder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870325 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fulladder_package " "Found design unit 2: fulladder_package" {  } { { "fulladder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/fulladder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870325 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025870325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-main " "Found design unit 1: alu-main" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870326 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_package " "Found design unit 2: alu_package" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870326 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025870326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 3 1 " "Found 3 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavioral " "Found design unit 1: clk_div-behavioral" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/clk_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870328 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk_div_package " "Found design unit 2: clk_div_package" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/clk_div.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870328 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/clk_div.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025870328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytoascii.vhd 3 1 " "Found 3 design units, including 1 entities, in source file keytoascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyToASCII-arch " "Found design unit 1: KeyToASCII-arch" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/KeyToASCII.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870330 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 KeyToASCII_package " "Found design unit 2: KeyToASCII_package" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/KeyToASCII.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870330 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyToASCII " "Found entity 1: KeyToASCII" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/KeyToASCII.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025870330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd16x2_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd16x2_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd16x2_ctrl-rtl " "Found design unit 1: lcd16x2_ctrl-rtl" {  } { { "lcd16x2_ctrl.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/lcd16x2_ctrl.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870331 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd16x2_ctrl " "Found entity 1: lcd16x2_ctrl" {  } { { "lcd16x2_ctrl.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/lcd16x2_ctrl.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025870331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcu_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcu_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcu_main-behavior " "Found design unit 1: calcu_main-behavior" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870334 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcu_main " "Found entity 1: calcu_main" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025870334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_in.vhd 3 1 " "Found 3 design units, including 1 entities, in source file keyboard_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_in-arch " "Found design unit 1: keyboard_in-arch" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870335 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 keyboard_in_package " "Found design unit 2: keyboard_in_package" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870335 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_in " "Found entity 1: keyboard_in" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/keyboard_in.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025870335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4b.vhd 3 1 " "Found 3 design units, including 1 entities, in source file adder4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4b-main " "Found design unit 1: adder4b-main" {  } { { "adder4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/adder4b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870337 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder4b_package " "Found design unit 2: adder4b_package" {  } { { "adder4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/adder4b.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870337 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4b " "Found entity 1: adder4b" {  } { { "adder4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/adder4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025870337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor4b.vhd 3 1 " "Found 3 design units, including 1 entities, in source file subtractor4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor4b-main " "Found design unit 1: subtractor4b-main" {  } { { "subtractor4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/subtractor4b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870339 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 subtractor4b_package " "Found design unit 2: subtractor4b_package" {  } { { "subtractor4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/subtractor4b.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870339 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor4b " "Found entity 1: subtractor4b" {  } { { "subtractor4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/subtractor4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025870339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier4b.vhd 3 1 " "Found 3 design units, including 1 entities, in source file multiplier4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier4b-main " "Found design unit 1: multiplier4b-main" {  } { { "multiplier4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/multiplier4b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870341 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 multiplier4b_package " "Found design unit 2: multiplier4b_package" {  } { { "multiplier4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/multiplier4b.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870341 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier4b " "Found entity 1: multiplier4b" {  } { { "multiplier4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/multiplier4b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025870341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator4b.vhd 3 1 " "Found 3 design units, including 1 entities, in source file comparator4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator4b-main " "Found design unit 1: comparator4b-main" {  } { { "comparator4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/comparator4b.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870342 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 comparator4b_package " "Found design unit 2: comparator4b_package" {  } { { "comparator4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/comparator4b.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870342 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator4b " "Found entity 1: comparator4b" {  } { { "comparator4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/comparator4b.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025870342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcu_main_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcu_main_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcu_main_tb-behavior_tb " "Found design unit 1: calcu_main_tb-behavior_tb" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870344 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcu_main_tb " "Found entity 1: calcu_main_tb" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620025870344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025870344 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "ps2d calcu_main_tb.vhd(61) " "VHDL error at calcu_main_tb.vhd(61): object \"ps2d\" is used but not declared" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_V7/calcu_main_tb.vhd" 61 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1620025870360 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620025870449 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 03 09:11:10 2021 " "Processing ended: Mon May 03 09:11:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620025870449 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620025870449 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620025870449 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025870449 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620025871050 ""}
