
FullProject_Microchip_.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000104  00800100  00001340  000013d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001340  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000b4  00800204  00800204  000014d8  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000014d8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001508  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000228  00000000  00000000  00001548  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001bf2  00000000  00000000  00001770  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000df7  00000000  00000000  00003362  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001056  00000000  00000000  00004159  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000528  00000000  00000000  000051b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000009c9  00000000  00000000  000056d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000c12  00000000  00000000  000060a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001d0  00000000  00000000  00006cb3  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 d9 02 	jmp	0x5b2	; 0x5b2 <__vector_1>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 6e 05 	jmp	0xadc	; 0xadc <__vector_14>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 9a 00 	jmp	0x134	; 0x134 <__vector_21>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	12 e0       	ldi	r17, 0x02	; 2
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e0 e4       	ldi	r30, 0x40	; 64
      7c:	f3 e1       	ldi	r31, 0x13	; 19
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	a4 30       	cpi	r26, 0x04	; 4
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	22 e0       	ldi	r18, 0x02	; 2
      8c:	a4 e0       	ldi	r26, 0x04	; 4
      8e:	b2 e0       	ldi	r27, 0x02	; 2
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a8 3b       	cpi	r26, 0xB8	; 184
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 16 03 	call	0x62c	; 0x62c <main>
      9e:	0c 94 9e 09 	jmp	0x133c	; 0x133c <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <adc_init>:
// Check if ADC conversion is currently running
// Returns 1 if conversion is running, 0 if idle
uint8_t adc_is_conversion_running(void)
{
    return (ADCSRA & (1 << ADSC)) ? 1 : 0;
}
      a6:	80 e4       	ldi	r24, 0x40	; 64
      a8:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>
      ac:	ea e7       	ldi	r30, 0x7A	; 122
      ae:	f0 e0       	ldi	r31, 0x00	; 0
      b0:	84 e8       	ldi	r24, 0x84	; 132
      b2:	80 83       	st	Z, r24
      b4:	80 81       	ld	r24, Z
      b6:	88 60       	ori	r24, 0x08	; 8
      b8:	80 83       	st	Z, r24
      ba:	eb e7       	ldi	r30, 0x7B	; 123
      bc:	f0 e0       	ldi	r31, 0x00	; 0
      be:	80 81       	ld	r24, Z
      c0:	85 60       	ori	r24, 0x05	; 5
      c2:	80 83       	st	Z, r24
      c4:	80 81       	ld	r24, Z
      c6:	8d 7f       	andi	r24, 0xFD	; 253
      c8:	80 83       	st	Z, r24
      ca:	20 e0       	ldi	r18, 0x00	; 0
      cc:	0f c0       	rjmp	.+30     	; 0xec <adc_init+0x46>
      ce:	82 2f       	mov	r24, r18
      d0:	90 e0       	ldi	r25, 0x00	; 0
      d2:	88 0f       	add	r24, r24
      d4:	99 1f       	adc	r25, r25
      d6:	fc 01       	movw	r30, r24
      d8:	ee 5a       	subi	r30, 0xAE	; 174
      da:	fd 4f       	sbci	r31, 0xFD	; 253
      dc:	11 82       	std	Z+1, r1	; 0x01
      de:	10 82       	st	Z, r1
      e0:	fc 01       	movw	r30, r24
      e2:	e8 5f       	subi	r30, 0xF8	; 248
      e4:	fd 4f       	sbci	r31, 0xFD	; 253
      e6:	11 82       	std	Z+1, r1	; 0x01
      e8:	10 82       	st	Z, r1
      ea:	2f 5f       	subi	r18, 0xFF	; 255
      ec:	25 32       	cpi	r18, 0x25	; 37
      ee:	78 f3       	brcs	.-34     	; 0xce <adc_init+0x28>
      f0:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <offset_sample+0x1>
      f4:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <offset_sample>
      f8:	10 92 04 02 	sts	0x0204, r1	; 0x800204 <__data_end>
      fc:	10 92 9c 02 	sts	0x029C, r1	; 0x80029c <current_adc_channel>
     100:	08 95       	ret

00000102 <adc_enable_auto_trigger>:
     102:	ea e7       	ldi	r30, 0x7A	; 122
     104:	f0 e0       	ldi	r31, 0x00	; 0
     106:	80 81       	ld	r24, Z
     108:	80 62       	ori	r24, 0x20	; 32
     10a:	80 83       	st	Z, r24
     10c:	08 95       	ret

0000010e <adc_disable_auto_trigger>:
     10e:	ea e7       	ldi	r30, 0x7A	; 122
     110:	f0 e0       	ldi	r31, 0x00	; 0
     112:	80 81       	ld	r24, Z
     114:	8f 7d       	andi	r24, 0xDF	; 223
     116:	80 83       	st	Z, r24
     118:	08 95       	ret

0000011a <adc_switch_channel>:
     11a:	8f 70       	andi	r24, 0x0F	; 15
     11c:	80 64       	ori	r24, 0x40	; 64
     11e:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7f807c>
     122:	08 95       	ret

00000124 <adc_start_conversion>:
     124:	0e 94 8d 00 	call	0x11a	; 0x11a <adc_switch_channel>
     128:	ea e7       	ldi	r30, 0x7A	; 122
     12a:	f0 e0       	ldi	r31, 0x00	; 0
     12c:	80 81       	ld	r24, Z
     12e:	80 64       	ori	r24, 0x40	; 64
     130:	80 83       	st	Z, r24
     132:	08 95       	ret

00000134 <__vector_21>:


// ADC Complete Interrupt Service Routine
ISR(ADC_vect)
{
     134:	1f 92       	push	r1
     136:	0f 92       	push	r0
     138:	0f b6       	in	r0, 0x3f	; 63
     13a:	0f 92       	push	r0
     13c:	11 24       	eor	r1, r1
     13e:	2f 93       	push	r18
     140:	3f 93       	push	r19
     142:	4f 93       	push	r20
     144:	5f 93       	push	r21
     146:	6f 93       	push	r22
     148:	7f 93       	push	r23
     14a:	8f 93       	push	r24
     14c:	9f 93       	push	r25
     14e:	af 93       	push	r26
     150:	bf 93       	push	r27
     152:	ef 93       	push	r30
     154:	ff 93       	push	r31
    // Store result based on current channel being sampled
    if (current_adc_channel == 0) {
     156:	80 91 9c 02 	lds	r24, 0x029C	; 0x80029c <current_adc_channel>
     15a:	81 11       	cpse	r24, r1
     15c:	11 c0       	rjmp	.+34     	; 0x180 <__vector_21+0x4c>
        // Voltage sample
        voltage_samples_raw[sample_count] = ADC;
     15e:	e0 91 05 02 	lds	r30, 0x0205	; 0x800205 <sample_count>
     162:	f0 e0       	ldi	r31, 0x00	; 0
     164:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
     168:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
     16c:	ee 0f       	add	r30, r30
     16e:	ff 1f       	adc	r31, r31
     170:	ee 5a       	subi	r30, 0xAE	; 174
     172:	fd 4f       	sbci	r31, 0xFD	; 253
     174:	91 83       	std	Z+1, r25	; 0x01
     176:	80 83       	st	Z, r24
        current_adc_channel = 1; // Next sample will be current
     178:	81 e0       	ldi	r24, 0x01	; 1
     17a:	80 93 9c 02 	sts	0x029C, r24	; 0x80029c <current_adc_channel>
     17e:	34 c0       	rjmp	.+104    	; 0x1e8 <__vector_21+0xb4>
    } else if (current_adc_channel == 1) {
     180:	80 91 9c 02 	lds	r24, 0x029C	; 0x80029c <current_adc_channel>
     184:	81 30       	cpi	r24, 0x01	; 1
     186:	e1 f4       	brne	.+56     	; 0x1c0 <__vector_21+0x8c>
        // Current sample
        current_samples_raw[sample_count] = ADC;
     188:	e0 91 05 02 	lds	r30, 0x0205	; 0x800205 <sample_count>
     18c:	f0 e0       	ldi	r31, 0x00	; 0
     18e:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
     192:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
     196:	ee 0f       	add	r30, r30
     198:	ff 1f       	adc	r31, r31
     19a:	e8 5f       	subi	r30, 0xF8	; 248
     19c:	fd 4f       	sbci	r31, 0xFD	; 253
     19e:	91 83       	std	Z+1, r25	; 0x01
     1a0:	80 83       	st	Z, r24
		current_adc_channel = 0; // Next sample will be voltage
     1a2:	10 92 9c 02 	sts	0x029C, r1	; 0x80029c <current_adc_channel>
		sample_count++;      // Increment after all three channels are sampled
     1a6:	80 91 05 02 	lds	r24, 0x0205	; 0x800205 <sample_count>
     1aa:	8f 5f       	subi	r24, 0xFF	; 255
     1ac:	80 93 05 02 	sts	0x0205, r24	; 0x800205 <sample_count>
		if(sample_count >= SAMPLE_BUFFER_SIZE){
     1b0:	80 91 05 02 	lds	r24, 0x0205	; 0x800205 <sample_count>
     1b4:	85 32       	cpi	r24, 0x25	; 37
     1b6:	c0 f0       	brcs	.+48     	; 0x1e8 <__vector_21+0xb4>
			current_adc_channel = 2;
     1b8:	82 e0       	ldi	r24, 0x02	; 2
     1ba:	80 93 9c 02 	sts	0x029C, r24	; 0x80029c <current_adc_channel>
     1be:	14 c0       	rjmp	.+40     	; 0x1e8 <__vector_21+0xb4>
		}
    } else if (current_adc_channel == 2) {
     1c0:	80 91 9c 02 	lds	r24, 0x029C	; 0x80029c <current_adc_channel>
     1c4:	82 30       	cpi	r24, 0x02	; 2
     1c6:	81 f4       	brne	.+32     	; 0x1e8 <__vector_21+0xb4>
        // Offset sample
        offset_sample = ADC;
     1c8:	80 91 78 00 	lds	r24, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7f8078>
     1cc:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7f8079>
     1d0:	90 93 07 02 	sts	0x0207, r25	; 0x800207 <offset_sample+0x1>
     1d4:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <offset_sample>
		set_adc_sample_complete(1);
     1d8:	81 e0       	ldi	r24, 0x01	; 1
     1da:	0e 94 9e 03 	call	0x73c	; 0x73c <set_adc_sample_complete>
        timer1_stop();  // All samples collected, stop Timer1
     1de:	0e 94 64 05 	call	0xac8	; 0xac8 <timer1_stop>
        adc_disable_auto_trigger();
     1e2:	0e 94 87 00 	call	0x10e	; 0x10e <adc_disable_auto_trigger>
		return;
     1e6:	14 c0       	rjmp	.+40     	; 0x210 <__vector_21+0xdc>
    }
    
    // Start next conversion on the next channel using existing function
    if (current_adc_channel == 0) {
     1e8:	80 91 9c 02 	lds	r24, 0x029C	; 0x80029c <current_adc_channel>
     1ec:	81 11       	cpse	r24, r1
     1ee:	03 c0       	rjmp	.+6      	; 0x1f6 <__vector_21+0xc2>
        adc_switch_channel(ADC_CH_VMEAS);
     1f0:	0e 94 8d 00 	call	0x11a	; 0x11a <adc_switch_channel>
     1f4:	0d c0       	rjmp	.+26     	; 0x210 <__vector_21+0xdc>
    } else if (current_adc_channel == 1) {
     1f6:	80 91 9c 02 	lds	r24, 0x029C	; 0x80029c <current_adc_channel>
     1fa:	81 30       	cpi	r24, 0x01	; 1
     1fc:	19 f4       	brne	.+6      	; 0x204 <__vector_21+0xd0>
        adc_switch_channel(ADC_CH_IMEAS);
     1fe:	0e 94 8d 00 	call	0x11a	; 0x11a <adc_switch_channel>
     202:	06 c0       	rjmp	.+12     	; 0x210 <__vector_21+0xdc>
    } else if(current_adc_channel == 2 ){
     204:	80 91 9c 02 	lds	r24, 0x029C	; 0x80029c <current_adc_channel>
     208:	82 30       	cpi	r24, 0x02	; 2
     20a:	11 f4       	brne	.+4      	; 0x210 <__vector_21+0xdc>
		adc_switch_channel(ADC_CH_OFFSET);
     20c:	0e 94 8d 00 	call	0x11a	; 0x11a <adc_switch_channel>
	}
}
     210:	ff 91       	pop	r31
     212:	ef 91       	pop	r30
     214:	bf 91       	pop	r27
     216:	af 91       	pop	r26
     218:	9f 91       	pop	r25
     21a:	8f 91       	pop	r24
     21c:	7f 91       	pop	r23
     21e:	6f 91       	pop	r22
     220:	5f 91       	pop	r21
     222:	4f 91       	pop	r20
     224:	3f 91       	pop	r19
     226:	2f 91       	pop	r18
     228:	0f 90       	pop	r0
     22a:	0f be       	out	0x3f, r0	; 63
     22c:	0f 90       	pop	r0
     22e:	1f 90       	pop	r1
     230:	18 95       	reti

00000232 <shift_out_byte>:

// Get current scroll mode for external use
uint8_t get_scroll_mode(void)
{
    return scroll_mode;
}
     232:	27 e0       	ldi	r18, 0x07	; 7
     234:	30 e0       	ldi	r19, 0x00	; 0
     236:	19 c0       	rjmp	.+50     	; 0x26a <shift_out_byte+0x38>
     238:	48 2f       	mov	r20, r24
     23a:	50 e0       	ldi	r21, 0x00	; 0
     23c:	02 2e       	mov	r0, r18
     23e:	02 c0       	rjmp	.+4      	; 0x244 <shift_out_byte+0x12>
     240:	55 95       	asr	r21
     242:	47 95       	ror	r20
     244:	0a 94       	dec	r0
     246:	e2 f7       	brpl	.-8      	; 0x240 <shift_out_byte+0xe>
     248:	40 ff       	sbrs	r20, 0
     24a:	04 c0       	rjmp	.+8      	; 0x254 <shift_out_byte+0x22>
     24c:	98 b1       	in	r25, 0x08	; 8
     24e:	90 61       	ori	r25, 0x10	; 16
     250:	98 b9       	out	0x08, r25	; 8
     252:	03 c0       	rjmp	.+6      	; 0x25a <shift_out_byte+0x28>
     254:	98 b1       	in	r25, 0x08	; 8
     256:	9f 7e       	andi	r25, 0xEF	; 239
     258:	98 b9       	out	0x08, r25	; 8
     25a:	98 b1       	in	r25, 0x08	; 8
     25c:	98 60       	ori	r25, 0x08	; 8
     25e:	98 b9       	out	0x08, r25	; 8
     260:	98 b1       	in	r25, 0x08	; 8
     262:	97 7f       	andi	r25, 0xF7	; 247
     264:	98 b9       	out	0x08, r25	; 8
     266:	21 50       	subi	r18, 0x01	; 1
     268:	31 09       	sbc	r19, r1
     26a:	33 23       	and	r19, r19
     26c:	2c f7       	brge	.-54     	; 0x238 <shift_out_byte+0x6>
     26e:	08 95       	ret

00000270 <latch_shift_register>:
     270:	88 b1       	in	r24, 0x08	; 8
     272:	80 62       	ori	r24, 0x20	; 32
     274:	88 b9       	out	0x08, r24	; 8
     276:	88 b1       	in	r24, 0x08	; 8
     278:	8f 7d       	andi	r24, 0xDF	; 223
     27a:	88 b9       	out	0x08, r24	; 8
     27c:	08 95       	ret

0000027e <disable_all_digits>:
     27e:	8b b1       	in	r24, 0x0b	; 11
     280:	80 61       	ori	r24, 0x10	; 16
     282:	8b b9       	out	0x0b, r24	; 11
     284:	8b b1       	in	r24, 0x0b	; 11
     286:	80 62       	ori	r24, 0x20	; 32
     288:	8b b9       	out	0x0b, r24	; 11
     28a:	8b b1       	in	r24, 0x0b	; 11
     28c:	80 64       	ori	r24, 0x40	; 64
     28e:	8b b9       	out	0x0b, r24	; 11
     290:	8b b1       	in	r24, 0x0b	; 11
     292:	80 68       	ori	r24, 0x80	; 128
     294:	8b b9       	out	0x0b, r24	; 11
     296:	08 95       	ret

00000298 <enable_digit>:
     298:	81 30       	cpi	r24, 0x01	; 1
     29a:	51 f0       	breq	.+20     	; 0x2b0 <enable_digit+0x18>
     29c:	28 f0       	brcs	.+10     	; 0x2a8 <enable_digit+0x10>
     29e:	82 30       	cpi	r24, 0x02	; 2
     2a0:	59 f0       	breq	.+22     	; 0x2b8 <enable_digit+0x20>
     2a2:	83 30       	cpi	r24, 0x03	; 3
     2a4:	69 f0       	breq	.+26     	; 0x2c0 <enable_digit+0x28>
     2a6:	08 95       	ret
     2a8:	8b b1       	in	r24, 0x0b	; 11
     2aa:	8f 7e       	andi	r24, 0xEF	; 239
     2ac:	8b b9       	out	0x0b, r24	; 11
     2ae:	08 95       	ret
     2b0:	8b b1       	in	r24, 0x0b	; 11
     2b2:	8f 7d       	andi	r24, 0xDF	; 223
     2b4:	8b b9       	out	0x0b, r24	; 11
     2b6:	08 95       	ret
     2b8:	8b b1       	in	r24, 0x0b	; 11
     2ba:	8f 7b       	andi	r24, 0xBF	; 191
     2bc:	8b b9       	out	0x0b, r24	; 11
     2be:	08 95       	ret
     2c0:	8b b1       	in	r24, 0x0b	; 11
     2c2:	8f 77       	andi	r24, 0x7F	; 127
     2c4:	8b b9       	out	0x0b, r24	; 11
     2c6:	08 95       	ret

000002c8 <multiplexing_display>:
     2c8:	80 91 a6 02 	lds	r24, 0x02A6	; 0x8002a6 <disp_position>
     2cc:	8f 5f       	subi	r24, 0xFF	; 255
     2ce:	80 93 a6 02 	sts	0x02A6, r24	; 0x8002a6 <disp_position>
     2d2:	80 91 a6 02 	lds	r24, 0x02A6	; 0x8002a6 <disp_position>
     2d6:	84 30       	cpi	r24, 0x04	; 4
     2d8:	10 f0       	brcs	.+4      	; 0x2de <multiplexing_display+0x16>
     2da:	10 92 a6 02 	sts	0x02A6, r1	; 0x8002a6 <disp_position>
     2de:	08 95       	ret

000002e0 <init_display>:
     2e0:	87 b1       	in	r24, 0x07	; 7
     2e2:	88 60       	ori	r24, 0x08	; 8
     2e4:	87 b9       	out	0x07, r24	; 7
     2e6:	87 b1       	in	r24, 0x07	; 7
     2e8:	80 61       	ori	r24, 0x10	; 16
     2ea:	87 b9       	out	0x07, r24	; 7
     2ec:	87 b1       	in	r24, 0x07	; 7
     2ee:	80 62       	ori	r24, 0x20	; 32
     2f0:	87 b9       	out	0x07, r24	; 7
     2f2:	88 b1       	in	r24, 0x08	; 8
     2f4:	87 7f       	andi	r24, 0xF7	; 247
     2f6:	88 b9       	out	0x08, r24	; 8
     2f8:	88 b1       	in	r24, 0x08	; 8
     2fa:	8f 7e       	andi	r24, 0xEF	; 239
     2fc:	88 b9       	out	0x08, r24	; 8
     2fe:	88 b1       	in	r24, 0x08	; 8
     300:	8f 7d       	andi	r24, 0xDF	; 223
     302:	88 b9       	out	0x08, r24	; 8
     304:	8a b1       	in	r24, 0x0a	; 10
     306:	80 61       	ori	r24, 0x10	; 16
     308:	8a b9       	out	0x0a, r24	; 10
     30a:	8a b1       	in	r24, 0x0a	; 10
     30c:	80 62       	ori	r24, 0x20	; 32
     30e:	8a b9       	out	0x0a, r24	; 10
     310:	8a b1       	in	r24, 0x0a	; 10
     312:	80 64       	ori	r24, 0x40	; 64
     314:	8a b9       	out	0x0a, r24	; 10
     316:	8a b1       	in	r24, 0x0a	; 10
     318:	80 68       	ori	r24, 0x80	; 128
     31a:	8a b9       	out	0x0a, r24	; 10
     31c:	8b b1       	in	r24, 0x0b	; 11
     31e:	80 61       	ori	r24, 0x10	; 16
     320:	8b b9       	out	0x0b, r24	; 11
     322:	8b b1       	in	r24, 0x0b	; 11
     324:	80 62       	ori	r24, 0x20	; 32
     326:	8b b9       	out	0x0b, r24	; 11
     328:	8b b1       	in	r24, 0x0b	; 11
     32a:	80 64       	ori	r24, 0x40	; 64
     32c:	8b b9       	out	0x0b, r24	; 11
     32e:	8b b1       	in	r24, 0x0b	; 11
     330:	80 68       	ori	r24, 0x80	; 128
     332:	8b b9       	out	0x0b, r24	; 11
     334:	08 95       	ret

00000336 <send_next_character_to_display>:
     336:	e0 91 a6 02 	lds	r30, 0x02A6	; 0x8002a6 <disp_position>
     33a:	f0 e0       	ldi	r31, 0x00	; 0
     33c:	e9 55       	subi	r30, 0x59	; 89
     33e:	fd 4f       	sbci	r31, 0xFD	; 253
     340:	80 81       	ld	r24, Z
     342:	0e 94 19 01 	call	0x232	; 0x232 <shift_out_byte>
     346:	0e 94 3f 01 	call	0x27e	; 0x27e <disable_all_digits>
     34a:	0e 94 38 01 	call	0x270	; 0x270 <latch_shift_register>
     34e:	80 91 a6 02 	lds	r24, 0x02A6	; 0x8002a6 <disp_position>
     352:	0e 94 4c 01 	call	0x298	; 0x298 <enable_digit>
     356:	0e 94 64 01 	call	0x2c8	; 0x2c8 <multiplexing_display>
     35a:	08 95       	ret

0000035c <seperate_and_load_characters>:
     35c:	ff 92       	push	r15
     35e:	0f 93       	push	r16
     360:	1f 93       	push	r17
     362:	cf 93       	push	r28
     364:	df 93       	push	r29
     366:	ac 01       	movw	r20, r24
     368:	f6 2e       	mov	r15, r22
     36a:	9c 01       	movw	r18, r24
     36c:	36 95       	lsr	r19
     36e:	27 95       	ror	r18
     370:	36 95       	lsr	r19
     372:	27 95       	ror	r18
     374:	36 95       	lsr	r19
     376:	27 95       	ror	r18
     378:	a5 ec       	ldi	r26, 0xC5	; 197
     37a:	b0 e2       	ldi	r27, 0x20	; 32
     37c:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <__umulhisi3>
     380:	fc 01       	movw	r30, r24
     382:	f2 95       	swap	r31
     384:	e2 95       	swap	r30
     386:	ef 70       	andi	r30, 0x0F	; 15
     388:	ef 27       	eor	r30, r31
     38a:	ff 70       	andi	r31, 0x0F	; 15
     38c:	ef 27       	eor	r30, r31
     38e:	9f 01       	movw	r18, r30
     390:	ad ec       	ldi	r26, 0xCD	; 205
     392:	bc ec       	ldi	r27, 0xCC	; 204
     394:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <__umulhisi3>
     398:	96 95       	lsr	r25
     39a:	87 95       	ror	r24
     39c:	96 95       	lsr	r25
     39e:	87 95       	ror	r24
     3a0:	96 95       	lsr	r25
     3a2:	87 95       	ror	r24
     3a4:	9c 01       	movw	r18, r24
     3a6:	22 0f       	add	r18, r18
     3a8:	33 1f       	adc	r19, r19
     3aa:	88 0f       	add	r24, r24
     3ac:	99 1f       	adc	r25, r25
     3ae:	88 0f       	add	r24, r24
     3b0:	99 1f       	adc	r25, r25
     3b2:	88 0f       	add	r24, r24
     3b4:	99 1f       	adc	r25, r25
     3b6:	82 0f       	add	r24, r18
     3b8:	93 1f       	adc	r25, r19
     3ba:	9f 01       	movw	r18, r30
     3bc:	28 1b       	sub	r18, r24
     3be:	39 0b       	sbc	r19, r25
     3c0:	c9 01       	movw	r24, r18
     3c2:	99 27       	eor	r25, r25
     3c4:	fc 01       	movw	r30, r24
     3c6:	ef 5f       	subi	r30, 0xFF	; 255
     3c8:	fe 4f       	sbci	r31, 0xFE	; 254
     3ca:	80 81       	ld	r24, Z
     3cc:	07 ea       	ldi	r16, 0xA7	; 167
     3ce:	12 e0       	ldi	r17, 0x02	; 2
     3d0:	f8 01       	movw	r30, r16
     3d2:	80 83       	st	Z, r24
     3d4:	9a 01       	movw	r18, r20
     3d6:	36 95       	lsr	r19
     3d8:	27 95       	ror	r18
     3da:	36 95       	lsr	r19
     3dc:	27 95       	ror	r18
     3de:	ab e7       	ldi	r26, 0x7B	; 123
     3e0:	b4 e1       	ldi	r27, 0x14	; 20
     3e2:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <__umulhisi3>
     3e6:	fc 01       	movw	r30, r24
     3e8:	f6 95       	lsr	r31
     3ea:	e7 95       	ror	r30
     3ec:	9f 01       	movw	r18, r30
     3ee:	ad ec       	ldi	r26, 0xCD	; 205
     3f0:	bc ec       	ldi	r27, 0xCC	; 204
     3f2:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <__umulhisi3>
     3f6:	96 95       	lsr	r25
     3f8:	87 95       	ror	r24
     3fa:	96 95       	lsr	r25
     3fc:	87 95       	ror	r24
     3fe:	96 95       	lsr	r25
     400:	87 95       	ror	r24
     402:	9c 01       	movw	r18, r24
     404:	22 0f       	add	r18, r18
     406:	33 1f       	adc	r19, r19
     408:	88 0f       	add	r24, r24
     40a:	99 1f       	adc	r25, r25
     40c:	88 0f       	add	r24, r24
     40e:	99 1f       	adc	r25, r25
     410:	88 0f       	add	r24, r24
     412:	99 1f       	adc	r25, r25
     414:	82 0f       	add	r24, r18
     416:	93 1f       	adc	r25, r19
     418:	9f 01       	movw	r18, r30
     41a:	28 1b       	sub	r18, r24
     41c:	39 0b       	sbc	r19, r25
     41e:	c9 01       	movw	r24, r18
     420:	99 27       	eor	r25, r25
     422:	fc 01       	movw	r30, r24
     424:	ef 5f       	subi	r30, 0xFF	; 255
     426:	fe 4f       	sbci	r31, 0xFE	; 254
     428:	80 81       	ld	r24, Z
     42a:	f8 01       	movw	r30, r16
     42c:	81 83       	std	Z+1, r24	; 0x01
     42e:	9a 01       	movw	r18, r20
     430:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <__umulhisi3>
     434:	ec 01       	movw	r28, r24
     436:	d6 95       	lsr	r29
     438:	c7 95       	ror	r28
     43a:	d6 95       	lsr	r29
     43c:	c7 95       	ror	r28
     43e:	d6 95       	lsr	r29
     440:	c7 95       	ror	r28
     442:	9e 01       	movw	r18, r28
     444:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <__umulhisi3>
     448:	96 95       	lsr	r25
     44a:	87 95       	ror	r24
     44c:	96 95       	lsr	r25
     44e:	87 95       	ror	r24
     450:	96 95       	lsr	r25
     452:	87 95       	ror	r24
     454:	9c 01       	movw	r18, r24
     456:	22 0f       	add	r18, r18
     458:	33 1f       	adc	r19, r19
     45a:	88 0f       	add	r24, r24
     45c:	99 1f       	adc	r25, r25
     45e:	88 0f       	add	r24, r24
     460:	99 1f       	adc	r25, r25
     462:	88 0f       	add	r24, r24
     464:	99 1f       	adc	r25, r25
     466:	82 0f       	add	r24, r18
     468:	93 1f       	adc	r25, r19
     46a:	9e 01       	movw	r18, r28
     46c:	28 1b       	sub	r18, r24
     46e:	39 0b       	sbc	r19, r25
     470:	c9 01       	movw	r24, r18
     472:	99 27       	eor	r25, r25
     474:	fc 01       	movw	r30, r24
     476:	ef 5f       	subi	r30, 0xFF	; 255
     478:	fe 4f       	sbci	r31, 0xFE	; 254
     47a:	80 81       	ld	r24, Z
     47c:	f8 01       	movw	r30, r16
     47e:	82 83       	std	Z+2, r24	; 0x02
     480:	ce 01       	movw	r24, r28
     482:	88 0f       	add	r24, r24
     484:	99 1f       	adc	r25, r25
     486:	cc 0f       	add	r28, r28
     488:	dd 1f       	adc	r29, r29
     48a:	cc 0f       	add	r28, r28
     48c:	dd 1f       	adc	r29, r29
     48e:	cc 0f       	add	r28, r28
     490:	dd 1f       	adc	r29, r29
     492:	c8 0f       	add	r28, r24
     494:	d9 1f       	adc	r29, r25
     496:	fa 01       	movw	r30, r20
     498:	ec 1b       	sub	r30, r28
     49a:	fd 0b       	sbc	r31, r29
     49c:	ff 27       	eor	r31, r31
     49e:	ef 5f       	subi	r30, 0xFF	; 255
     4a0:	fe 4f       	sbci	r31, 0xFE	; 254
     4a2:	80 81       	ld	r24, Z
     4a4:	f8 01       	movw	r30, r16
     4a6:	83 83       	std	Z+3, r24	; 0x03
     4a8:	8f ef       	ldi	r24, 0xFF	; 255
     4aa:	8f 0d       	add	r24, r15
     4ac:	84 30       	cpi	r24, 0x04	; 4
     4ae:	40 f4       	brcc	.+16     	; 0x4c0 <__EEPROM_REGION_LENGTH__+0xc0>
     4b0:	e4 e0       	ldi	r30, 0x04	; 4
     4b2:	ef 19       	sub	r30, r15
     4b4:	f0 e0       	ldi	r31, 0x00	; 0
     4b6:	e9 55       	subi	r30, 0x59	; 89
     4b8:	fd 4f       	sbci	r31, 0xFD	; 253
     4ba:	80 81       	ld	r24, Z
     4bc:	80 68       	ori	r24, 0x80	; 128
     4be:	80 83       	st	Z, r24
     4c0:	df 91       	pop	r29
     4c2:	cf 91       	pop	r28
     4c4:	1f 91       	pop	r17
     4c6:	0f 91       	pop	r16
     4c8:	ff 90       	pop	r15
     4ca:	08 95       	ret

000004cc <init_scrolling_display>:
     4cc:	10 92 a5 02 	sts	0x02A5, r1	; 0x8002a5 <scroll_mode>
     4d0:	10 92 a1 02 	sts	0x02A1, r1	; 0x8002a1 <scroll_timer>
     4d4:	10 92 a2 02 	sts	0x02A2, r1	; 0x8002a2 <scroll_timer+0x1>
     4d8:	10 92 a3 02 	sts	0x02A3, r1	; 0x8002a3 <scroll_timer+0x2>
     4dc:	10 92 a4 02 	sts	0x02A4, r1	; 0x8002a4 <scroll_timer+0x3>
     4e0:	10 92 9d 02 	sts	0x029D, r1	; 0x80029d <last_scroll_update>
     4e4:	10 92 9e 02 	sts	0x029E, r1	; 0x80029e <last_scroll_update+0x1>
     4e8:	10 92 9f 02 	sts	0x029F, r1	; 0x80029f <last_scroll_update+0x2>
     4ec:	10 92 a0 02 	sts	0x02A0, r1	; 0x8002a0 <last_scroll_update+0x3>
     4f0:	08 95       	ret

000004f2 <display_no_signal>:

// Display "no signal" status (four decimal points)
void display_no_signal(void)
{
    disp_characters[0] = SEG_DP;  // First digit: decimal point only
     4f2:	e7 ea       	ldi	r30, 0xA7	; 167
     4f4:	f2 e0       	ldi	r31, 0x02	; 2
     4f6:	80 e8       	ldi	r24, 0x80	; 128
     4f8:	80 83       	st	Z, r24
    disp_characters[1] = SEG_DP;  // Second digit: decimal point only
     4fa:	81 83       	std	Z+1, r24	; 0x01
    disp_characters[2] = SEG_DP;  // Third digit: decimal point only
     4fc:	82 83       	std	Z+2, r24	; 0x02
    disp_characters[3] = SEG_DP;  // Fourth digit: decimal point only
     4fe:	83 83       	std	Z+3, r24	; 0x03
     500:	08 95       	ret

00000502 <update_scrolling_display>:

// Update scrolling display - call this every 1 second
void update_scrolling_display(void)
{
    // Check if display data is ready
    if (is_display_data_ready()) {
     502:	0e 94 98 03 	call	0x730	; 0x730 <is_display_data_ready>
     506:	88 23       	and	r24, r24
     508:	09 f4       	brne	.+2      	; 0x50c <update_scrolling_display+0xa>
     50a:	41 c0       	rjmp	.+130    	; 0x58e <update_scrolling_display+0x8c>
        // Show actual power data
        uint16_t display_value;
        uint8_t decimal_pos;
        
        switch (scroll_mode) {
     50c:	80 91 a5 02 	lds	r24, 0x02A5	; 0x8002a5 <scroll_mode>
     510:	81 30       	cpi	r24, 0x01	; 1
     512:	99 f0       	breq	.+38     	; 0x53a <update_scrolling_display+0x38>
     514:	18 f0       	brcs	.+6      	; 0x51c <update_scrolling_display+0x1a>
     516:	82 30       	cpi	r24, 0x02	; 2
     518:	f9 f0       	breq	.+62     	; 0x558 <update_scrolling_display+0x56>
     51a:	29 c0       	rjmp	.+82     	; 0x56e <update_scrolling_display+0x6c>
            case 0: // Average Power
                display_value = (uint16_t)(get_display_power() * 10); // Show with 1 decimal place
     51c:	0e 94 86 03 	call	0x70c	; 0x70c <get_display_power>
     520:	9c 01       	movw	r18, r24
     522:	22 0f       	add	r18, r18
     524:	33 1f       	adc	r19, r19
     526:	88 0f       	add	r24, r24
     528:	99 1f       	adc	r25, r25
     52a:	88 0f       	add	r24, r24
     52c:	99 1f       	adc	r25, r25
     52e:	88 0f       	add	r24, r24
     530:	99 1f       	adc	r25, r25
     532:	82 0f       	add	r24, r18
     534:	93 1f       	adc	r25, r19
                decimal_pos = 1;
     536:	61 e0       	ldi	r22, 0x01	; 1
                break;
     538:	1d c0       	rjmp	.+58     	; 0x574 <update_scrolling_display+0x72>
                
            case 1: // RMS Voltage
                display_value = (uint16_t)(get_display_voltage() * 10); // Show with 1 decimal place
     53a:	0e 94 8b 03 	call	0x716	; 0x716 <get_display_voltage>
     53e:	9c 01       	movw	r18, r24
     540:	22 0f       	add	r18, r18
     542:	33 1f       	adc	r19, r19
     544:	88 0f       	add	r24, r24
     546:	99 1f       	adc	r25, r25
     548:	88 0f       	add	r24, r24
     54a:	99 1f       	adc	r25, r25
     54c:	88 0f       	add	r24, r24
     54e:	99 1f       	adc	r25, r25
     550:	82 0f       	add	r24, r18
     552:	93 1f       	adc	r25, r19
                decimal_pos = 1;
     554:	61 e0       	ldi	r22, 0x01	; 1
                break;
     556:	0e c0       	rjmp	.+28     	; 0x574 <update_scrolling_display+0x72>
                
            case 2: // Peak Current
                display_value = (uint16_t)(get_display_current() * 100); // Show with 2 decimal places
     558:	0e 94 90 03 	call	0x720	; 0x720 <get_display_current>
     55c:	24 e6       	ldi	r18, 0x64	; 100
     55e:	ac 01       	movw	r20, r24
     560:	24 9f       	mul	r18, r20
     562:	c0 01       	movw	r24, r0
     564:	25 9f       	mul	r18, r21
     566:	90 0d       	add	r25, r0
     568:	11 24       	eor	r1, r1
                decimal_pos = 2;
     56a:	62 e0       	ldi	r22, 0x02	; 2
                break;
     56c:	03 c0       	rjmp	.+6      	; 0x574 <update_scrolling_display+0x72>
                
            default:
                display_value = 0;
                decimal_pos = 0;
     56e:	60 e0       	ldi	r22, 0x00	; 0
                display_value = (uint16_t)(get_display_current() * 100); // Show with 2 decimal places
                decimal_pos = 2;
                break;
                
            default:
                display_value = 0;
     570:	80 e0       	ldi	r24, 0x00	; 0
     572:	90 e0       	ldi	r25, 0x00	; 0
                decimal_pos = 0;
                break;
        }
        
        // Load the value to display
        seperate_and_load_characters(display_value, decimal_pos);
     574:	0e 94 ae 01 	call	0x35c	; 0x35c <seperate_and_load_characters>
        
        // Move to next mode
        scroll_mode = (scroll_mode + 1) % 3;
     578:	80 91 a5 02 	lds	r24, 0x02A5	; 0x8002a5 <scroll_mode>
     57c:	90 e0       	ldi	r25, 0x00	; 0
     57e:	01 96       	adiw	r24, 0x01	; 1
     580:	63 e0       	ldi	r22, 0x03	; 3
     582:	70 e0       	ldi	r23, 0x00	; 0
     584:	0e 94 45 09 	call	0x128a	; 0x128a <__divmodhi4>
     588:	80 93 a5 02 	sts	0x02A5, r24	; 0x8002a5 <scroll_mode>
     58c:	08 95       	ret
    } else {
        // Show "no signal" status (four decimal points)
        display_no_signal();
     58e:	0e 94 79 02 	call	0x4f2	; 0x4f2 <display_no_signal>
     592:	08 95       	ret

00000594 <int0_init>:

// INT0 Initialization
void int0_init(void)
{
    // Configure PD2 (INT0) as input
    ZERO_CROSS_DDR &= ~(1 << ZERO_CROSS_PIN);
     594:	8a b1       	in	r24, 0x0a	; 10
     596:	8b 7f       	andi	r24, 0xFB	; 251
     598:	8a b9       	out	0x0a, r24	; 10
    
    // Enable internal pull-up resistor
    ZERO_CROSS_PORT |= (1 << ZERO_CROSS_PIN);
     59a:	8b b1       	in	r24, 0x0b	; 11
     59c:	84 60       	ori	r24, 0x04	; 4
     59e:	8b b9       	out	0x0b, r24	; 11
    
    // Configure INT0 to trigger on rising edge
    EICRA |= (1 << ISC01) | (1 << ISC00);   // ISC01 = 1, ISC00 = 1 for rising edge
     5a0:	e9 e6       	ldi	r30, 0x69	; 105
     5a2:	f0 e0       	ldi	r31, 0x00	; 0
     5a4:	80 81       	ld	r24, Z
     5a6:	83 60       	ori	r24, 0x03	; 3
     5a8:	80 83       	st	Z, r24
    
    // Enable INT0 interrupt
    EIMSK |= (1 << INT0);
     5aa:	8d b3       	in	r24, 0x1d	; 29
     5ac:	81 60       	ori	r24, 0x01	; 1
     5ae:	8d bb       	out	0x1d, r24	; 29
     5b0:	08 95       	ret

000005b2 <__vector_1>:

// Global variables (none currently used)

// INT0 Interrupt Service Routine - Start new ADC conversion sequence
ISR(INT0_vect)
{
     5b2:	1f 92       	push	r1
     5b4:	0f 92       	push	r0
     5b6:	0f b6       	in	r0, 0x3f	; 63
     5b8:	0f 92       	push	r0
     5ba:	11 24       	eor	r1, r1
     5bc:	2f 93       	push	r18
     5be:	3f 93       	push	r19
     5c0:	4f 93       	push	r20
     5c2:	5f 93       	push	r21
     5c4:	6f 93       	push	r22
     5c6:	7f 93       	push	r23
     5c8:	8f 93       	push	r24
     5ca:	9f 93       	push	r25
     5cc:	af 93       	push	r26
     5ce:	bf 93       	push	r27
     5d0:	ef 93       	push	r30
     5d2:	ff 93       	push	r31
    // Only start new sequence if previous one is complete AND no ADC conversion is running
    if (get_ready_for_new_sample() == 1) {
     5d4:	0e 94 a1 03 	call	0x742	; 0x742 <get_ready_for_new_sample>
     5d8:	81 30       	cpi	r24, 0x01	; 1
     5da:	b9 f4       	brne	.+46     	; 0x60a <__vector_1+0x58>
        usart_transmit_string("INT0 triggered!\r\n");
     5dc:	8b e0       	ldi	r24, 0x0B	; 11
     5de:	91 e0       	ldi	r25, 0x01	; 1
     5e0:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
        // Reset sampling for new sequence
        sample_count = 0;
     5e4:	10 92 05 02 	sts	0x0205, r1	; 0x800205 <sample_count>
        current_adc_channel = 0;
     5e8:	10 92 9c 02 	sts	0x029C, r1	; 0x80029c <current_adc_channel>
        // Reset the completion flag
        set_ready_for_new_sample(0);
     5ec:	80 e0       	ldi	r24, 0x00	; 0
     5ee:	0e 94 a4 03 	call	0x748	; 0x748 <set_ready_for_new_sample>
        set_adc_sample_complete(0);
     5f2:	80 e0       	ldi	r24, 0x00	; 0
     5f4:	0e 94 9e 03 	call	0x73c	; 0x73c <set_adc_sample_complete>

        timer1_start();  // Start Timer1 to trigger ADC conversions every 108us
     5f8:	0e 94 57 05 	call	0xaae	; 0xaae <timer1_start>
        adc_enable_auto_trigger();
     5fc:	0e 94 81 00 	call	0x102	; 0x102 <adc_enable_auto_trigger>
        timer1_clear_compare_match_b_flag();
     600:	0e 94 6a 05 	call	0xad4	; 0xad4 <timer1_clear_compare_match_b_flag>
        adc_start_conversion(ADC_CH_VMEAS); // Start conversion on voltage channel
     604:	80 e0       	ldi	r24, 0x00	; 0
     606:	0e 94 92 00 	call	0x124	; 0x124 <adc_start_conversion>
    }
}
     60a:	ff 91       	pop	r31
     60c:	ef 91       	pop	r30
     60e:	bf 91       	pop	r27
     610:	af 91       	pop	r26
     612:	9f 91       	pop	r25
     614:	8f 91       	pop	r24
     616:	7f 91       	pop	r23
     618:	6f 91       	pop	r22
     61a:	5f 91       	pop	r21
     61c:	4f 91       	pop	r20
     61e:	3f 91       	pop	r19
     620:	2f 91       	pop	r18
     622:	0f 90       	pop	r0
     624:	0f be       	out	0x3f, r0	; 63
     626:	0f 90       	pop	r0
     628:	1f 90       	pop	r1
     62a:	18 95       	reti

0000062c <main>:
// Global variables for timing (none needed with simple delay approach)

int main(void)
{
    // Initialize hardware peripherals
    usart_init(UART_BAUD_PRESCALER);
     62c:	8c e0       	ldi	r24, 0x0C	; 12
     62e:	0e 94 92 05 	call	0xb24	; 0xb24 <usart_init>
    adc_init();
     632:	0e 94 53 00 	call	0xa6	; 0xa6 <adc_init>
    init_display();  // Initialize display FIRST to configure PORTD pins properly
     636:	0e 94 70 01 	call	0x2e0	; 0x2e0 <init_display>
    timer0_init();  // Timer0 handles display multiplexing
     63a:	0e 94 38 05 	call	0xa70	; 0xa70 <timer0_init>
    timer1_init();  // Timer1 handles ADC sampling
     63e:	0e 94 41 05 	call	0xa82	; 0xa82 <timer1_init>
    int0_init();    // INT0 triggers new ADC sequences (must be after init_display)
     642:	0e 94 ca 02 	call	0x594	; 0x594 <int0_init>
    init_scrolling_display();
     646:	0e 94 66 02 	call	0x4cc	; 0x4cc <init_scrolling_display>
    powercalc_init();
     64a:	0e 94 43 03 	call	0x686	; 0x686 <powercalc_init>

    // Enable global interrupts
    sei();
     64e:	78 94       	sei
    // Main application loop
    while (1)
    {		
      
      // Check if 24 samples are complete and ADC is idle
      if ( get_adc_sample_complete() == 1) {
     650:	0e 94 9b 03 	call	0x736	; 0x736 <get_adc_sample_complete>
     654:	81 30       	cpi	r24, 0x01	; 1
     656:	49 f4       	brne	.+18     	; 0x66a <main+0x3e>
        usart_transmit_string("ADC sample complete!\r\n");
     658:	8d e1       	ldi	r24, 0x1D	; 29
     65a:	91 e0       	ldi	r25, 0x01	; 1
     65c:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
        calculate_sample_metrics();
     660:	0e 94 a7 03 	call	0x74e	; 0x74e <calculate_sample_metrics>
        set_adc_sample_complete(0);
     664:	80 e0       	ldi	r24, 0x00	; 0
     666:	0e 94 9e 03 	call	0x73c	; 0x73c <set_adc_sample_complete>
      }
          
      // Update scrolling display every 1 second using simple delay
      // Display keeps showing last calculated values during new sampling
      update_scrolling_display();
     66a:	0e 94 81 02 	call	0x502	; 0x502 <update_scrolling_display>
      usart_send_power_data(); // Send data via UART every 1 second
     66e:	0e 94 6c 06 	call	0xcd8	; 0xcd8 <usart_send_power_data>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     672:	2f e7       	ldi	r18, 0x7F	; 127
     674:	8a e1       	ldi	r24, 0x1A	; 26
     676:	96 e0       	ldi	r25, 0x06	; 6
     678:	21 50       	subi	r18, 0x01	; 1
     67a:	80 40       	sbci	r24, 0x00	; 0
     67c:	90 40       	sbci	r25, 0x00	; 0
     67e:	e1 f7       	brne	.-8      	; 0x678 <main+0x4c>
     680:	00 c0       	rjmp	.+0      	; 0x682 <main+0x56>
     682:	00 00       	nop
     684:	e5 cf       	rjmp	.-54     	; 0x650 <main+0x24>

00000686 <powercalc_init>:

// Power calculation initialization
void powercalc_init(void)
{
    // Initialize power buffer
    for (uint8_t i = 0; i < POWER_BUFFER_SIZE; i++) {
     686:	80 e0       	ldi	r24, 0x00	; 0
     688:	01 c0       	rjmp	.+2      	; 0x68c <powercalc_init+0x6>
     68a:	8f 5f       	subi	r24, 0xFF	; 255
     68c:	84 36       	cpi	r24, 0x64	; 100
     68e:	e8 f3       	brcs	.-6      	; 0x68a <powercalc_init+0x4>
    // Initialize variables
    power_buffer_index = 0;
    power_buffer_full = 0;
    
    // Initialize display buffer (ensure zeros are displayed initially)
    display_power = 0.0f;
     690:	10 92 b1 02 	sts	0x02B1, r1	; 0x8002b1 <display_power+0x1>
     694:	10 92 b0 02 	sts	0x02B0, r1	; 0x8002b0 <display_power>
    display_voltage = 0.0f;
     698:	10 92 af 02 	sts	0x02AF, r1	; 0x8002af <display_voltage+0x1>
     69c:	10 92 ae 02 	sts	0x02AE, r1	; 0x8002ae <display_voltage>
    display_current = 0.0f;
     6a0:	10 92 ad 02 	sts	0x02AD, r1	; 0x8002ad <display_current+0x1>
     6a4:	10 92 ac 02 	sts	0x02AC, r1	; 0x8002ac <display_current>
	display_data_ready = 0;
     6a8:	10 92 ab 02 	sts	0x02AB, r1	; 0x8002ab <display_data_ready>
	ready_for_new_sample = 1;
     6ac:	81 e0       	ldi	r24, 0x01	; 1
     6ae:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
     6b2:	08 95       	ret

000006b4 <approximate_current_at_V>:
 * This function assumes 'i' is always > 0.
 */
uint16_t approximate_current_at_V(volatile uint16_t i_samples[], uint8_t i)
{
    // Implements the formula: I_L_bar[i] = (I_L[i-1] + I_L[i]) / 2
    return (i_samples[i - 1] + i_samples[i]) / 2;
     6b4:	70 e0       	ldi	r23, 0x00	; 0
     6b6:	db 01       	movw	r26, r22
     6b8:	a1 50       	subi	r26, 0x01	; 1
     6ba:	b0 48       	sbci	r27, 0x80	; 128
     6bc:	aa 0f       	add	r26, r26
     6be:	bb 1f       	adc	r27, r27
     6c0:	a8 0f       	add	r26, r24
     6c2:	b9 1f       	adc	r27, r25
     6c4:	2d 91       	ld	r18, X+
     6c6:	3c 91       	ld	r19, X
     6c8:	66 0f       	add	r22, r22
     6ca:	77 1f       	adc	r23, r23
     6cc:	fc 01       	movw	r30, r24
     6ce:	e6 0f       	add	r30, r22
     6d0:	f7 1f       	adc	r31, r23
     6d2:	80 81       	ld	r24, Z
     6d4:	91 81       	ldd	r25, Z+1	; 0x01
     6d6:	82 0f       	add	r24, r18
     6d8:	93 1f       	adc	r25, r19
}
     6da:	96 95       	lsr	r25
     6dc:	87 95       	ror	r24
     6de:	08 95       	ret

000006e0 <approximate_voltage_at_I>:
 * This function assumes 'i' is always < (size - 1).
 */
uint16_t approximate_voltage_at_I(volatile uint16_t v_samples[], uint8_t i)
{
    // Implements the formula: V_AC_bar[i] = (V_AC[i] + V_AC[i+1]) / 2
    return (v_samples[i] + v_samples[i + 1]) / 2;
     6e0:	70 e0       	ldi	r23, 0x00	; 0
     6e2:	db 01       	movw	r26, r22
     6e4:	aa 0f       	add	r26, r26
     6e6:	bb 1f       	adc	r27, r27
     6e8:	a8 0f       	add	r26, r24
     6ea:	b9 1f       	adc	r27, r25
     6ec:	2d 91       	ld	r18, X+
     6ee:	3c 91       	ld	r19, X
     6f0:	6f 5f       	subi	r22, 0xFF	; 255
     6f2:	7f 4f       	sbci	r23, 0xFF	; 255
     6f4:	66 0f       	add	r22, r22
     6f6:	77 1f       	adc	r23, r23
     6f8:	fc 01       	movw	r30, r24
     6fa:	e6 0f       	add	r30, r22
     6fc:	f7 1f       	adc	r31, r23
     6fe:	80 81       	ld	r24, Z
     700:	91 81       	ldd	r25, Z+1	; 0x01
     702:	82 0f       	add	r24, r18
     704:	93 1f       	adc	r25, r19
}
     706:	96 95       	lsr	r25
     708:	87 95       	ror	r24
     70a:	08 95       	ret

0000070c <get_display_power>:


// Thread-safe display buffer getters
uint16_t get_display_power(void)
{
    return display_power;
     70c:	80 91 b0 02 	lds	r24, 0x02B0	; 0x8002b0 <display_power>
     710:	90 91 b1 02 	lds	r25, 0x02B1	; 0x8002b1 <display_power+0x1>
}
     714:	08 95       	ret

00000716 <get_display_voltage>:

uint16_t get_display_voltage(void)
{
    return display_voltage;
     716:	80 91 ae 02 	lds	r24, 0x02AE	; 0x8002ae <display_voltage>
     71a:	90 91 af 02 	lds	r25, 0x02AF	; 0x8002af <display_voltage+0x1>
}
     71e:	08 95       	ret

00000720 <get_display_current>:

uint16_t get_display_current(void)
{
    return display_current;
     720:	80 91 ac 02 	lds	r24, 0x02AC	; 0x8002ac <display_current>
     724:	90 91 ad 02 	lds	r25, 0x02AD	; 0x8002ad <display_current+0x1>
}
     728:	08 95       	ret

0000072a <set_display_data_ready>:

void set_display_data_ready(uint8_t ready)
{
    display_data_ready = ready;
     72a:	80 93 ab 02 	sts	0x02AB, r24	; 0x8002ab <display_data_ready>
     72e:	08 95       	ret

00000730 <is_display_data_ready>:
}

uint8_t is_display_data_ready(void)
{
    return display_data_ready;
     730:	80 91 ab 02 	lds	r24, 0x02AB	; 0x8002ab <display_data_ready>
}
     734:	08 95       	ret

00000736 <get_adc_sample_complete>:
uint8_t get_adc_sample_complete(void)
{
    return adc_sample_complete;
     736:	80 91 04 02 	lds	r24, 0x0204	; 0x800204 <__data_end>
}
     73a:	08 95       	ret

0000073c <set_adc_sample_complete>:
void set_adc_sample_complete(uint8_t complete)
{
    adc_sample_complete = complete;
     73c:	80 93 04 02 	sts	0x0204, r24	; 0x800204 <__data_end>
     740:	08 95       	ret

00000742 <get_ready_for_new_sample>:
}
uint8_t get_ready_for_new_sample(void)
{
    return ready_for_new_sample;
     742:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
}
     746:	08 95       	ret

00000748 <set_ready_for_new_sample>:
void set_ready_for_new_sample(uint8_t ready)
{
    ready_for_new_sample = ready;
     748:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__DATA_REGION_ORIGIN__>
     74c:	08 95       	ret

0000074e <calculate_sample_metrics>:



// Calculate power metrics from 24 samples
void calculate_sample_metrics(void)
{
     74e:	4f 92       	push	r4
     750:	5f 92       	push	r5
     752:	6f 92       	push	r6
     754:	7f 92       	push	r7
     756:	8f 92       	push	r8
     758:	9f 92       	push	r9
     75a:	af 92       	push	r10
     75c:	bf 92       	push	r11
     75e:	cf 92       	push	r12
     760:	df 92       	push	r13
     762:	ef 92       	push	r14
     764:	ff 92       	push	r15
     766:	0f 93       	push	r16
     768:	1f 93       	push	r17
     76a:	cf 93       	push	r28
	uint16_t power_sum_raw = 0;
	uint32_t sum_voltage_squared_raw = 0;
	uint16_t max_current_signed_raw = 0;

	// DEBUG: Print offset_sample value
	usart_transmit_string("Offset: ");
     76c:	84 e3       	ldi	r24, 0x34	; 52
     76e:	91 e0       	ldi	r25, 0x01	; 1
     770:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
	usart_transmit_float(offset_sample, 0);
     774:	60 91 06 02 	lds	r22, 0x0206	; 0x800206 <offset_sample>
     778:	70 91 07 02 	lds	r23, 0x0207	; 0x800207 <offset_sample+0x1>
     77c:	80 e0       	ldi	r24, 0x00	; 0
     77e:	90 e0       	ldi	r25, 0x00	; 0
     780:	0e 94 cb 07 	call	0xf96	; 0xf96 <__floatunsisf>
     784:	40 e0       	ldi	r20, 0x00	; 0
     786:	0e 94 0c 06 	call	0xc18	; 0xc18 <usart_transmit_float>
	usart_transmit_string("\r\n");
     78a:	87 e8       	ldi	r24, 0x87	; 135
     78c:	91 e0       	ldi	r25, 0x01	; 1
     78e:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>

	for( uint8_t i = 0; i < (uint8_t)SAMPLE_BUFFER_SIZE; i++ ){
     792:	c0 e0       	ldi	r28, 0x00	; 0
void calculate_sample_metrics(void)
{
	// --- MAIN CALCULATION STEP ---
	uint16_t power_sum_raw = 0;
	uint32_t sum_voltage_squared_raw = 0;
	uint16_t max_current_signed_raw = 0;
     794:	c1 2c       	mov	r12, r1
     796:	d1 2c       	mov	r13, r1
// Calculate power metrics from 24 samples
void calculate_sample_metrics(void)
{
	// --- MAIN CALCULATION STEP ---
	uint16_t power_sum_raw = 0;
	uint32_t sum_voltage_squared_raw = 0;
     798:	41 2c       	mov	r4, r1
     79a:	51 2c       	mov	r5, r1
     79c:	32 01       	movw	r6, r4

// Calculate power metrics from 24 samples
void calculate_sample_metrics(void)
{
	// --- MAIN CALCULATION STEP ---
	uint16_t power_sum_raw = 0;
     79e:	a1 2c       	mov	r10, r1
     7a0:	b1 2c       	mov	r11, r1
	// DEBUG: Print offset_sample value
	usart_transmit_string("Offset: ");
	usart_transmit_float(offset_sample, 0);
	usart_transmit_string("\r\n");

	for( uint8_t i = 0; i < (uint8_t)SAMPLE_BUFFER_SIZE; i++ ){
     7a2:	a0 c0       	rjmp	.+320    	; 0x8e4 <__DATA_REGION_LENGTH__+0xe4>
		// DEBUG: Print raw values for first few samples
		if (i < 3) {
     7a4:	c3 30       	cpi	r28, 0x03	; 3
     7a6:	a8 f5       	brcc	.+106    	; 0x812 <__DATA_REGION_LENGTH__+0x12>
			usart_transmit_string("Sample[");
     7a8:	8d e3       	ldi	r24, 0x3D	; 61
     7aa:	91 e0       	ldi	r25, 0x01	; 1
     7ac:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
			usart_transmit_float(i, 0);
     7b0:	6c 2f       	mov	r22, r28
     7b2:	70 e0       	ldi	r23, 0x00	; 0
     7b4:	80 e0       	ldi	r24, 0x00	; 0
     7b6:	90 e0       	ldi	r25, 0x00	; 0
     7b8:	0e 94 cb 07 	call	0xf96	; 0xf96 <__floatunsisf>
     7bc:	40 e0       	ldi	r20, 0x00	; 0
     7be:	0e 94 0c 06 	call	0xc18	; 0xc18 <usart_transmit_float>
			usart_transmit_string("]: V_raw=");
     7c2:	85 e4       	ldi	r24, 0x45	; 69
     7c4:	91 e0       	ldi	r25, 0x01	; 1
     7c6:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
			usart_transmit_float(voltage_samples_raw[i], 0);
     7ca:	0c 2f       	mov	r16, r28
     7cc:	10 e0       	ldi	r17, 0x00	; 0
     7ce:	00 0f       	add	r16, r16
     7d0:	11 1f       	adc	r17, r17
     7d2:	f8 01       	movw	r30, r16
     7d4:	ee 5a       	subi	r30, 0xAE	; 174
     7d6:	fd 4f       	sbci	r31, 0xFD	; 253
     7d8:	60 81       	ld	r22, Z
     7da:	71 81       	ldd	r23, Z+1	; 0x01
     7dc:	80 e0       	ldi	r24, 0x00	; 0
     7de:	90 e0       	ldi	r25, 0x00	; 0
     7e0:	0e 94 cb 07 	call	0xf96	; 0xf96 <__floatunsisf>
     7e4:	40 e0       	ldi	r20, 0x00	; 0
     7e6:	0e 94 0c 06 	call	0xc18	; 0xc18 <usart_transmit_float>
			usart_transmit_string(" I_raw=");
     7ea:	8f e4       	ldi	r24, 0x4F	; 79
     7ec:	91 e0       	ldi	r25, 0x01	; 1
     7ee:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
			usart_transmit_float(current_samples_raw[i], 0);
     7f2:	f8 01       	movw	r30, r16
     7f4:	e8 5f       	subi	r30, 0xF8	; 248
     7f6:	fd 4f       	sbci	r31, 0xFD	; 253
     7f8:	60 81       	ld	r22, Z
     7fa:	71 81       	ldd	r23, Z+1	; 0x01
     7fc:	80 e0       	ldi	r24, 0x00	; 0
     7fe:	90 e0       	ldi	r25, 0x00	; 0
     800:	0e 94 cb 07 	call	0xf96	; 0xf96 <__floatunsisf>
     804:	40 e0       	ldi	r20, 0x00	; 0
     806:	0e 94 0c 06 	call	0xc18	; 0xc18 <usart_transmit_float>
			usart_transmit_string("\r\n");
     80a:	87 e8       	ldi	r24, 0x87	; 135
     80c:	91 e0       	ldi	r25, 0x01	; 1
     80e:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
		}
		
		uint16_t v_sample = voltage_samples_raw[i] - offset_sample;
     812:	8c 2f       	mov	r24, r28
     814:	90 e0       	ldi	r25, 0x00	; 0
     816:	88 0f       	add	r24, r24
     818:	99 1f       	adc	r25, r25
     81a:	fc 01       	movw	r30, r24
     81c:	ee 5a       	subi	r30, 0xAE	; 174
     81e:	fd 4f       	sbci	r31, 0xFD	; 253
     820:	00 81       	ld	r16, Z
     822:	11 81       	ldd	r17, Z+1	; 0x01
     824:	20 91 06 02 	lds	r18, 0x0206	; 0x800206 <offset_sample>
     828:	30 91 07 02 	lds	r19, 0x0207	; 0x800207 <offset_sample+0x1>
     82c:	02 1b       	sub	r16, r18
     82e:	13 0b       	sbc	r17, r19
		uint16_t i_sample = current_samples_raw[i] - offset_sample;
     830:	fc 01       	movw	r30, r24
     832:	e8 5f       	subi	r30, 0xF8	; 248
     834:	fd 4f       	sbci	r31, 0xFD	; 253
     836:	e0 80       	ld	r14, Z
     838:	f1 80       	ldd	r15, Z+1	; 0x01
     83a:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <offset_sample>
     83e:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <offset_sample+0x1>
     842:	e8 1a       	sub	r14, r24
     844:	f9 0a       	sbc	r15, r25
		
		// DEBUG: Print calculated values for first few samples
		if (i < 3) {
     846:	c3 30       	cpi	r28, 0x03	; 3
     848:	e0 f4       	brcc	.+56     	; 0x882 <__DATA_REGION_LENGTH__+0x82>
			usart_transmit_string("  After subtract: v_sample=");
     84a:	87 e5       	ldi	r24, 0x57	; 87
     84c:	91 e0       	ldi	r25, 0x01	; 1
     84e:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
			usart_transmit_float(v_sample, 0);
     852:	b8 01       	movw	r22, r16
     854:	80 e0       	ldi	r24, 0x00	; 0
     856:	90 e0       	ldi	r25, 0x00	; 0
     858:	0e 94 cb 07 	call	0xf96	; 0xf96 <__floatunsisf>
     85c:	40 e0       	ldi	r20, 0x00	; 0
     85e:	0e 94 0c 06 	call	0xc18	; 0xc18 <usart_transmit_float>
			usart_transmit_string(" i_sample=");
     862:	83 e7       	ldi	r24, 0x73	; 115
     864:	91 e0       	ldi	r25, 0x01	; 1
     866:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
			usart_transmit_float(i_sample, 0);
     86a:	b7 01       	movw	r22, r14
     86c:	80 e0       	ldi	r24, 0x00	; 0
     86e:	90 e0       	ldi	r25, 0x00	; 0
     870:	0e 94 cb 07 	call	0xf96	; 0xf96 <__floatunsisf>
     874:	40 e0       	ldi	r20, 0x00	; 0
     876:	0e 94 0c 06 	call	0xc18	; 0xc18 <usart_transmit_float>
			usart_transmit_string("\r\n");
     87a:	87 e8       	ldi	r24, 0x87	; 135
     87c:	91 e0       	ldi	r25, 0x01	; 1
     87e:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
		}
		// 1. Average Power using Linear Approximation (only on inner samples)
		if (i > 0 && i < (uint8_t)SAMPLE_BUFFER_SIZE - 1) {
     882:	8f ef       	ldi	r24, 0xFF	; 255
     884:	8c 0f       	add	r24, r28
     886:	83 32       	cpi	r24, 0x23	; 35
     888:	f0 f4       	brcc	.+60     	; 0x8c6 <__DATA_REGION_LENGTH__+0xc6>
			// Call helper functions to get the approximated values
			uint16_t v_bar = approximate_voltage_at_I(voltage_samples_raw, i);
     88a:	6c 2f       	mov	r22, r28
     88c:	82 e5       	ldi	r24, 0x52	; 82
     88e:	92 e0       	ldi	r25, 0x02	; 2
     890:	0e 94 70 03 	call	0x6e0	; 0x6e0 <approximate_voltage_at_I>
     894:	4c 01       	movw	r8, r24
			uint16_t i_bar = approximate_current_at_V(current_samples_raw, i);
     896:	6c 2f       	mov	r22, r28
     898:	88 e0       	ldi	r24, 0x08	; 8
     89a:	92 e0       	ldi	r25, 0x02	; 2
     89c:	0e 94 5a 03 	call	0x6b4	; 0x6b4 <approximate_current_at_V>
					
			// Sum the two power estimates
			power_sum_raw += (v_sample * i_bar) + (v_bar * i_sample);
     8a0:	9c 01       	movw	r18, r24
     8a2:	02 9f       	mul	r16, r18
     8a4:	c0 01       	movw	r24, r0
     8a6:	03 9f       	mul	r16, r19
     8a8:	90 0d       	add	r25, r0
     8aa:	12 9f       	mul	r17, r18
     8ac:	90 0d       	add	r25, r0
     8ae:	11 24       	eor	r1, r1
     8b0:	e8 9c       	mul	r14, r8
     8b2:	90 01       	movw	r18, r0
     8b4:	e9 9c       	mul	r14, r9
     8b6:	30 0d       	add	r19, r0
     8b8:	f8 9c       	mul	r15, r8
     8ba:	30 0d       	add	r19, r0
     8bc:	11 24       	eor	r1, r1
     8be:	82 0f       	add	r24, r18
     8c0:	93 1f       	adc	r25, r19
     8c2:	a8 0e       	add	r10, r24
     8c4:	b9 1e       	adc	r11, r25

		}

		// 2. RMS Voltage (using all samples)
		sum_voltage_squared_raw += v_sample * v_sample;
     8c6:	00 9f       	mul	r16, r16
     8c8:	c0 01       	movw	r24, r0
     8ca:	01 9f       	mul	r16, r17
     8cc:	90 0d       	add	r25, r0
     8ce:	90 0d       	add	r25, r0
     8d0:	11 24       	eor	r1, r1
     8d2:	48 0e       	add	r4, r24
     8d4:	59 1e       	adc	r5, r25
     8d6:	61 1c       	adc	r6, r1
     8d8:	71 1c       	adc	r7, r1
				
		// 3. Peak Current (using all  samples)
		if (i_sample > max_current_signed_raw) {
     8da:	ce 14       	cp	r12, r14
     8dc:	df 04       	cpc	r13, r15
     8de:	08 f4       	brcc	.+2      	; 0x8e2 <__DATA_REGION_LENGTH__+0xe2>
			max_current_signed_raw = i_sample;
     8e0:	67 01       	movw	r12, r14
	// DEBUG: Print offset_sample value
	usart_transmit_string("Offset: ");
	usart_transmit_float(offset_sample, 0);
	usart_transmit_string("\r\n");

	for( uint8_t i = 0; i < (uint8_t)SAMPLE_BUFFER_SIZE; i++ ){
     8e2:	cf 5f       	subi	r28, 0xFF	; 255
     8e4:	c5 32       	cpi	r28, 0x25	; 37
     8e6:	08 f4       	brcc	.+2      	; 0x8ea <__DATA_REGION_LENGTH__+0xea>
     8e8:	5d cf       	rjmp	.-326    	; 0x7a4 <calculate_sample_metrics+0x56>
		// 3. Peak Current (using all  samples)
		if (i_sample > max_current_signed_raw) {
			max_current_signed_raw = i_sample;
		}
	}
	usart_transmit_string(" ----->");
     8ea:	8e e7       	ldi	r24, 0x7E	; 126
     8ec:	91 e0       	ldi	r25, 0x01	; 1
     8ee:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
	usart_transmit_float(max_current_signed_raw ,0);
     8f2:	b6 01       	movw	r22, r12
     8f4:	80 e0       	ldi	r24, 0x00	; 0
     8f6:	90 e0       	ldi	r25, 0x00	; 0
     8f8:	0e 94 cb 07 	call	0xf96	; 0xf96 <__floatunsisf>
     8fc:	40 e0       	ldi	r20, 0x00	; 0
     8fe:	0e 94 0c 06 	call	0xc18	; 0xc18 <usart_transmit_float>
	usart_transmit_string(" \r\n");
     902:	86 e8       	ldi	r24, 0x86	; 134
     904:	91 e0       	ldi	r25, 0x01	; 1
     906:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>

	
	uint8_t power_sample_count = SAMPLE_BUFFER_SIZE - 2;
	average_power_raw = power_sum_raw / (2.0 * (uint16_t)power_sample_count);
     90a:	b5 01       	movw	r22, r10
     90c:	80 e0       	ldi	r24, 0x00	; 0
     90e:	90 e0       	ldi	r25, 0x00	; 0
     910:	0e 94 cb 07 	call	0xf96	; 0xf96 <__floatunsisf>
     914:	20 e0       	ldi	r18, 0x00	; 0
     916:	30 e0       	ldi	r19, 0x00	; 0
     918:	4c e8       	ldi	r20, 0x8C	; 140
     91a:	52 e4       	ldi	r21, 0x42	; 66
     91c:	0e 94 2a 07 	call	0xe54	; 0xe54 <__divsf3>
     920:	0e 94 9c 07 	call	0xf38	; 0xf38 <__fixunssfsi>
     924:	70 93 b7 02 	sts	0x02B7, r23	; 0x8002b7 <average_power_raw+0x1>
     928:	60 93 b6 02 	sts	0x02B6, r22	; 0x8002b6 <average_power_raw>
	rms_voltage_raw = sqrt(sum_voltage_squared_raw / (uint16_t)SAMPLE_BUFFER_SIZE);
     92c:	c3 01       	movw	r24, r6
     92e:	b2 01       	movw	r22, r4
     930:	25 e2       	ldi	r18, 0x25	; 37
     932:	30 e0       	ldi	r19, 0x00	; 0
     934:	40 e0       	ldi	r20, 0x00	; 0
     936:	50 e0       	ldi	r21, 0x00	; 0
     938:	0e 94 59 09 	call	0x12b2	; 0x12b2 <__udivmodsi4>
     93c:	29 01       	movw	r4, r18
     93e:	3a 01       	movw	r6, r20
     940:	c3 01       	movw	r24, r6
     942:	b2 01       	movw	r22, r4
     944:	0e 94 cb 07 	call	0xf96	; 0xf96 <__floatunsisf>
     948:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <sqrt>
     94c:	0e 94 9c 07 	call	0xf38	; 0xf38 <__fixunssfsi>
     950:	70 93 b5 02 	sts	0x02B5, r23	; 0x8002b5 <rms_voltage_raw+0x1>
     954:	60 93 b4 02 	sts	0x02B4, r22	; 0x8002b4 <rms_voltage_raw>
	peak_current_raw = max_current_signed_raw;
     958:	d0 92 b3 02 	sts	0x02B3, r13	; 0x8002b3 <peak_current_raw+0x1>
     95c:	c0 92 b2 02 	sts	0x02B2, r12	; 0x8002b2 <peak_current_raw>
	


	//Covert ADC value to actual values and Atomic copy to display buffer
	uint16_t average_power_sample_W = average_power_raw * (uint16_t)(ADC_VREF / ADC_MAX_VALUE)/1000; // in W
     960:	20 91 b6 02 	lds	r18, 0x02B6	; 0x8002b6 <average_power_raw>
     964:	30 91 b7 02 	lds	r19, 0x02B7	; 0x8002b7 <average_power_raw+0x1>
     968:	22 0f       	add	r18, r18
     96a:	33 1f       	adc	r19, r19
     96c:	22 0f       	add	r18, r18
     96e:	33 1f       	adc	r19, r19
     970:	36 95       	lsr	r19
     972:	27 95       	ror	r18
     974:	36 95       	lsr	r19
     976:	27 95       	ror	r18
     978:	36 95       	lsr	r19
     97a:	27 95       	ror	r18
     97c:	a5 ec       	ldi	r26, 0xC5	; 197
     97e:	b0 e2       	ldi	r27, 0x20	; 32
     980:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <__umulhisi3>
     984:	ac 01       	movw	r20, r24
     986:	52 95       	swap	r21
     988:	42 95       	swap	r20
     98a:	4f 70       	andi	r20, 0x0F	; 15
     98c:	45 27       	eor	r20, r21
     98e:	5f 70       	andi	r21, 0x0F	; 15
     990:	45 27       	eor	r20, r21
	uint16_t rms_voltage_sample_mV = rms_voltage_raw * (uint16_t)(ADC_VREF / ADC_MAX_VALUE)/1000; // in V
     992:	20 91 b4 02 	lds	r18, 0x02B4	; 0x8002b4 <rms_voltage_raw>
     996:	30 91 b5 02 	lds	r19, 0x02B5	; 0x8002b5 <rms_voltage_raw+0x1>
     99a:	22 0f       	add	r18, r18
     99c:	33 1f       	adc	r19, r19
     99e:	22 0f       	add	r18, r18
     9a0:	33 1f       	adc	r19, r19
     9a2:	36 95       	lsr	r19
     9a4:	27 95       	ror	r18
     9a6:	36 95       	lsr	r19
     9a8:	27 95       	ror	r18
     9aa:	36 95       	lsr	r19
     9ac:	27 95       	ror	r18
     9ae:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <__umulhisi3>
     9b2:	fc 01       	movw	r30, r24
     9b4:	f2 95       	swap	r31
     9b6:	e2 95       	swap	r30
     9b8:	ef 70       	andi	r30, 0x0F	; 15
     9ba:	ef 27       	eor	r30, r31
     9bc:	ff 70       	andi	r31, 0x0F	; 15
     9be:	ef 27       	eor	r30, r31
	uint16_t peak_current_sample_mA = peak_current_raw *(uint16_t)(ADC_VREF / ADC_MAX_VALUE)/1000; // in mA
     9c0:	20 91 b2 02 	lds	r18, 0x02B2	; 0x8002b2 <peak_current_raw>
     9c4:	30 91 b3 02 	lds	r19, 0x02B3	; 0x8002b3 <peak_current_raw+0x1>
     9c8:	22 0f       	add	r18, r18
     9ca:	33 1f       	adc	r19, r19
     9cc:	22 0f       	add	r18, r18
     9ce:	33 1f       	adc	r19, r19
     9d0:	36 95       	lsr	r19
     9d2:	27 95       	ror	r18
     9d4:	36 95       	lsr	r19
     9d6:	27 95       	ror	r18
     9d8:	36 95       	lsr	r19
     9da:	27 95       	ror	r18
     9dc:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <__umulhisi3>
     9e0:	8c 01       	movw	r16, r24
     9e2:	12 95       	swap	r17
     9e4:	02 95       	swap	r16
     9e6:	0f 70       	andi	r16, 0x0F	; 15
     9e8:	01 27       	eor	r16, r17
     9ea:	1f 70       	andi	r17, 0x0F	; 15
     9ec:	01 27       	eor	r16, r17
	
	
	cli();
     9ee:	f8 94       	cli
	display_power = average_power_sample_W * (uint16_t)VOLTAGE_DIVIDER_RATIO * (uint16_t)CURRENT_OPAM_GAIN * (uint16_t)(CURRENT_SHUNT_RESISTOR*1000)/1000;
     9f0:	8a e6       	ldi	r24, 0x6A	; 106
     9f2:	99 e5       	ldi	r25, 0x59	; 89
     9f4:	48 9f       	mul	r20, r24
     9f6:	90 01       	movw	r18, r0
     9f8:	49 9f       	mul	r20, r25
     9fa:	30 0d       	add	r19, r0
     9fc:	58 9f       	mul	r21, r24
     9fe:	30 0d       	add	r19, r0
     a00:	11 24       	eor	r1, r1
     a02:	36 95       	lsr	r19
     a04:	27 95       	ror	r18
     a06:	36 95       	lsr	r19
     a08:	27 95       	ror	r18
     a0a:	36 95       	lsr	r19
     a0c:	27 95       	ror	r18
     a0e:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <__umulhisi3>
     a12:	92 95       	swap	r25
     a14:	82 95       	swap	r24
     a16:	8f 70       	andi	r24, 0x0F	; 15
     a18:	89 27       	eor	r24, r25
     a1a:	9f 70       	andi	r25, 0x0F	; 15
     a1c:	89 27       	eor	r24, r25
     a1e:	90 93 b1 02 	sts	0x02B1, r25	; 0x8002b1 <display_power+0x1>
     a22:	80 93 b0 02 	sts	0x02B0, r24	; 0x8002b0 <display_power>
	display_voltage = rms_voltage_sample_mV* (uint16_t)VOLTAGE_DIVIDER_RATIO;
     a26:	25 e1       	ldi	r18, 0x15	; 21
     a28:	2e 9f       	mul	r18, r30
     a2a:	c0 01       	movw	r24, r0
     a2c:	2f 9f       	mul	r18, r31
     a2e:	90 0d       	add	r25, r0
     a30:	11 24       	eor	r1, r1
     a32:	90 93 af 02 	sts	0x02AF, r25	; 0x8002af <display_voltage+0x1>
     a36:	80 93 ae 02 	sts	0x02AE, r24	; 0x8002ae <display_voltage>
	display_current = peak_current_sample_mA / ((uint16_t)CURRENT_OPAM_GAIN * (uint16_t)(CURRENT_SHUNT_RESISTOR*1000)/1000);
     a3a:	10 93 ad 02 	sts	0x02AD, r17	; 0x8002ad <display_current+0x1>
     a3e:	00 93 ac 02 	sts	0x02AC, r16	; 0x8002ac <display_current>
	set_display_data_ready(1);
     a42:	81 e0       	ldi	r24, 0x01	; 1
     a44:	0e 94 95 03 	call	0x72a	; 0x72a <set_display_data_ready>
	set_ready_for_new_sample(1);
     a48:	81 e0       	ldi	r24, 0x01	; 1
     a4a:	0e 94 a4 03 	call	0x748	; 0x748 <set_ready_for_new_sample>
	sei();
     a4e:	78 94       	sei
}
     a50:	cf 91       	pop	r28
     a52:	1f 91       	pop	r17
     a54:	0f 91       	pop	r16
     a56:	ff 90       	pop	r15
     a58:	ef 90       	pop	r14
     a5a:	df 90       	pop	r13
     a5c:	cf 90       	pop	r12
     a5e:	bf 90       	pop	r11
     a60:	af 90       	pop	r10
     a62:	9f 90       	pop	r9
     a64:	8f 90       	pop	r8
     a66:	7f 90       	pop	r7
     a68:	6f 90       	pop	r6
     a6a:	5f 90       	pop	r5
     a6c:	4f 90       	pop	r4
     a6e:	08 95       	ret

00000a70 <timer0_init>:
 * Timer0 will trigger ISR every 10ms to update display
 */
void timer0_init(void)
{
    // Configure Timer0 for CTC mode (Clear Timer on Compare)
    TCCR0A = (1 << WGM01);  // CTC mode
     a70:	82 e0       	ldi	r24, 0x02	; 2
     a72:	84 bd       	out	0x24, r24	; 36
    
    // Set prescaler to 1024 and start timer
    // For 2MHz clock: 2MHz / 1024 = 1953.125 Hz
    // To get 10ms: 1953.125 / 100 = 19.53  20
    // OCR0A = 19 for 10ms interrupt
    TCCR0B = (1 << CS02) | (1 << CS00);  // Prescaler 1024
     a74:	95 e0       	ldi	r25, 0x05	; 5
     a76:	95 bd       	out	0x25, r25	; 37
    OCR0A = 19;  // Compare value for ~10ms interrupt
     a78:	93 e1       	ldi	r25, 0x13	; 19
     a7a:	97 bd       	out	0x27, r25	; 39
    
    // Enable Timer0 compare A interrupt
    TIMSK0 = (1 << OCIE0A);
     a7c:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x7f806e>
     a80:	08 95       	ret

00000a82 <timer1_init>:
}

void timer1_init(void){
	TCCR1A = 0;
     a82:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
	TCCR1B = 0;
     a86:	e1 e8       	ldi	r30, 0x81	; 129
     a88:	f0 e0       	ldi	r31, 0x00	; 0
     a8a:	10 82       	st	Z, r1
	
	// set timer1 to CTC mode
	TCCR1B |= (1 << WGM12);
     a8c:	80 81       	ld	r24, Z
     a8e:	88 60       	ori	r24, 0x08	; 8
     a90:	80 83       	st	Z, r24
	
	//set the compare value for the 108us interval
	OCR1A = 215; 
     a92:	87 ed       	ldi	r24, 0xD7	; 215
     a94:	90 e0       	ldi	r25, 0x00	; 0
     a96:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
     a9a:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
	//set the compare match B value which is for ADC auto-trigger.
	OCR1B = 215;
     a9e:	90 93 8b 00 	sts	0x008B, r25	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
     aa2:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
	
	TCCR1B &= ~((1 << CS12) | (1 << CS11) | (1 << CS10));	
     aa6:	80 81       	ld	r24, Z
     aa8:	88 7f       	andi	r24, 0xF8	; 248
     aaa:	80 83       	st	Z, r24
     aac:	08 95       	ret

00000aae <timer1_start>:
}

void timer1_start(void){
	//reset timer counter to 0
	TCNT1 = 0;
     aae:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7f8085>
     ab2:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7f8084>
	
	//set prescaler to 1
	TCCR1B |= (1 << CS10);
     ab6:	e1 e8       	ldi	r30, 0x81	; 129
     ab8:	f0 e0       	ldi	r31, 0x00	; 0
     aba:	80 81       	ld	r24, Z
     abc:	81 60       	ori	r24, 0x01	; 1
     abe:	80 83       	st	Z, r24
	TCCR1B &= ~((1 << CS12) | (1 << CS11));
     ac0:	80 81       	ld	r24, Z
     ac2:	89 7f       	andi	r24, 0xF9	; 249
     ac4:	80 83       	st	Z, r24
     ac6:	08 95       	ret

00000ac8 <timer1_stop>:
}

void timer1_stop(void){
	//stop timer1
	TCCR1B &= ~((1 << CS12) | (1 << CS11) | (1 << CS10));
     ac8:	e1 e8       	ldi	r30, 0x81	; 129
     aca:	f0 e0       	ldi	r31, 0x00	; 0
     acc:	80 81       	ld	r24, Z
     ace:	88 7f       	andi	r24, 0xF8	; 248
     ad0:	80 83       	st	Z, r24
     ad2:	08 95       	ret

00000ad4 <timer1_clear_compare_match_b_flag>:
}

void timer1_clear_compare_match_b_flag(void)
{
    // Clear the Timer1 Compare Match B interrupt flag by writing a logic one to OCF1B
    TIFR1 |= (1 << OCF1B);
     ad4:	86 b3       	in	r24, 0x16	; 22
     ad6:	84 60       	ori	r24, 0x04	; 4
     ad8:	86 bb       	out	0x16, r24	; 22
     ada:	08 95       	ret

00000adc <__vector_14>:
}

// Timer0 Compare A Interrupt Service Routine
ISR(TIMER0_COMPA_vect)
{
     adc:	1f 92       	push	r1
     ade:	0f 92       	push	r0
     ae0:	0f b6       	in	r0, 0x3f	; 63
     ae2:	0f 92       	push	r0
     ae4:	11 24       	eor	r1, r1
     ae6:	2f 93       	push	r18
     ae8:	3f 93       	push	r19
     aea:	4f 93       	push	r20
     aec:	5f 93       	push	r21
     aee:	6f 93       	push	r22
     af0:	7f 93       	push	r23
     af2:	8f 93       	push	r24
     af4:	9f 93       	push	r25
     af6:	af 93       	push	r26
     af8:	bf 93       	push	r27
     afa:	ef 93       	push	r30
     afc:	ff 93       	push	r31
    send_next_character_to_display();
     afe:	0e 94 9b 01 	call	0x336	; 0x336 <send_next_character_to_display>
}
     b02:	ff 91       	pop	r31
     b04:	ef 91       	pop	r30
     b06:	bf 91       	pop	r27
     b08:	af 91       	pop	r26
     b0a:	9f 91       	pop	r25
     b0c:	8f 91       	pop	r24
     b0e:	7f 91       	pop	r23
     b10:	6f 91       	pop	r22
     b12:	5f 91       	pop	r21
     b14:	4f 91       	pop	r20
     b16:	3f 91       	pop	r19
     b18:	2f 91       	pop	r18
     b1a:	0f 90       	pop	r0
     b1c:	0f be       	out	0x3f, r0	; 63
     b1e:	0f 90       	pop	r0
     b20:	1f 90       	pop	r1
     b22:	18 95       	reti

00000b24 <usart_init>:

// UART Initialization
void usart_init(uint8_t prescaler)
{
    // Set baud rate
    UBRR0H = (uint8_t)(prescaler >> 8);
     b24:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7f80c5>
    UBRR0L = (uint8_t)(prescaler);
     b28:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7f80c4>
    
    // Enable transmitter only (TX only mode)
    UCSR0B = (1 << TXEN0);
     b2c:	88 e0       	ldi	r24, 0x08	; 8
     b2e:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7f80c1>
    
    // Set frame format: 8 data bits, 1 stop bit, no parity
    UCSR0C = (1 << UCSZ01) | (1 << UCSZ00);
     b32:	86 e0       	ldi	r24, 0x06	; 6
     b34:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7f80c2>
     b38:	08 95       	ret

00000b3a <usart_transmit>:

// Transmit single byte
void usart_transmit(uint8_t data)
{
    // Wait for empty transmit buffer
    while (!(UCSR0A & (1 << UDRE0)));
     b3a:	90 91 c0 00 	lds	r25, 0x00C0	; 0x8000c0 <__TEXT_REGION_LENGTH__+0x7f80c0>
     b3e:	95 ff       	sbrs	r25, 5
     b40:	fc cf       	rjmp	.-8      	; 0xb3a <usart_transmit>
    
    // Put data into buffer, sends the data
    UDR0 = data;
     b42:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7f80c6>
     b46:	08 95       	ret

00000b48 <usart_transmit_string>:
}

// Transmit null-terminated string
void usart_transmit_string(const char* str)
{
     b48:	cf 93       	push	r28
     b4a:	df 93       	push	r29
     b4c:	ec 01       	movw	r28, r24
    while (*str != '\0') {
     b4e:	03 c0       	rjmp	.+6      	; 0xb56 <usart_transmit_string+0xe>
        usart_transmit(*str);
     b50:	0e 94 9d 05 	call	0xb3a	; 0xb3a <usart_transmit>
        str++;
     b54:	21 96       	adiw	r28, 0x01	; 1
}

// Transmit null-terminated string
void usart_transmit_string(const char* str)
{
    while (*str != '\0') {
     b56:	88 81       	ld	r24, Y
     b58:	81 11       	cpse	r24, r1
     b5a:	fa cf       	rjmp	.-12     	; 0xb50 <usart_transmit_string+0x8>
        usart_transmit(*str);
        str++;
    }
}
     b5c:	df 91       	pop	r29
     b5e:	cf 91       	pop	r28
     b60:	08 95       	ret

00000b62 <usart_transmit_number>:

// Transmit number as string
void usart_transmit_number(uint16_t number)
{
     b62:	1f 93       	push	r17
     b64:	cf 93       	push	r28
     b66:	df 93       	push	r29
     b68:	00 d0       	rcall	.+0      	; 0xb6a <usart_transmit_number+0x8>
     b6a:	00 d0       	rcall	.+0      	; 0xb6c <usart_transmit_number+0xa>
     b6c:	00 d0       	rcall	.+0      	; 0xb6e <usart_transmit_number+0xc>
     b6e:	cd b7       	in	r28, 0x3d	; 61
     b70:	de b7       	in	r29, 0x3e	; 62
     b72:	ac 01       	movw	r20, r24
    char buffer[6]; // Max 5 digits + null terminator
    uint8_t i = 0;
    
    if (number == 0) {
     b74:	89 2b       	or	r24, r25
     b76:	91 f5       	brne	.+100    	; 0xbdc <usart_transmit_number+0x7a>
        usart_transmit('0');
     b78:	80 e3       	ldi	r24, 0x30	; 48
     b7a:	0e 94 9d 05 	call	0xb3a	; 0xb3a <usart_transmit>
     b7e:	42 c0       	rjmp	.+132    	; 0xc04 <usart_transmit_number+0xa2>
        return;
    }
    
    // Convert number to string (reverse order)
    while (number > 0) {
        buffer[i++] = '0' + (number % 10);
     b80:	9a 01       	movw	r18, r20
     b82:	ad ec       	ldi	r26, 0xCD	; 205
     b84:	bc ec       	ldi	r27, 0xCC	; 204
     b86:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <__umulhisi3>
     b8a:	96 95       	lsr	r25
     b8c:	87 95       	ror	r24
     b8e:	96 95       	lsr	r25
     b90:	87 95       	ror	r24
     b92:	96 95       	lsr	r25
     b94:	87 95       	ror	r24
     b96:	9c 01       	movw	r18, r24
     b98:	22 0f       	add	r18, r18
     b9a:	33 1f       	adc	r19, r19
     b9c:	88 0f       	add	r24, r24
     b9e:	99 1f       	adc	r25, r25
     ba0:	88 0f       	add	r24, r24
     ba2:	99 1f       	adc	r25, r25
     ba4:	88 0f       	add	r24, r24
     ba6:	99 1f       	adc	r25, r25
     ba8:	82 0f       	add	r24, r18
     baa:	93 1f       	adc	r25, r19
     bac:	9a 01       	movw	r18, r20
     bae:	28 1b       	sub	r18, r24
     bb0:	39 0b       	sbc	r19, r25
     bb2:	c9 01       	movw	r24, r18
     bb4:	e1 e0       	ldi	r30, 0x01	; 1
     bb6:	f0 e0       	ldi	r31, 0x00	; 0
     bb8:	ec 0f       	add	r30, r28
     bba:	fd 1f       	adc	r31, r29
     bbc:	e1 0f       	add	r30, r17
     bbe:	f1 1d       	adc	r31, r1
     bc0:	80 5d       	subi	r24, 0xD0	; 208
     bc2:	80 83       	st	Z, r24
        number /= 10;
     bc4:	9a 01       	movw	r18, r20
     bc6:	0e 94 7b 09 	call	0x12f6	; 0x12f6 <__umulhisi3>
     bca:	ac 01       	movw	r20, r24
     bcc:	56 95       	lsr	r21
     bce:	47 95       	ror	r20
     bd0:	56 95       	lsr	r21
     bd2:	47 95       	ror	r20
     bd4:	56 95       	lsr	r21
     bd6:	47 95       	ror	r20
        return;
    }
    
    // Convert number to string (reverse order)
    while (number > 0) {
        buffer[i++] = '0' + (number % 10);
     bd8:	1f 5f       	subi	r17, 0xFF	; 255
     bda:	01 c0       	rjmp	.+2      	; 0xbde <usart_transmit_number+0x7c>
     bdc:	10 e0       	ldi	r17, 0x00	; 0
        usart_transmit('0');
        return;
    }
    
    // Convert number to string (reverse order)
    while (number > 0) {
     bde:	41 15       	cp	r20, r1
     be0:	51 05       	cpc	r21, r1
     be2:	71 f6       	brne	.-100    	; 0xb80 <usart_transmit_number+0x1e>
     be4:	0d c0       	rjmp	.+26     	; 0xc00 <usart_transmit_number+0x9e>
        number /= 10;
    }
    
    // Transmit in correct order
    for (uint8_t j = i; j > 0; j--) {
        usart_transmit(buffer[j-1]);
     be6:	e1 2f       	mov	r30, r17
     be8:	f0 e0       	ldi	r31, 0x00	; 0
     bea:	31 97       	sbiw	r30, 0x01	; 1
     bec:	81 e0       	ldi	r24, 0x01	; 1
     bee:	90 e0       	ldi	r25, 0x00	; 0
     bf0:	8c 0f       	add	r24, r28
     bf2:	9d 1f       	adc	r25, r29
     bf4:	e8 0f       	add	r30, r24
     bf6:	f9 1f       	adc	r31, r25
     bf8:	80 81       	ld	r24, Z
     bfa:	0e 94 9d 05 	call	0xb3a	; 0xb3a <usart_transmit>
        buffer[i++] = '0' + (number % 10);
        number /= 10;
    }
    
    // Transmit in correct order
    for (uint8_t j = i; j > 0; j--) {
     bfe:	11 50       	subi	r17, 0x01	; 1
     c00:	11 11       	cpse	r17, r1
     c02:	f1 cf       	rjmp	.-30     	; 0xbe6 <usart_transmit_number+0x84>
        usart_transmit(buffer[j-1]);
    }
}
     c04:	26 96       	adiw	r28, 0x06	; 6
     c06:	0f b6       	in	r0, 0x3f	; 63
     c08:	f8 94       	cli
     c0a:	de bf       	out	0x3e, r29	; 62
     c0c:	0f be       	out	0x3f, r0	; 63
     c0e:	cd bf       	out	0x3d, r28	; 61
     c10:	df 91       	pop	r29
     c12:	cf 91       	pop	r28
     c14:	1f 91       	pop	r17
     c16:	08 95       	ret

00000c18 <usart_transmit_float>:

// Transmit float with specified decimal places
void usart_transmit_float(float value, uint8_t decimals)
{
     c18:	8f 92       	push	r8
     c1a:	9f 92       	push	r9
     c1c:	af 92       	push	r10
     c1e:	bf 92       	push	r11
     c20:	cf 92       	push	r12
     c22:	df 92       	push	r13
     c24:	ef 92       	push	r14
     c26:	ff 92       	push	r15
     c28:	1f 93       	push	r17
     c2a:	cf 93       	push	r28
     c2c:	df 93       	push	r29
     c2e:	6b 01       	movw	r12, r22
     c30:	7c 01       	movw	r14, r24
     c32:	14 2f       	mov	r17, r20
    // Handle negative numbers
    if (value < 0) {
     c34:	20 e0       	ldi	r18, 0x00	; 0
     c36:	30 e0       	ldi	r19, 0x00	; 0
     c38:	a9 01       	movw	r20, r18
     c3a:	0e 94 25 07 	call	0xe4a	; 0xe4a <__cmpsf2>
     c3e:	88 23       	and	r24, r24
     c40:	3c f4       	brge	.+14     	; 0xc50 <usart_transmit_float+0x38>
        usart_transmit('-');
     c42:	8d e2       	ldi	r24, 0x2D	; 45
     c44:	0e 94 9d 05 	call	0xb3a	; 0xb3a <usart_transmit>
        value = -value;
     c48:	f7 fa       	bst	r15, 7
     c4a:	f0 94       	com	r15
     c4c:	f7 f8       	bld	r15, 7
     c4e:	f0 94       	com	r15
    }
    
    // Extract integer part
    uint32_t integer_part = (uint32_t)value;
     c50:	c7 01       	movw	r24, r14
     c52:	b6 01       	movw	r22, r12
     c54:	0e 94 9c 07 	call	0xf38	; 0xf38 <__fixunssfsi>
     c58:	4b 01       	movw	r8, r22
     c5a:	5c 01       	movw	r10, r24
    usart_transmit_number(integer_part);
     c5c:	cb 01       	movw	r24, r22
     c5e:	0e 94 b1 05 	call	0xb62	; 0xb62 <usart_transmit_number>
    
    if (decimals > 0) {
     c62:	11 23       	and	r17, r17
     c64:	69 f1       	breq	.+90     	; 0xcc0 <usart_transmit_float+0xa8>
        usart_transmit('.');
     c66:	8e e2       	ldi	r24, 0x2E	; 46
     c68:	0e 94 9d 05 	call	0xb3a	; 0xb3a <usart_transmit>
        
        // Extract decimal part
        float decimal_part = value - integer_part;
     c6c:	c5 01       	movw	r24, r10
     c6e:	b4 01       	movw	r22, r8
     c70:	0e 94 cb 07 	call	0xf96	; 0xf96 <__floatunsisf>
     c74:	9b 01       	movw	r18, r22
     c76:	ac 01       	movw	r20, r24
     c78:	c7 01       	movw	r24, r14
     c7a:	b6 01       	movw	r22, r12
     c7c:	0e 94 b8 06 	call	0xd70	; 0xd70 <__subsf3>
        for (uint8_t i = 0; i < decimals; i++) {
     c80:	d0 e0       	ldi	r29, 0x00	; 0
     c82:	1c c0       	rjmp	.+56     	; 0xcbc <usart_transmit_float+0xa4>
            decimal_part *= 10;
     c84:	20 e0       	ldi	r18, 0x00	; 0
     c86:	30 e0       	ldi	r19, 0x00	; 0
     c88:	40 e2       	ldi	r20, 0x20	; 32
     c8a:	51 e4       	ldi	r21, 0x41	; 65
     c8c:	0e 94 7d 08 	call	0x10fa	; 0x10fa <__mulsf3>
     c90:	6b 01       	movw	r12, r22
     c92:	7c 01       	movw	r14, r24
            uint8_t digit = (uint8_t)decimal_part;
     c94:	0e 94 9c 07 	call	0xf38	; 0xf38 <__fixunssfsi>
     c98:	c6 2f       	mov	r28, r22
            usart_transmit('0' + digit);
     c9a:	80 e3       	ldi	r24, 0x30	; 48
     c9c:	8c 0f       	add	r24, r28
     c9e:	0e 94 9d 05 	call	0xb3a	; 0xb3a <usart_transmit>
            decimal_part -= digit;
     ca2:	6c 2f       	mov	r22, r28
     ca4:	70 e0       	ldi	r23, 0x00	; 0
     ca6:	80 e0       	ldi	r24, 0x00	; 0
     ca8:	90 e0       	ldi	r25, 0x00	; 0
     caa:	0e 94 cd 07 	call	0xf9a	; 0xf9a <__floatsisf>
     cae:	9b 01       	movw	r18, r22
     cb0:	ac 01       	movw	r20, r24
     cb2:	c7 01       	movw	r24, r14
     cb4:	b6 01       	movw	r22, r12
     cb6:	0e 94 b8 06 	call	0xd70	; 0xd70 <__subsf3>
    if (decimals > 0) {
        usart_transmit('.');
        
        // Extract decimal part
        float decimal_part = value - integer_part;
        for (uint8_t i = 0; i < decimals; i++) {
     cba:	df 5f       	subi	r29, 0xFF	; 255
     cbc:	d1 17       	cp	r29, r17
     cbe:	10 f3       	brcs	.-60     	; 0xc84 <usart_transmit_float+0x6c>
            uint8_t digit = (uint8_t)decimal_part;
            usart_transmit('0' + digit);
            decimal_part -= digit;
        }
    }
}
     cc0:	df 91       	pop	r29
     cc2:	cf 91       	pop	r28
     cc4:	1f 91       	pop	r17
     cc6:	ff 90       	pop	r15
     cc8:	ef 90       	pop	r14
     cca:	df 90       	pop	r13
     ccc:	cf 90       	pop	r12
     cce:	bf 90       	pop	r11
     cd0:	af 90       	pop	r10
     cd2:	9f 90       	pop	r9
     cd4:	8f 90       	pop	r8
     cd6:	08 95       	ret

00000cd8 <usart_send_power_data>:

// Send power monitoring data via UART
void usart_send_power_data(void)
{
    // Check if display data is ready
    if (is_display_data_ready()) {
     cd8:	0e 94 98 03 	call	0x730	; 0x730 <is_display_data_ready>
     cdc:	88 23       	and	r24, r24
     cde:	d9 f1       	breq	.+118    	; 0xd56 <usart_send_power_data+0x7e>
        // Send actual power data
        usart_transmit_string("Average Power = ");
     ce0:	8a e8       	ldi	r24, 0x8A	; 138
     ce2:	91 e0       	ldi	r25, 0x01	; 1
     ce4:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
        usart_transmit_float(get_display_power(), 1);
     ce8:	0e 94 86 03 	call	0x70c	; 0x70c <get_display_power>
     cec:	bc 01       	movw	r22, r24
     cee:	80 e0       	ldi	r24, 0x00	; 0
     cf0:	90 e0       	ldi	r25, 0x00	; 0
     cf2:	0e 94 cb 07 	call	0xf96	; 0xf96 <__floatunsisf>
     cf6:	41 e0       	ldi	r20, 0x01	; 1
     cf8:	0e 94 0c 06 	call	0xc18	; 0xc18 <usart_transmit_float>
        usart_transmit_string(" W\r\n");
     cfc:	8b e9       	ldi	r24, 0x9B	; 155
     cfe:	91 e0       	ldi	r25, 0x01	; 1
     d00:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
        
        usart_transmit_string("RMS Voltage = ");
     d04:	80 ea       	ldi	r24, 0xA0	; 160
     d06:	91 e0       	ldi	r25, 0x01	; 1
     d08:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
        usart_transmit_float(get_display_voltage(), 1);
     d0c:	0e 94 8b 03 	call	0x716	; 0x716 <get_display_voltage>
     d10:	bc 01       	movw	r22, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	90 e0       	ldi	r25, 0x00	; 0
     d16:	0e 94 cb 07 	call	0xf96	; 0xf96 <__floatunsisf>
     d1a:	41 e0       	ldi	r20, 0x01	; 1
     d1c:	0e 94 0c 06 	call	0xc18	; 0xc18 <usart_transmit_float>
        usart_transmit_string(" V\r\n");
     d20:	8f ea       	ldi	r24, 0xAF	; 175
     d22:	91 e0       	ldi	r25, 0x01	; 1
     d24:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
        
        usart_transmit_string("Peak Current = ");
     d28:	84 eb       	ldi	r24, 0xB4	; 180
     d2a:	91 e0       	ldi	r25, 0x01	; 1
     d2c:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
        usart_transmit_float(get_display_current(), 1);
     d30:	0e 94 90 03 	call	0x720	; 0x720 <get_display_current>
     d34:	bc 01       	movw	r22, r24
     d36:	80 e0       	ldi	r24, 0x00	; 0
     d38:	90 e0       	ldi	r25, 0x00	; 0
     d3a:	0e 94 cb 07 	call	0xf96	; 0xf96 <__floatunsisf>
     d3e:	41 e0       	ldi	r20, 0x01	; 1
     d40:	0e 94 0c 06 	call	0xc18	; 0xc18 <usart_transmit_float>
        usart_transmit_string(" mA\r\n");
     d44:	84 ec       	ldi	r24, 0xC4	; 196
     d46:	91 e0       	ldi	r25, 0x01	; 1
     d48:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
        
        usart_transmit_string("---\r\n");
     d4c:	8a ec       	ldi	r24, 0xCA	; 202
     d4e:	91 e0       	ldi	r25, 0x01	; 1
     d50:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
     d54:	08 95       	ret
    } else {
        // Send "no signal" status message
        usart_transmit_string("No Signal Detected\r\n");
     d56:	80 ed       	ldi	r24, 0xD0	; 208
     d58:	91 e0       	ldi	r25, 0x01	; 1
     d5a:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
        usart_transmit_string("Waiting for INT0 trigger...\r\n");
     d5e:	85 ee       	ldi	r24, 0xE5	; 229
     d60:	91 e0       	ldi	r25, 0x01	; 1
     d62:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
        usart_transmit_string("---\r\n");
     d66:	8a ec       	ldi	r24, 0xCA	; 202
     d68:	91 e0       	ldi	r25, 0x01	; 1
     d6a:	0e 94 a4 05 	call	0xb48	; 0xb48 <usart_transmit_string>
     d6e:	08 95       	ret

00000d70 <__subsf3>:
     d70:	50 58       	subi	r21, 0x80	; 128

00000d72 <__addsf3>:
     d72:	bb 27       	eor	r27, r27
     d74:	aa 27       	eor	r26, r26
     d76:	0e 94 d0 06 	call	0xda0	; 0xda0 <__addsf3x>
     d7a:	0c 94 43 08 	jmp	0x1086	; 0x1086 <__fp_round>
     d7e:	0e 94 35 08 	call	0x106a	; 0x106a <__fp_pscA>
     d82:	38 f0       	brcs	.+14     	; 0xd92 <__addsf3+0x20>
     d84:	0e 94 3c 08 	call	0x1078	; 0x1078 <__fp_pscB>
     d88:	20 f0       	brcs	.+8      	; 0xd92 <__addsf3+0x20>
     d8a:	39 f4       	brne	.+14     	; 0xd9a <__addsf3+0x28>
     d8c:	9f 3f       	cpi	r25, 0xFF	; 255
     d8e:	19 f4       	brne	.+6      	; 0xd96 <__addsf3+0x24>
     d90:	26 f4       	brtc	.+8      	; 0xd9a <__addsf3+0x28>
     d92:	0c 94 32 08 	jmp	0x1064	; 0x1064 <__fp_nan>
     d96:	0e f4       	brtc	.+2      	; 0xd9a <__addsf3+0x28>
     d98:	e0 95       	com	r30
     d9a:	e7 fb       	bst	r30, 7
     d9c:	0c 94 2c 08 	jmp	0x1058	; 0x1058 <__fp_inf>

00000da0 <__addsf3x>:
     da0:	e9 2f       	mov	r30, r25
     da2:	0e 94 54 08 	call	0x10a8	; 0x10a8 <__fp_split3>
     da6:	58 f3       	brcs	.-42     	; 0xd7e <__addsf3+0xc>
     da8:	ba 17       	cp	r27, r26
     daa:	62 07       	cpc	r22, r18
     dac:	73 07       	cpc	r23, r19
     dae:	84 07       	cpc	r24, r20
     db0:	95 07       	cpc	r25, r21
     db2:	20 f0       	brcs	.+8      	; 0xdbc <__addsf3x+0x1c>
     db4:	79 f4       	brne	.+30     	; 0xdd4 <__addsf3x+0x34>
     db6:	a6 f5       	brtc	.+104    	; 0xe20 <__addsf3x+0x80>
     db8:	0c 94 76 08 	jmp	0x10ec	; 0x10ec <__fp_zero>
     dbc:	0e f4       	brtc	.+2      	; 0xdc0 <__addsf3x+0x20>
     dbe:	e0 95       	com	r30
     dc0:	0b 2e       	mov	r0, r27
     dc2:	ba 2f       	mov	r27, r26
     dc4:	a0 2d       	mov	r26, r0
     dc6:	0b 01       	movw	r0, r22
     dc8:	b9 01       	movw	r22, r18
     dca:	90 01       	movw	r18, r0
     dcc:	0c 01       	movw	r0, r24
     dce:	ca 01       	movw	r24, r20
     dd0:	a0 01       	movw	r20, r0
     dd2:	11 24       	eor	r1, r1
     dd4:	ff 27       	eor	r31, r31
     dd6:	59 1b       	sub	r21, r25
     dd8:	99 f0       	breq	.+38     	; 0xe00 <__addsf3x+0x60>
     dda:	59 3f       	cpi	r21, 0xF9	; 249
     ddc:	50 f4       	brcc	.+20     	; 0xdf2 <__addsf3x+0x52>
     dde:	50 3e       	cpi	r21, 0xE0	; 224
     de0:	68 f1       	brcs	.+90     	; 0xe3c <__addsf3x+0x9c>
     de2:	1a 16       	cp	r1, r26
     de4:	f0 40       	sbci	r31, 0x00	; 0
     de6:	a2 2f       	mov	r26, r18
     de8:	23 2f       	mov	r18, r19
     dea:	34 2f       	mov	r19, r20
     dec:	44 27       	eor	r20, r20
     dee:	58 5f       	subi	r21, 0xF8	; 248
     df0:	f3 cf       	rjmp	.-26     	; 0xdd8 <__addsf3x+0x38>
     df2:	46 95       	lsr	r20
     df4:	37 95       	ror	r19
     df6:	27 95       	ror	r18
     df8:	a7 95       	ror	r26
     dfa:	f0 40       	sbci	r31, 0x00	; 0
     dfc:	53 95       	inc	r21
     dfe:	c9 f7       	brne	.-14     	; 0xdf2 <__addsf3x+0x52>
     e00:	7e f4       	brtc	.+30     	; 0xe20 <__addsf3x+0x80>
     e02:	1f 16       	cp	r1, r31
     e04:	ba 0b       	sbc	r27, r26
     e06:	62 0b       	sbc	r22, r18
     e08:	73 0b       	sbc	r23, r19
     e0a:	84 0b       	sbc	r24, r20
     e0c:	ba f0       	brmi	.+46     	; 0xe3c <__addsf3x+0x9c>
     e0e:	91 50       	subi	r25, 0x01	; 1
     e10:	a1 f0       	breq	.+40     	; 0xe3a <__addsf3x+0x9a>
     e12:	ff 0f       	add	r31, r31
     e14:	bb 1f       	adc	r27, r27
     e16:	66 1f       	adc	r22, r22
     e18:	77 1f       	adc	r23, r23
     e1a:	88 1f       	adc	r24, r24
     e1c:	c2 f7       	brpl	.-16     	; 0xe0e <__addsf3x+0x6e>
     e1e:	0e c0       	rjmp	.+28     	; 0xe3c <__addsf3x+0x9c>
     e20:	ba 0f       	add	r27, r26
     e22:	62 1f       	adc	r22, r18
     e24:	73 1f       	adc	r23, r19
     e26:	84 1f       	adc	r24, r20
     e28:	48 f4       	brcc	.+18     	; 0xe3c <__addsf3x+0x9c>
     e2a:	87 95       	ror	r24
     e2c:	77 95       	ror	r23
     e2e:	67 95       	ror	r22
     e30:	b7 95       	ror	r27
     e32:	f7 95       	ror	r31
     e34:	9e 3f       	cpi	r25, 0xFE	; 254
     e36:	08 f0       	brcs	.+2      	; 0xe3a <__addsf3x+0x9a>
     e38:	b0 cf       	rjmp	.-160    	; 0xd9a <__addsf3+0x28>
     e3a:	93 95       	inc	r25
     e3c:	88 0f       	add	r24, r24
     e3e:	08 f0       	brcs	.+2      	; 0xe42 <__addsf3x+0xa2>
     e40:	99 27       	eor	r25, r25
     e42:	ee 0f       	add	r30, r30
     e44:	97 95       	ror	r25
     e46:	87 95       	ror	r24
     e48:	08 95       	ret

00000e4a <__cmpsf2>:
     e4a:	0e 94 08 08 	call	0x1010	; 0x1010 <__fp_cmp>
     e4e:	08 f4       	brcc	.+2      	; 0xe52 <__cmpsf2+0x8>
     e50:	81 e0       	ldi	r24, 0x01	; 1
     e52:	08 95       	ret

00000e54 <__divsf3>:
     e54:	0e 94 3e 07 	call	0xe7c	; 0xe7c <__divsf3x>
     e58:	0c 94 43 08 	jmp	0x1086	; 0x1086 <__fp_round>
     e5c:	0e 94 3c 08 	call	0x1078	; 0x1078 <__fp_pscB>
     e60:	58 f0       	brcs	.+22     	; 0xe78 <__divsf3+0x24>
     e62:	0e 94 35 08 	call	0x106a	; 0x106a <__fp_pscA>
     e66:	40 f0       	brcs	.+16     	; 0xe78 <__divsf3+0x24>
     e68:	29 f4       	brne	.+10     	; 0xe74 <__divsf3+0x20>
     e6a:	5f 3f       	cpi	r21, 0xFF	; 255
     e6c:	29 f0       	breq	.+10     	; 0xe78 <__divsf3+0x24>
     e6e:	0c 94 2c 08 	jmp	0x1058	; 0x1058 <__fp_inf>
     e72:	51 11       	cpse	r21, r1
     e74:	0c 94 77 08 	jmp	0x10ee	; 0x10ee <__fp_szero>
     e78:	0c 94 32 08 	jmp	0x1064	; 0x1064 <__fp_nan>

00000e7c <__divsf3x>:
     e7c:	0e 94 54 08 	call	0x10a8	; 0x10a8 <__fp_split3>
     e80:	68 f3       	brcs	.-38     	; 0xe5c <__divsf3+0x8>

00000e82 <__divsf3_pse>:
     e82:	99 23       	and	r25, r25
     e84:	b1 f3       	breq	.-20     	; 0xe72 <__divsf3+0x1e>
     e86:	55 23       	and	r21, r21
     e88:	91 f3       	breq	.-28     	; 0xe6e <__divsf3+0x1a>
     e8a:	95 1b       	sub	r25, r21
     e8c:	55 0b       	sbc	r21, r21
     e8e:	bb 27       	eor	r27, r27
     e90:	aa 27       	eor	r26, r26
     e92:	62 17       	cp	r22, r18
     e94:	73 07       	cpc	r23, r19
     e96:	84 07       	cpc	r24, r20
     e98:	38 f0       	brcs	.+14     	; 0xea8 <__divsf3_pse+0x26>
     e9a:	9f 5f       	subi	r25, 0xFF	; 255
     e9c:	5f 4f       	sbci	r21, 0xFF	; 255
     e9e:	22 0f       	add	r18, r18
     ea0:	33 1f       	adc	r19, r19
     ea2:	44 1f       	adc	r20, r20
     ea4:	aa 1f       	adc	r26, r26
     ea6:	a9 f3       	breq	.-22     	; 0xe92 <__divsf3_pse+0x10>
     ea8:	35 d0       	rcall	.+106    	; 0xf14 <__divsf3_pse+0x92>
     eaa:	0e 2e       	mov	r0, r30
     eac:	3a f0       	brmi	.+14     	; 0xebc <__divsf3_pse+0x3a>
     eae:	e0 e8       	ldi	r30, 0x80	; 128
     eb0:	32 d0       	rcall	.+100    	; 0xf16 <__divsf3_pse+0x94>
     eb2:	91 50       	subi	r25, 0x01	; 1
     eb4:	50 40       	sbci	r21, 0x00	; 0
     eb6:	e6 95       	lsr	r30
     eb8:	00 1c       	adc	r0, r0
     eba:	ca f7       	brpl	.-14     	; 0xeae <__divsf3_pse+0x2c>
     ebc:	2b d0       	rcall	.+86     	; 0xf14 <__divsf3_pse+0x92>
     ebe:	fe 2f       	mov	r31, r30
     ec0:	29 d0       	rcall	.+82     	; 0xf14 <__divsf3_pse+0x92>
     ec2:	66 0f       	add	r22, r22
     ec4:	77 1f       	adc	r23, r23
     ec6:	88 1f       	adc	r24, r24
     ec8:	bb 1f       	adc	r27, r27
     eca:	26 17       	cp	r18, r22
     ecc:	37 07       	cpc	r19, r23
     ece:	48 07       	cpc	r20, r24
     ed0:	ab 07       	cpc	r26, r27
     ed2:	b0 e8       	ldi	r27, 0x80	; 128
     ed4:	09 f0       	breq	.+2      	; 0xed8 <__divsf3_pse+0x56>
     ed6:	bb 0b       	sbc	r27, r27
     ed8:	80 2d       	mov	r24, r0
     eda:	bf 01       	movw	r22, r30
     edc:	ff 27       	eor	r31, r31
     ede:	93 58       	subi	r25, 0x83	; 131
     ee0:	5f 4f       	sbci	r21, 0xFF	; 255
     ee2:	3a f0       	brmi	.+14     	; 0xef2 <__divsf3_pse+0x70>
     ee4:	9e 3f       	cpi	r25, 0xFE	; 254
     ee6:	51 05       	cpc	r21, r1
     ee8:	78 f0       	brcs	.+30     	; 0xf08 <__divsf3_pse+0x86>
     eea:	0c 94 2c 08 	jmp	0x1058	; 0x1058 <__fp_inf>
     eee:	0c 94 77 08 	jmp	0x10ee	; 0x10ee <__fp_szero>
     ef2:	5f 3f       	cpi	r21, 0xFF	; 255
     ef4:	e4 f3       	brlt	.-8      	; 0xeee <__divsf3_pse+0x6c>
     ef6:	98 3e       	cpi	r25, 0xE8	; 232
     ef8:	d4 f3       	brlt	.-12     	; 0xeee <__divsf3_pse+0x6c>
     efa:	86 95       	lsr	r24
     efc:	77 95       	ror	r23
     efe:	67 95       	ror	r22
     f00:	b7 95       	ror	r27
     f02:	f7 95       	ror	r31
     f04:	9f 5f       	subi	r25, 0xFF	; 255
     f06:	c9 f7       	brne	.-14     	; 0xefa <__divsf3_pse+0x78>
     f08:	88 0f       	add	r24, r24
     f0a:	91 1d       	adc	r25, r1
     f0c:	96 95       	lsr	r25
     f0e:	87 95       	ror	r24
     f10:	97 f9       	bld	r25, 7
     f12:	08 95       	ret
     f14:	e1 e0       	ldi	r30, 0x01	; 1
     f16:	66 0f       	add	r22, r22
     f18:	77 1f       	adc	r23, r23
     f1a:	88 1f       	adc	r24, r24
     f1c:	bb 1f       	adc	r27, r27
     f1e:	62 17       	cp	r22, r18
     f20:	73 07       	cpc	r23, r19
     f22:	84 07       	cpc	r24, r20
     f24:	ba 07       	cpc	r27, r26
     f26:	20 f0       	brcs	.+8      	; 0xf30 <__divsf3_pse+0xae>
     f28:	62 1b       	sub	r22, r18
     f2a:	73 0b       	sbc	r23, r19
     f2c:	84 0b       	sbc	r24, r20
     f2e:	ba 0b       	sbc	r27, r26
     f30:	ee 1f       	adc	r30, r30
     f32:	88 f7       	brcc	.-30     	; 0xf16 <__divsf3_pse+0x94>
     f34:	e0 95       	com	r30
     f36:	08 95       	ret

00000f38 <__fixunssfsi>:
     f38:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <__fp_splitA>
     f3c:	88 f0       	brcs	.+34     	; 0xf60 <__fixunssfsi+0x28>
     f3e:	9f 57       	subi	r25, 0x7F	; 127
     f40:	98 f0       	brcs	.+38     	; 0xf68 <__fixunssfsi+0x30>
     f42:	b9 2f       	mov	r27, r25
     f44:	99 27       	eor	r25, r25
     f46:	b7 51       	subi	r27, 0x17	; 23
     f48:	b0 f0       	brcs	.+44     	; 0xf76 <__fixunssfsi+0x3e>
     f4a:	e1 f0       	breq	.+56     	; 0xf84 <__fixunssfsi+0x4c>
     f4c:	66 0f       	add	r22, r22
     f4e:	77 1f       	adc	r23, r23
     f50:	88 1f       	adc	r24, r24
     f52:	99 1f       	adc	r25, r25
     f54:	1a f0       	brmi	.+6      	; 0xf5c <__fixunssfsi+0x24>
     f56:	ba 95       	dec	r27
     f58:	c9 f7       	brne	.-14     	; 0xf4c <__fixunssfsi+0x14>
     f5a:	14 c0       	rjmp	.+40     	; 0xf84 <__fixunssfsi+0x4c>
     f5c:	b1 30       	cpi	r27, 0x01	; 1
     f5e:	91 f0       	breq	.+36     	; 0xf84 <__fixunssfsi+0x4c>
     f60:	0e 94 76 08 	call	0x10ec	; 0x10ec <__fp_zero>
     f64:	b1 e0       	ldi	r27, 0x01	; 1
     f66:	08 95       	ret
     f68:	0c 94 76 08 	jmp	0x10ec	; 0x10ec <__fp_zero>
     f6c:	67 2f       	mov	r22, r23
     f6e:	78 2f       	mov	r23, r24
     f70:	88 27       	eor	r24, r24
     f72:	b8 5f       	subi	r27, 0xF8	; 248
     f74:	39 f0       	breq	.+14     	; 0xf84 <__fixunssfsi+0x4c>
     f76:	b9 3f       	cpi	r27, 0xF9	; 249
     f78:	cc f3       	brlt	.-14     	; 0xf6c <__fixunssfsi+0x34>
     f7a:	86 95       	lsr	r24
     f7c:	77 95       	ror	r23
     f7e:	67 95       	ror	r22
     f80:	b3 95       	inc	r27
     f82:	d9 f7       	brne	.-10     	; 0xf7a <__fixunssfsi+0x42>
     f84:	3e f4       	brtc	.+14     	; 0xf94 <__fixunssfsi+0x5c>
     f86:	90 95       	com	r25
     f88:	80 95       	com	r24
     f8a:	70 95       	com	r23
     f8c:	61 95       	neg	r22
     f8e:	7f 4f       	sbci	r23, 0xFF	; 255
     f90:	8f 4f       	sbci	r24, 0xFF	; 255
     f92:	9f 4f       	sbci	r25, 0xFF	; 255
     f94:	08 95       	ret

00000f96 <__floatunsisf>:
     f96:	e8 94       	clt
     f98:	09 c0       	rjmp	.+18     	; 0xfac <__floatsisf+0x12>

00000f9a <__floatsisf>:
     f9a:	97 fb       	bst	r25, 7
     f9c:	3e f4       	brtc	.+14     	; 0xfac <__floatsisf+0x12>
     f9e:	90 95       	com	r25
     fa0:	80 95       	com	r24
     fa2:	70 95       	com	r23
     fa4:	61 95       	neg	r22
     fa6:	7f 4f       	sbci	r23, 0xFF	; 255
     fa8:	8f 4f       	sbci	r24, 0xFF	; 255
     faa:	9f 4f       	sbci	r25, 0xFF	; 255
     fac:	99 23       	and	r25, r25
     fae:	a9 f0       	breq	.+42     	; 0xfda <__floatsisf+0x40>
     fb0:	f9 2f       	mov	r31, r25
     fb2:	96 e9       	ldi	r25, 0x96	; 150
     fb4:	bb 27       	eor	r27, r27
     fb6:	93 95       	inc	r25
     fb8:	f6 95       	lsr	r31
     fba:	87 95       	ror	r24
     fbc:	77 95       	ror	r23
     fbe:	67 95       	ror	r22
     fc0:	b7 95       	ror	r27
     fc2:	f1 11       	cpse	r31, r1
     fc4:	f8 cf       	rjmp	.-16     	; 0xfb6 <__floatsisf+0x1c>
     fc6:	fa f4       	brpl	.+62     	; 0x1006 <__floatsisf+0x6c>
     fc8:	bb 0f       	add	r27, r27
     fca:	11 f4       	brne	.+4      	; 0xfd0 <__floatsisf+0x36>
     fcc:	60 ff       	sbrs	r22, 0
     fce:	1b c0       	rjmp	.+54     	; 0x1006 <__floatsisf+0x6c>
     fd0:	6f 5f       	subi	r22, 0xFF	; 255
     fd2:	7f 4f       	sbci	r23, 0xFF	; 255
     fd4:	8f 4f       	sbci	r24, 0xFF	; 255
     fd6:	9f 4f       	sbci	r25, 0xFF	; 255
     fd8:	16 c0       	rjmp	.+44     	; 0x1006 <__floatsisf+0x6c>
     fda:	88 23       	and	r24, r24
     fdc:	11 f0       	breq	.+4      	; 0xfe2 <__floatsisf+0x48>
     fde:	96 e9       	ldi	r25, 0x96	; 150
     fe0:	11 c0       	rjmp	.+34     	; 0x1004 <__floatsisf+0x6a>
     fe2:	77 23       	and	r23, r23
     fe4:	21 f0       	breq	.+8      	; 0xfee <__floatsisf+0x54>
     fe6:	9e e8       	ldi	r25, 0x8E	; 142
     fe8:	87 2f       	mov	r24, r23
     fea:	76 2f       	mov	r23, r22
     fec:	05 c0       	rjmp	.+10     	; 0xff8 <__floatsisf+0x5e>
     fee:	66 23       	and	r22, r22
     ff0:	71 f0       	breq	.+28     	; 0x100e <__floatsisf+0x74>
     ff2:	96 e8       	ldi	r25, 0x86	; 134
     ff4:	86 2f       	mov	r24, r22
     ff6:	70 e0       	ldi	r23, 0x00	; 0
     ff8:	60 e0       	ldi	r22, 0x00	; 0
     ffa:	2a f0       	brmi	.+10     	; 0x1006 <__floatsisf+0x6c>
     ffc:	9a 95       	dec	r25
     ffe:	66 0f       	add	r22, r22
    1000:	77 1f       	adc	r23, r23
    1002:	88 1f       	adc	r24, r24
    1004:	da f7       	brpl	.-10     	; 0xffc <__floatsisf+0x62>
    1006:	88 0f       	add	r24, r24
    1008:	96 95       	lsr	r25
    100a:	87 95       	ror	r24
    100c:	97 f9       	bld	r25, 7
    100e:	08 95       	ret

00001010 <__fp_cmp>:
    1010:	99 0f       	add	r25, r25
    1012:	00 08       	sbc	r0, r0
    1014:	55 0f       	add	r21, r21
    1016:	aa 0b       	sbc	r26, r26
    1018:	e0 e8       	ldi	r30, 0x80	; 128
    101a:	fe ef       	ldi	r31, 0xFE	; 254
    101c:	16 16       	cp	r1, r22
    101e:	17 06       	cpc	r1, r23
    1020:	e8 07       	cpc	r30, r24
    1022:	f9 07       	cpc	r31, r25
    1024:	c0 f0       	brcs	.+48     	; 0x1056 <__fp_cmp+0x46>
    1026:	12 16       	cp	r1, r18
    1028:	13 06       	cpc	r1, r19
    102a:	e4 07       	cpc	r30, r20
    102c:	f5 07       	cpc	r31, r21
    102e:	98 f0       	brcs	.+38     	; 0x1056 <__fp_cmp+0x46>
    1030:	62 1b       	sub	r22, r18
    1032:	73 0b       	sbc	r23, r19
    1034:	84 0b       	sbc	r24, r20
    1036:	95 0b       	sbc	r25, r21
    1038:	39 f4       	brne	.+14     	; 0x1048 <__fp_cmp+0x38>
    103a:	0a 26       	eor	r0, r26
    103c:	61 f0       	breq	.+24     	; 0x1056 <__fp_cmp+0x46>
    103e:	23 2b       	or	r18, r19
    1040:	24 2b       	or	r18, r20
    1042:	25 2b       	or	r18, r21
    1044:	21 f4       	brne	.+8      	; 0x104e <__fp_cmp+0x3e>
    1046:	08 95       	ret
    1048:	0a 26       	eor	r0, r26
    104a:	09 f4       	brne	.+2      	; 0x104e <__fp_cmp+0x3e>
    104c:	a1 40       	sbci	r26, 0x01	; 1
    104e:	a6 95       	lsr	r26
    1050:	8f ef       	ldi	r24, 0xFF	; 255
    1052:	81 1d       	adc	r24, r1
    1054:	81 1d       	adc	r24, r1
    1056:	08 95       	ret

00001058 <__fp_inf>:
    1058:	97 f9       	bld	r25, 7
    105a:	9f 67       	ori	r25, 0x7F	; 127
    105c:	80 e8       	ldi	r24, 0x80	; 128
    105e:	70 e0       	ldi	r23, 0x00	; 0
    1060:	60 e0       	ldi	r22, 0x00	; 0
    1062:	08 95       	ret

00001064 <__fp_nan>:
    1064:	9f ef       	ldi	r25, 0xFF	; 255
    1066:	80 ec       	ldi	r24, 0xC0	; 192
    1068:	08 95       	ret

0000106a <__fp_pscA>:
    106a:	00 24       	eor	r0, r0
    106c:	0a 94       	dec	r0
    106e:	16 16       	cp	r1, r22
    1070:	17 06       	cpc	r1, r23
    1072:	18 06       	cpc	r1, r24
    1074:	09 06       	cpc	r0, r25
    1076:	08 95       	ret

00001078 <__fp_pscB>:
    1078:	00 24       	eor	r0, r0
    107a:	0a 94       	dec	r0
    107c:	12 16       	cp	r1, r18
    107e:	13 06       	cpc	r1, r19
    1080:	14 06       	cpc	r1, r20
    1082:	05 06       	cpc	r0, r21
    1084:	08 95       	ret

00001086 <__fp_round>:
    1086:	09 2e       	mov	r0, r25
    1088:	03 94       	inc	r0
    108a:	00 0c       	add	r0, r0
    108c:	11 f4       	brne	.+4      	; 0x1092 <__fp_round+0xc>
    108e:	88 23       	and	r24, r24
    1090:	52 f0       	brmi	.+20     	; 0x10a6 <__fp_round+0x20>
    1092:	bb 0f       	add	r27, r27
    1094:	40 f4       	brcc	.+16     	; 0x10a6 <__fp_round+0x20>
    1096:	bf 2b       	or	r27, r31
    1098:	11 f4       	brne	.+4      	; 0x109e <__fp_round+0x18>
    109a:	60 ff       	sbrs	r22, 0
    109c:	04 c0       	rjmp	.+8      	; 0x10a6 <__fp_round+0x20>
    109e:	6f 5f       	subi	r22, 0xFF	; 255
    10a0:	7f 4f       	sbci	r23, 0xFF	; 255
    10a2:	8f 4f       	sbci	r24, 0xFF	; 255
    10a4:	9f 4f       	sbci	r25, 0xFF	; 255
    10a6:	08 95       	ret

000010a8 <__fp_split3>:
    10a8:	57 fd       	sbrc	r21, 7
    10aa:	90 58       	subi	r25, 0x80	; 128
    10ac:	44 0f       	add	r20, r20
    10ae:	55 1f       	adc	r21, r21
    10b0:	59 f0       	breq	.+22     	; 0x10c8 <__fp_splitA+0x10>
    10b2:	5f 3f       	cpi	r21, 0xFF	; 255
    10b4:	71 f0       	breq	.+28     	; 0x10d2 <__fp_splitA+0x1a>
    10b6:	47 95       	ror	r20

000010b8 <__fp_splitA>:
    10b8:	88 0f       	add	r24, r24
    10ba:	97 fb       	bst	r25, 7
    10bc:	99 1f       	adc	r25, r25
    10be:	61 f0       	breq	.+24     	; 0x10d8 <__fp_splitA+0x20>
    10c0:	9f 3f       	cpi	r25, 0xFF	; 255
    10c2:	79 f0       	breq	.+30     	; 0x10e2 <__fp_splitA+0x2a>
    10c4:	87 95       	ror	r24
    10c6:	08 95       	ret
    10c8:	12 16       	cp	r1, r18
    10ca:	13 06       	cpc	r1, r19
    10cc:	14 06       	cpc	r1, r20
    10ce:	55 1f       	adc	r21, r21
    10d0:	f2 cf       	rjmp	.-28     	; 0x10b6 <__fp_split3+0xe>
    10d2:	46 95       	lsr	r20
    10d4:	f1 df       	rcall	.-30     	; 0x10b8 <__fp_splitA>
    10d6:	08 c0       	rjmp	.+16     	; 0x10e8 <__fp_splitA+0x30>
    10d8:	16 16       	cp	r1, r22
    10da:	17 06       	cpc	r1, r23
    10dc:	18 06       	cpc	r1, r24
    10de:	99 1f       	adc	r25, r25
    10e0:	f1 cf       	rjmp	.-30     	; 0x10c4 <__fp_splitA+0xc>
    10e2:	86 95       	lsr	r24
    10e4:	71 05       	cpc	r23, r1
    10e6:	61 05       	cpc	r22, r1
    10e8:	08 94       	sec
    10ea:	08 95       	ret

000010ec <__fp_zero>:
    10ec:	e8 94       	clt

000010ee <__fp_szero>:
    10ee:	bb 27       	eor	r27, r27
    10f0:	66 27       	eor	r22, r22
    10f2:	77 27       	eor	r23, r23
    10f4:	cb 01       	movw	r24, r22
    10f6:	97 f9       	bld	r25, 7
    10f8:	08 95       	ret

000010fa <__mulsf3>:
    10fa:	0e 94 90 08 	call	0x1120	; 0x1120 <__mulsf3x>
    10fe:	0c 94 43 08 	jmp	0x1086	; 0x1086 <__fp_round>
    1102:	0e 94 35 08 	call	0x106a	; 0x106a <__fp_pscA>
    1106:	38 f0       	brcs	.+14     	; 0x1116 <__mulsf3+0x1c>
    1108:	0e 94 3c 08 	call	0x1078	; 0x1078 <__fp_pscB>
    110c:	20 f0       	brcs	.+8      	; 0x1116 <__mulsf3+0x1c>
    110e:	95 23       	and	r25, r21
    1110:	11 f0       	breq	.+4      	; 0x1116 <__mulsf3+0x1c>
    1112:	0c 94 2c 08 	jmp	0x1058	; 0x1058 <__fp_inf>
    1116:	0c 94 32 08 	jmp	0x1064	; 0x1064 <__fp_nan>
    111a:	11 24       	eor	r1, r1
    111c:	0c 94 77 08 	jmp	0x10ee	; 0x10ee <__fp_szero>

00001120 <__mulsf3x>:
    1120:	0e 94 54 08 	call	0x10a8	; 0x10a8 <__fp_split3>
    1124:	70 f3       	brcs	.-36     	; 0x1102 <__mulsf3+0x8>

00001126 <__mulsf3_pse>:
    1126:	95 9f       	mul	r25, r21
    1128:	c1 f3       	breq	.-16     	; 0x111a <__mulsf3+0x20>
    112a:	95 0f       	add	r25, r21
    112c:	50 e0       	ldi	r21, 0x00	; 0
    112e:	55 1f       	adc	r21, r21
    1130:	62 9f       	mul	r22, r18
    1132:	f0 01       	movw	r30, r0
    1134:	72 9f       	mul	r23, r18
    1136:	bb 27       	eor	r27, r27
    1138:	f0 0d       	add	r31, r0
    113a:	b1 1d       	adc	r27, r1
    113c:	63 9f       	mul	r22, r19
    113e:	aa 27       	eor	r26, r26
    1140:	f0 0d       	add	r31, r0
    1142:	b1 1d       	adc	r27, r1
    1144:	aa 1f       	adc	r26, r26
    1146:	64 9f       	mul	r22, r20
    1148:	66 27       	eor	r22, r22
    114a:	b0 0d       	add	r27, r0
    114c:	a1 1d       	adc	r26, r1
    114e:	66 1f       	adc	r22, r22
    1150:	82 9f       	mul	r24, r18
    1152:	22 27       	eor	r18, r18
    1154:	b0 0d       	add	r27, r0
    1156:	a1 1d       	adc	r26, r1
    1158:	62 1f       	adc	r22, r18
    115a:	73 9f       	mul	r23, r19
    115c:	b0 0d       	add	r27, r0
    115e:	a1 1d       	adc	r26, r1
    1160:	62 1f       	adc	r22, r18
    1162:	83 9f       	mul	r24, r19
    1164:	a0 0d       	add	r26, r0
    1166:	61 1d       	adc	r22, r1
    1168:	22 1f       	adc	r18, r18
    116a:	74 9f       	mul	r23, r20
    116c:	33 27       	eor	r19, r19
    116e:	a0 0d       	add	r26, r0
    1170:	61 1d       	adc	r22, r1
    1172:	23 1f       	adc	r18, r19
    1174:	84 9f       	mul	r24, r20
    1176:	60 0d       	add	r22, r0
    1178:	21 1d       	adc	r18, r1
    117a:	82 2f       	mov	r24, r18
    117c:	76 2f       	mov	r23, r22
    117e:	6a 2f       	mov	r22, r26
    1180:	11 24       	eor	r1, r1
    1182:	9f 57       	subi	r25, 0x7F	; 127
    1184:	50 40       	sbci	r21, 0x00	; 0
    1186:	9a f0       	brmi	.+38     	; 0x11ae <__mulsf3_pse+0x88>
    1188:	f1 f0       	breq	.+60     	; 0x11c6 <__mulsf3_pse+0xa0>
    118a:	88 23       	and	r24, r24
    118c:	4a f0       	brmi	.+18     	; 0x11a0 <__mulsf3_pse+0x7a>
    118e:	ee 0f       	add	r30, r30
    1190:	ff 1f       	adc	r31, r31
    1192:	bb 1f       	adc	r27, r27
    1194:	66 1f       	adc	r22, r22
    1196:	77 1f       	adc	r23, r23
    1198:	88 1f       	adc	r24, r24
    119a:	91 50       	subi	r25, 0x01	; 1
    119c:	50 40       	sbci	r21, 0x00	; 0
    119e:	a9 f7       	brne	.-22     	; 0x118a <__mulsf3_pse+0x64>
    11a0:	9e 3f       	cpi	r25, 0xFE	; 254
    11a2:	51 05       	cpc	r21, r1
    11a4:	80 f0       	brcs	.+32     	; 0x11c6 <__mulsf3_pse+0xa0>
    11a6:	0c 94 2c 08 	jmp	0x1058	; 0x1058 <__fp_inf>
    11aa:	0c 94 77 08 	jmp	0x10ee	; 0x10ee <__fp_szero>
    11ae:	5f 3f       	cpi	r21, 0xFF	; 255
    11b0:	e4 f3       	brlt	.-8      	; 0x11aa <__mulsf3_pse+0x84>
    11b2:	98 3e       	cpi	r25, 0xE8	; 232
    11b4:	d4 f3       	brlt	.-12     	; 0x11aa <__mulsf3_pse+0x84>
    11b6:	86 95       	lsr	r24
    11b8:	77 95       	ror	r23
    11ba:	67 95       	ror	r22
    11bc:	b7 95       	ror	r27
    11be:	f7 95       	ror	r31
    11c0:	e7 95       	ror	r30
    11c2:	9f 5f       	subi	r25, 0xFF	; 255
    11c4:	c1 f7       	brne	.-16     	; 0x11b6 <__mulsf3_pse+0x90>
    11c6:	fe 2b       	or	r31, r30
    11c8:	88 0f       	add	r24, r24
    11ca:	91 1d       	adc	r25, r1
    11cc:	96 95       	lsr	r25
    11ce:	87 95       	ror	r24
    11d0:	97 f9       	bld	r25, 7
    11d2:	08 95       	ret
    11d4:	19 f4       	brne	.+6      	; 0x11dc <__mulsf3_pse+0xb6>
    11d6:	16 f4       	brtc	.+4      	; 0x11dc <__mulsf3_pse+0xb6>
    11d8:	0c 94 32 08 	jmp	0x1064	; 0x1064 <__fp_nan>
    11dc:	0c 94 30 09 	jmp	0x1260	; 0x1260 <__fp_mpack>

000011e0 <sqrt>:
    11e0:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <__fp_splitA>
    11e4:	b8 f3       	brcs	.-18     	; 0x11d4 <__mulsf3_pse+0xae>
    11e6:	99 23       	and	r25, r25
    11e8:	c9 f3       	breq	.-14     	; 0x11dc <__mulsf3_pse+0xb6>
    11ea:	b6 f3       	brts	.-20     	; 0x11d8 <__mulsf3_pse+0xb2>
    11ec:	9f 57       	subi	r25, 0x7F	; 127
    11ee:	55 0b       	sbc	r21, r21
    11f0:	87 ff       	sbrs	r24, 7
    11f2:	0e 94 3e 09 	call	0x127c	; 0x127c <__fp_norm2>
    11f6:	00 24       	eor	r0, r0
    11f8:	a0 e6       	ldi	r26, 0x60	; 96
    11fa:	40 ea       	ldi	r20, 0xA0	; 160
    11fc:	90 01       	movw	r18, r0
    11fe:	80 58       	subi	r24, 0x80	; 128
    1200:	56 95       	lsr	r21
    1202:	97 95       	ror	r25
    1204:	28 f4       	brcc	.+10     	; 0x1210 <sqrt+0x30>
    1206:	80 5c       	subi	r24, 0xC0	; 192
    1208:	66 0f       	add	r22, r22
    120a:	77 1f       	adc	r23, r23
    120c:	88 1f       	adc	r24, r24
    120e:	20 f0       	brcs	.+8      	; 0x1218 <sqrt+0x38>
    1210:	26 17       	cp	r18, r22
    1212:	37 07       	cpc	r19, r23
    1214:	48 07       	cpc	r20, r24
    1216:	30 f4       	brcc	.+12     	; 0x1224 <sqrt+0x44>
    1218:	62 1b       	sub	r22, r18
    121a:	73 0b       	sbc	r23, r19
    121c:	84 0b       	sbc	r24, r20
    121e:	20 29       	or	r18, r0
    1220:	31 29       	or	r19, r1
    1222:	4a 2b       	or	r20, r26
    1224:	a6 95       	lsr	r26
    1226:	17 94       	ror	r1
    1228:	07 94       	ror	r0
    122a:	20 25       	eor	r18, r0
    122c:	31 25       	eor	r19, r1
    122e:	4a 27       	eor	r20, r26
    1230:	58 f7       	brcc	.-42     	; 0x1208 <sqrt+0x28>
    1232:	66 0f       	add	r22, r22
    1234:	77 1f       	adc	r23, r23
    1236:	88 1f       	adc	r24, r24
    1238:	20 f0       	brcs	.+8      	; 0x1242 <sqrt+0x62>
    123a:	26 17       	cp	r18, r22
    123c:	37 07       	cpc	r19, r23
    123e:	48 07       	cpc	r20, r24
    1240:	30 f4       	brcc	.+12     	; 0x124e <sqrt+0x6e>
    1242:	62 0b       	sbc	r22, r18
    1244:	73 0b       	sbc	r23, r19
    1246:	84 0b       	sbc	r24, r20
    1248:	20 0d       	add	r18, r0
    124a:	31 1d       	adc	r19, r1
    124c:	41 1d       	adc	r20, r1
    124e:	a0 95       	com	r26
    1250:	81 f7       	brne	.-32     	; 0x1232 <sqrt+0x52>
    1252:	b9 01       	movw	r22, r18
    1254:	84 2f       	mov	r24, r20
    1256:	91 58       	subi	r25, 0x81	; 129
    1258:	88 0f       	add	r24, r24
    125a:	96 95       	lsr	r25
    125c:	87 95       	ror	r24
    125e:	08 95       	ret

00001260 <__fp_mpack>:
    1260:	9f 3f       	cpi	r25, 0xFF	; 255
    1262:	31 f0       	breq	.+12     	; 0x1270 <__fp_mpack_finite+0xc>

00001264 <__fp_mpack_finite>:
    1264:	91 50       	subi	r25, 0x01	; 1
    1266:	20 f4       	brcc	.+8      	; 0x1270 <__fp_mpack_finite+0xc>
    1268:	87 95       	ror	r24
    126a:	77 95       	ror	r23
    126c:	67 95       	ror	r22
    126e:	b7 95       	ror	r27
    1270:	88 0f       	add	r24, r24
    1272:	91 1d       	adc	r25, r1
    1274:	96 95       	lsr	r25
    1276:	87 95       	ror	r24
    1278:	97 f9       	bld	r25, 7
    127a:	08 95       	ret

0000127c <__fp_norm2>:
    127c:	91 50       	subi	r25, 0x01	; 1
    127e:	50 40       	sbci	r21, 0x00	; 0
    1280:	66 0f       	add	r22, r22
    1282:	77 1f       	adc	r23, r23
    1284:	88 1f       	adc	r24, r24
    1286:	d2 f7       	brpl	.-12     	; 0x127c <__fp_norm2>
    1288:	08 95       	ret

0000128a <__divmodhi4>:
    128a:	97 fb       	bst	r25, 7
    128c:	07 2e       	mov	r0, r23
    128e:	16 f4       	brtc	.+4      	; 0x1294 <__divmodhi4+0xa>
    1290:	00 94       	com	r0
    1292:	07 d0       	rcall	.+14     	; 0x12a2 <__divmodhi4_neg1>
    1294:	77 fd       	sbrc	r23, 7
    1296:	09 d0       	rcall	.+18     	; 0x12aa <__divmodhi4_neg2>
    1298:	0e 94 8a 09 	call	0x1314	; 0x1314 <__udivmodhi4>
    129c:	07 fc       	sbrc	r0, 7
    129e:	05 d0       	rcall	.+10     	; 0x12aa <__divmodhi4_neg2>
    12a0:	3e f4       	brtc	.+14     	; 0x12b0 <__divmodhi4_exit>

000012a2 <__divmodhi4_neg1>:
    12a2:	90 95       	com	r25
    12a4:	81 95       	neg	r24
    12a6:	9f 4f       	sbci	r25, 0xFF	; 255
    12a8:	08 95       	ret

000012aa <__divmodhi4_neg2>:
    12aa:	70 95       	com	r23
    12ac:	61 95       	neg	r22
    12ae:	7f 4f       	sbci	r23, 0xFF	; 255

000012b0 <__divmodhi4_exit>:
    12b0:	08 95       	ret

000012b2 <__udivmodsi4>:
    12b2:	a1 e2       	ldi	r26, 0x21	; 33
    12b4:	1a 2e       	mov	r1, r26
    12b6:	aa 1b       	sub	r26, r26
    12b8:	bb 1b       	sub	r27, r27
    12ba:	fd 01       	movw	r30, r26
    12bc:	0d c0       	rjmp	.+26     	; 0x12d8 <__udivmodsi4_ep>

000012be <__udivmodsi4_loop>:
    12be:	aa 1f       	adc	r26, r26
    12c0:	bb 1f       	adc	r27, r27
    12c2:	ee 1f       	adc	r30, r30
    12c4:	ff 1f       	adc	r31, r31
    12c6:	a2 17       	cp	r26, r18
    12c8:	b3 07       	cpc	r27, r19
    12ca:	e4 07       	cpc	r30, r20
    12cc:	f5 07       	cpc	r31, r21
    12ce:	20 f0       	brcs	.+8      	; 0x12d8 <__udivmodsi4_ep>
    12d0:	a2 1b       	sub	r26, r18
    12d2:	b3 0b       	sbc	r27, r19
    12d4:	e4 0b       	sbc	r30, r20
    12d6:	f5 0b       	sbc	r31, r21

000012d8 <__udivmodsi4_ep>:
    12d8:	66 1f       	adc	r22, r22
    12da:	77 1f       	adc	r23, r23
    12dc:	88 1f       	adc	r24, r24
    12de:	99 1f       	adc	r25, r25
    12e0:	1a 94       	dec	r1
    12e2:	69 f7       	brne	.-38     	; 0x12be <__udivmodsi4_loop>
    12e4:	60 95       	com	r22
    12e6:	70 95       	com	r23
    12e8:	80 95       	com	r24
    12ea:	90 95       	com	r25
    12ec:	9b 01       	movw	r18, r22
    12ee:	ac 01       	movw	r20, r24
    12f0:	bd 01       	movw	r22, r26
    12f2:	cf 01       	movw	r24, r30
    12f4:	08 95       	ret

000012f6 <__umulhisi3>:
    12f6:	a2 9f       	mul	r26, r18
    12f8:	b0 01       	movw	r22, r0
    12fa:	b3 9f       	mul	r27, r19
    12fc:	c0 01       	movw	r24, r0
    12fe:	a3 9f       	mul	r26, r19
    1300:	70 0d       	add	r23, r0
    1302:	81 1d       	adc	r24, r1
    1304:	11 24       	eor	r1, r1
    1306:	91 1d       	adc	r25, r1
    1308:	b2 9f       	mul	r27, r18
    130a:	70 0d       	add	r23, r0
    130c:	81 1d       	adc	r24, r1
    130e:	11 24       	eor	r1, r1
    1310:	91 1d       	adc	r25, r1
    1312:	08 95       	ret

00001314 <__udivmodhi4>:
    1314:	aa 1b       	sub	r26, r26
    1316:	bb 1b       	sub	r27, r27
    1318:	51 e1       	ldi	r21, 0x11	; 17
    131a:	07 c0       	rjmp	.+14     	; 0x132a <__udivmodhi4_ep>

0000131c <__udivmodhi4_loop>:
    131c:	aa 1f       	adc	r26, r26
    131e:	bb 1f       	adc	r27, r27
    1320:	a6 17       	cp	r26, r22
    1322:	b7 07       	cpc	r27, r23
    1324:	10 f0       	brcs	.+4      	; 0x132a <__udivmodhi4_ep>
    1326:	a6 1b       	sub	r26, r22
    1328:	b7 0b       	sbc	r27, r23

0000132a <__udivmodhi4_ep>:
    132a:	88 1f       	adc	r24, r24
    132c:	99 1f       	adc	r25, r25
    132e:	5a 95       	dec	r21
    1330:	a9 f7       	brne	.-22     	; 0x131c <__udivmodhi4_loop>
    1332:	80 95       	com	r24
    1334:	90 95       	com	r25
    1336:	bc 01       	movw	r22, r24
    1338:	cd 01       	movw	r24, r26
    133a:	08 95       	ret

0000133c <_exit>:
    133c:	f8 94       	cli

0000133e <__stop_program>:
    133e:	ff cf       	rjmp	.-2      	; 0x133e <__stop_program>
