m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Modeltech_pe_edu_10.4a/examples
vexample_and_gate
!s110 1596248008
!i10b 1
!s100 c2zmRZo]BS4h1Q6Qo2J[V1
Ih7f?LeTa_S3A0B=>78]g70
VDg1SIo80bB@j0V0VzS_@n1
dC:/Users/Owner/Desktop/verilog/VerilogPractice/AND_gate
w1596247962
8C:/Users/Owner/Desktop/verilog/VerilogPractice/AND_gate/and_gate.v
FC:/Users/Owner/Desktop/verilog/VerilogPractice/AND_gate/and_gate.v
L0 4
OP;L;10.4a;61
r1
!s85 0
31
!s108 1596248008.000000
!s107 C:/Users/Owner/Desktop/verilog/VerilogPractice/AND_gate/and_gate.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Owner/Desktop/verilog/VerilogPractice/AND_gate/and_gate.v|
!s101 -O0
!i113 1
o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
