<def f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='54' ll='69'/>
<use f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='66' c='_ZNK4llvm18SubtargetSubTypeKVltERKS0_'/>
<use f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='80'/>
<use f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='97' c='_ZN4llvm15MCSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWriteProcR12513116'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='63' c='_ZN4llvm19TargetSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWriteP12219875'/>
<size>80</size>
<doc f='llvm/llvm/include/llvm/MC/MCSubtargetInfo.h' l='51'>//===----------------------------------------------------------------------===//

/// Used to provide key value pairs for feature and CPU bit flags.</doc>
<mbr r='llvm::SubtargetSubTypeKV::Key' o='0' t='const char *'/>
<mbr r='llvm::SubtargetSubTypeKV::Implies' o='64' t='llvm::FeatureBitArray'/>
<mbr r='llvm::SubtargetSubTypeKV::TuneImplies' o='320' t='llvm::FeatureBitArray'/>
<mbr r='llvm::SubtargetSubTypeKV::SchedModel' o='576' t='const llvm::MCSchedModel *'/>
<fun r='_ZNK4llvm18SubtargetSubTypeKVltENS_9StringRefE'/>
<fun r='_ZNK4llvm18SubtargetSubTypeKVltERKS0_'/>
<use f='llvm/llvm/lib/CodeGen/TargetSubtargetInfo.cpp' l='19' c='_ZN4llvm19TargetSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWriteP12219875'/>
<size>80</size>
<use f='llvm/llvm/lib/MC/MCSubtargetInfo.cpp' l='96' c='_ZL4HelpN4llvm8ArrayRefINS_18SubtargetSubTypeKVEEENS0_INS_18SubtargetFeatureKVEEE'/>
<use f='llvm/llvm/lib/MC/MCSubtargetInfo.cpp' l='129' c='_ZL7cpuHelpN4llvm8ArrayRefINS_18SubtargetSubTypeKVEEE'/>
<use f='llvm/llvm/lib/MC/MCSubtargetInfo.cpp' l='151' c='_ZL11getFeaturesN4llvm9StringRefES0_S0_NS_8ArrayRefINS_18SubtargetSubTypeKVEEENS1_INS_18SubtargetFeatureKVEEE'/>
<use f='llvm/llvm/lib/MC/MCSubtargetInfo.cpp' l='169' c='_ZL11getFeaturesN4llvm9StringRefES0_S0_NS_8ArrayRefINS_18SubtargetSubTypeKVEEENS1_INS_18SubtargetFeatureKVEEE'/>
<use f='llvm/llvm/lib/MC/MCSubtargetInfo.cpp' l='182' c='_ZL11getFeaturesN4llvm9StringRefES0_S0_NS_8ArrayRefINS_18SubtargetSubTypeKVEEENS1_INS_18SubtargetFeatureKVEEE'/>
<use f='llvm/llvm/lib/MC/MCSubtargetInfo.cpp' l='224' c='_ZN4llvm15MCSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWriteProcR12513116'/>
<use f='llvm/llvm/lib/MC/MCSubtargetInfo.cpp' l='311' c='_ZNK4llvm15MCSubtargetInfo19getSchedModelForCPUENS_9StringRefE'/>
<size>80</size>
<use f='llvm/build/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc' l='133'/>
<use f='llvm/build/lib/Target/NVPTX/NVPTXGenSubtargetInfo.inc' l='164' c='_ZN4llvm23NVPTXGenMCSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_S4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWr1826414'/>
<size>80</size>
