<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\GOWIN\Project\loongxin3\impl\gwsynthesis\1C102.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\GOWIN\Project\loongxin3\src\hw\constraints\102.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>H:\GOWIN\Project\loongxin3\src\1C102.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jul 25 18:07:40 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>26412</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>16864</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>321</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>2006</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>391</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK_50M</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK50M </td>
</tr>
<tr>
<td>TCK</td>
<td>Base</td>
<td>1000.000</td>
<td>1.000
<td>0.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td>LJTAG_TCK </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>A_cpu/gpio1/n4_3</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_s0/F </td>
</tr>
<tr>
<td>A_cpu/pwm1/n101_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_s2/F </td>
</tr>
<tr>
<td>A_cpu/hept1/re</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_cpu/hept1/re_s4/F </td>
</tr>
<tr>
<td>A_cpu/uart1/n60_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_s2/F </td>
</tr>
<tr>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>31.250</td>
<td>32.000
<td>0.000</td>
<td>15.625</td>
<td>CLK50M_ibuf/I</td>
<td>CLK_50M</td>
<td>pll/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>pllx/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>7.619</td>
<td>131.250
<td>0.000</td>
<td>3.810</td>
<td>CLK50M_ibuf/I</td>
<td>CLK_50M</td>
<td>pllx/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>TCK</td>
<td>1.000(MHz)</td>
<td>72.437(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>41.118(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>32.000(MHz)</td>
<td style="color: #FF0000;" class = "error">24.317(MHz)</td>
<td>26</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of CLK_50M!</h4>
<h4>No timing paths to get frequency of A_cpu/gpio1/n4_3!</h4>
<h4>No timing paths to get frequency of A_cpu/pwm1/n101_6!</h4>
<h4>No timing paths to get frequency of A_cpu/hept1/re!</h4>
<h4>No timing paths to get frequency of A_cpu/uart1/n60_6!</h4>
<h4>No timing paths to get frequency of pllx/PLL_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK_50M</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK_50M</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TCK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>TCK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/gpio1/n4_3</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/gpio1/n4_3</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/pwm1/n101_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/pwm1/n101_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/hept1/re</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/hept1/re</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/uart1/n60_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>A_cpu/uart1/n60_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>-7482.472</td>
<td>1550</td>
</tr>
<tr>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pllx/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pllx/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-12.661</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_11_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.286</td>
<td>11.526</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-12.608</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_27_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.448</td>
<td>11.311</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-12.370</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_0_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.302</td>
<td>11.219</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-12.281</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_12_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.295</td>
<td>11.137</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-12.142</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_19_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.448</td>
<td>10.845</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-12.124</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_10_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.299</td>
<td>10.976</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-12.072</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_23_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.286</td>
<td>10.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-12.070</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_1_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.448</td>
<td>10.774</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-12.041</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_7_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.346</td>
<td>10.846</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-12.017</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_2_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.429</td>
<td>10.739</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-12.014</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_29_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.429</td>
<td>10.736</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-12.004</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_17_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.356</td>
<td>10.800</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-11.987</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_5_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.440</td>
<td>10.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-11.952</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_13_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.289</td>
<td>10.814</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-11.917</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_4_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.295</td>
<td>10.774</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-11.817</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_31_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.284</td>
<td>10.685</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-11.814</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_21_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.356</td>
<td>10.610</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-11.769</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_26_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.284</td>
<td>10.636</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-11.685</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_16_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.299</td>
<td>10.538</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-11.682</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_25_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.060</td>
<td>10.774</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-11.646</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_8_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.299</td>
<td>10.499</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-11.645</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_22_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.295</td>
<td>10.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-11.553</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_24_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.286</td>
<td>10.419</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-11.537</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_18_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.295</td>
<td>10.394</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-11.519</td>
<td>A_cpu/A_axi2apb/W_R_s0/Q</td>
<td>A_cpu/gpio1/rdata_9_s1/D</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
<td>1.250</td>
<td>2.284</td>
<td>10.386</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.987</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
<td>TCK:[F]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.927</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.169</td>
<td>A_cpu/uart1/regs_n_15_s1/I3</td>
<td>A_cpu/uart1/regs_q_11_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.606</td>
<td>2.403</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.074</td>
<td>A_cpu/uart1/regs_n_31_s1/I2</td>
<td>A_cpu/uart1/regs_q_30_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.601</td>
<td>2.493</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.058</td>
<td>A_cpu/uart1/regs_n_71_s3/I3</td>
<td>A_cpu/uart1/regs_q_64_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.600</td>
<td>2.508</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.058</td>
<td>A_cpu/uart1/regs_n_71_s3/I3</td>
<td>A_cpu/uart1/regs_q_65_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.600</td>
<td>2.508</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.058</td>
<td>A_cpu/uart1/regs_n_71_s3/I3</td>
<td>A_cpu/uart1/regs_q_67_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.600</td>
<td>2.508</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.058</td>
<td>A_cpu/uart1/regs_n_71_s3/I3</td>
<td>A_cpu/uart1/regs_q_71_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.600</td>
<td>2.508</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.058</td>
<td>A_cpu/uart1/regs_n_15_s1/I3</td>
<td>A_cpu/uart1/regs_q_9_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.610</td>
<td>2.518</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.058</td>
<td>A_cpu/uart1/regs_n_15_s1/I3</td>
<td>A_cpu/uart1/regs_q_14_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.610</td>
<td>2.518</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.055</td>
<td>A_cpu/uart1/regs_n_79_s1/I3</td>
<td>A_cpu/uart1/regs_q_74_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.596</td>
<td>2.507</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.055</td>
<td>A_cpu/uart1/regs_n_79_s1/I3</td>
<td>A_cpu/uart1/regs_q_75_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.596</td>
<td>2.507</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.055</td>
<td>A_cpu/uart1/regs_n_79_s1/I3</td>
<td>A_cpu/uart1/regs_q_76_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.596</td>
<td>2.507</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.055</td>
<td>A_cpu/uart1/regs_n_79_s1/I3</td>
<td>A_cpu/uart1/regs_q_77_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.596</td>
<td>2.507</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.055</td>
<td>A_cpu/uart1/regs_n_79_s1/I3</td>
<td>A_cpu/uart1/regs_q_78_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.596</td>
<td>2.507</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.055</td>
<td>A_cpu/uart1/regs_n_79_s1/I3</td>
<td>A_cpu/uart1/regs_q_79_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.596</td>
<td>2.507</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.980</td>
<td>A_cpu/uart1/regs_n_31_s1/I2</td>
<td>A_cpu/uart1/regs_q_31_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.603</td>
<td>2.589</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.975</td>
<td>A_cpu/uart1/regs_n_15_s1/I3</td>
<td>A_cpu/uart1/regs_q_12_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.605</td>
<td>2.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.973</td>
<td>A_cpu/uart1/regs_n_15_s1/I3</td>
<td>A_cpu/uart1/regs_q_15_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.603</td>
<td>2.595</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.969</td>
<td>A_cpu/uart1/regs_n_71_s3/I3</td>
<td>A_cpu/uart1/regs_q_66_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.604</td>
<td>2.601</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.969</td>
<td>A_cpu/uart1/regs_n_71_s3/I3</td>
<td>A_cpu/uart1/regs_q_69_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.604</td>
<td>2.601</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.960</td>
<td>A_cpu/uart1/regs_n_79_s1/I3</td>
<td>A_cpu/uart1/regs_q_72_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.591</td>
<td>2.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.960</td>
<td>A_cpu/uart1/regs_n_79_s1/I3</td>
<td>A_cpu/uart1/regs_q_73_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.591</td>
<td>2.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.958</td>
<td>A_cpu/uart1/regs_n_15_s1/I3</td>
<td>A_cpu/uart1/regs_q_8_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.611</td>
<td>2.618</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.952</td>
<td>A_cpu/uart1/regs_n_71_s3/I3</td>
<td>A_cpu/uart1/regs_q_68_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.599</td>
<td>2.613</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.952</td>
<td>A_cpu/uart1/regs_n_71_s3/I3</td>
<td>A_cpu/uart1/regs_q_70_s0/CE</td>
<td>A_cpu/uart1/n60_6:[R]</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-4.599</td>
<td>2.613</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-9.906</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_24_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.341</td>
<td>8.432</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.906</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_27_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.341</td>
<td>8.432</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-9.476</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_30_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.347</td>
<td>7.996</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-9.390</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_4_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.359</td>
<td>7.899</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-9.390</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_8_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.359</td>
<td>7.899</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-9.381</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_1_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.350</td>
<td>7.899</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-9.152</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_0_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.368</td>
<td>7.651</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-9.152</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_17_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.368</td>
<td>7.651</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-9.118</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_5_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.332</td>
<td>7.654</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-9.105</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_22_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.347</td>
<td>7.625</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-9.099</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_3_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.341</td>
<td>7.625</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-9.099</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_11_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.341</td>
<td>7.625</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-9.090</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_16_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.341</td>
<td>7.616</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-9.090</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_26_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.341</td>
<td>7.616</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-8.932</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_6_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.338</td>
<td>7.461</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-8.898</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_2_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.351</td>
<td>7.415</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-8.898</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_10_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.351</td>
<td>7.415</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-8.898</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_13_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.351</td>
<td>7.415</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-8.708</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_12_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.353</td>
<td>7.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-8.708</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_25_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.353</td>
<td>7.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-8.708</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_29_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.353</td>
<td>7.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-8.702</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_7_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.347</td>
<td>7.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-8.702</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_21_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.347</td>
<td>7.223</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-8.531</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_19_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.341</td>
<td>7.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-8.522</td>
<td>A_cpu/A_axi2apb/addr_29_s0/Q</td>
<td>A_cpu/pwm1/rdata_20_s1/CLEAR</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
<td>1.250</td>
<td>2.332</td>
<td>7.058</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.785</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_6_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.725</td>
</tr>
<tr>
<td>2</td>
<td>1.785</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_7_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.725</td>
</tr>
<tr>
<td>3</td>
<td>1.785</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_8_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.725</td>
</tr>
<tr>
<td>4</td>
<td>1.785</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_9_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.725</td>
</tr>
<tr>
<td>5</td>
<td>1.785</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_10_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.725</td>
</tr>
<tr>
<td>6</td>
<td>1.785</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_11_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.725</td>
</tr>
<tr>
<td>7</td>
<td>1.785</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_12_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>1.725</td>
</tr>
<tr>
<td>8</td>
<td>1.787</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_27_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.725</td>
</tr>
<tr>
<td>9</td>
<td>1.787</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_28_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.725</td>
</tr>
<tr>
<td>10</td>
<td>1.787</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_29_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.725</td>
</tr>
<tr>
<td>11</td>
<td>1.787</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_30_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.725</td>
</tr>
<tr>
<td>12</td>
<td>1.787</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_31_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>1.725</td>
</tr>
<tr>
<td>13</td>
<td>1.794</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.741</td>
</tr>
<tr>
<td>14</td>
<td>1.794</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/pracc_enable_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.741</td>
</tr>
<tr>
<td>15</td>
<td>1.794</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_0_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.741</td>
</tr>
<tr>
<td>16</td>
<td>1.794</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_1_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.741</td>
</tr>
<tr>
<td>17</td>
<td>1.794</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>1.741</td>
</tr>
<tr>
<td>18</td>
<td>1.798</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_20_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.741</td>
</tr>
<tr>
<td>19</td>
<td>1.798</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_21_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.741</td>
</tr>
<tr>
<td>20</td>
<td>1.798</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_22_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.741</td>
</tr>
<tr>
<td>21</td>
<td>1.798</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_23_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.741</td>
</tr>
<tr>
<td>22</td>
<td>1.798</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_24_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.741</td>
</tr>
<tr>
<td>23</td>
<td>1.798</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_25_s1/PRESET</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.741</td>
</tr>
<tr>
<td>24</td>
<td>1.798</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_26_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>1.741</td>
</tr>
<tr>
<td>25</td>
<td>1.845</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_28_s1/CLEAR</td>
<td>TCK:[R]</td>
<td>TCK:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>1.789</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.462</td>
<td>1.712</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>pllx/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/CAU_inst/adc_inst/SSD_ADC/delta_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.601</td>
<td>1.851</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>pllx/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/CAU_inst/adc_inst/SSD_ADC/delta_s0</td>
</tr>
<tr>
<td>3</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_2</td>
</tr>
<tr>
<td>4</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_9</td>
</tr>
<tr>
<td>5</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_10</td>
</tr>
<tr>
<td>6</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_21</td>
</tr>
<tr>
<td>7</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_22</td>
</tr>
<tr>
<td>8</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_23</td>
</tr>
<tr>
<td>9</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_1</td>
</tr>
<tr>
<td>10</td>
<td>12.601</td>
<td>13.601</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_30</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.661</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>112.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>110.828</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C149[1][B]</td>
<td>A_cpu/gpio1/n611_s11/I3</td>
</tr>
<tr>
<td>111.336</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C149[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n611_s11/F</td>
</tr>
<tr>
<td>111.508</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C149[1][A]</td>
<td>A_cpu/gpio1/n611_s9/I3</td>
</tr>
<tr>
<td>112.076</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C149[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n611_s9/F</td>
</tr>
<tr>
<td>112.076</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C149[1][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.514</td>
<td>4.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C149[1][A]</td>
<td>A_cpu/gpio1/rdata_11_s1/G</td>
</tr>
<tr>
<td>99.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_11_s1</td>
</tr>
<tr>
<td>99.415</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C149[1][A]</td>
<td>A_cpu/gpio1/rdata_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.066, 26.602%; route: 8.078, 70.079%; tC2Q: 0.382, 3.319%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.514, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.608</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.253</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>110.828</td>
<td>1.398</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C148[3][A]</td>
<td>A_cpu/gpio1/n595_s11/I3</td>
</tr>
<tr>
<td>111.147</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R53C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n595_s11/F</td>
</tr>
<tr>
<td>111.353</td>
<td>0.206</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C148[1][B]</td>
<td>A_cpu/gpio1/n595_s9/I3</td>
</tr>
<tr>
<td>111.861</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R51C148[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n595_s9/F</td>
</tr>
<tr>
<td>111.861</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C148[1][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_27_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.352</td>
<td>4.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C148[1][B]</td>
<td>A_cpu/gpio1/rdata_27_s1/G</td>
</tr>
<tr>
<td>99.317</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_27_s1</td>
</tr>
<tr>
<td>99.253</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C148[1][B]</td>
<td>A_cpu/gpio1/rdata_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.448</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.817, 24.909%; route: 8.111, 71.710%; tC2Q: 0.382, 3.382%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.352, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.370</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.398</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>110.679</td>
<td>1.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C149[2][B]</td>
<td>A_cpu/gpio1/n622_s11/I3</td>
</tr>
<tr>
<td>111.187</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C149[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n622_s11/F</td>
</tr>
<tr>
<td>111.189</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C149[0][A]</td>
<td>A_cpu/gpio1/n622_s9/I3</td>
</tr>
<tr>
<td>111.768</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C149[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n622_s9/F</td>
</tr>
<tr>
<td>111.768</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C149[0][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.497</td>
<td>4.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C149[0][A]</td>
<td>A_cpu/gpio1/rdata_0_s1/G</td>
</tr>
<tr>
<td>99.462</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_0_s1</td>
</tr>
<tr>
<td>99.398</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C149[0][A]</td>
<td>A_cpu/gpio1/rdata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.302</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.077, 27.432%; route: 7.759, 69.159%; tC2Q: 0.382, 3.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.497, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.614</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C149[1][B]</td>
<td>A_cpu/gpio1/n1007_s1/I2</td>
</tr>
<tr>
<td>109.182</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R49C149[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1007_s1/F</td>
</tr>
<tr>
<td>110.368</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C152[1][A]</td>
<td>A_cpu/gpio1/n610_s11/I3</td>
</tr>
<tr>
<td>110.936</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C152[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n610_s11/F</td>
</tr>
<tr>
<td>111.108</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C151[0][B]</td>
<td>A_cpu/gpio1/n610_s9/I3</td>
</tr>
<tr>
<td>111.687</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C151[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n610_s9/F</td>
</tr>
<tr>
<td>111.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C151[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.504</td>
<td>4.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C151[0][B]</td>
<td>A_cpu/gpio1/rdata_12_s1/G</td>
</tr>
<tr>
<td>99.469</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_12_s1</td>
</tr>
<tr>
<td>99.406</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C151[0][B]</td>
<td>A_cpu/gpio1/rdata_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.295</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.158, 28.350%; route: 7.598, 68.215%; tC2Q: 0.382, 3.434%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.504, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.253</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.614</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C149[1][B]</td>
<td>A_cpu/gpio1/n1007_s1/I2</td>
</tr>
<tr>
<td>109.182</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R49C149[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1007_s1/F</td>
</tr>
<tr>
<td>110.217</td>
<td>1.035</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C153[2][B]</td>
<td>A_cpu/gpio1/n603_s12/I3</td>
</tr>
<tr>
<td>110.724</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C153[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n603_s12/F</td>
</tr>
<tr>
<td>111.106</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C152[2][A]</td>
<td>A_cpu/gpio1/n603_s9/I2</td>
</tr>
<tr>
<td>111.394</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C152[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n603_s9/F</td>
</tr>
<tr>
<td>111.394</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C152[2][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.352</td>
<td>4.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C152[2][A]</td>
<td>A_cpu/gpio1/rdata_19_s1/G</td>
</tr>
<tr>
<td>99.317</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_19_s1</td>
</tr>
<tr>
<td>99.253</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C152[2][A]</td>
<td>A_cpu/gpio1/rdata_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.448</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.807, 25.888%; route: 7.655, 70.586%; tC2Q: 0.382, 3.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.352, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.526</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>110.468</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C149[3][A]</td>
<td>A_cpu/gpio1/n612_s11/I3</td>
</tr>
<tr>
<td>111.016</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C149[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n612_s11/F</td>
</tr>
<tr>
<td>111.018</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C149[0][B]</td>
<td>A_cpu/gpio1/n612_s9/I3</td>
</tr>
<tr>
<td>111.526</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C149[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n612_s9/F</td>
</tr>
<tr>
<td>111.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C149[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.501</td>
<td>4.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C149[0][B]</td>
<td>A_cpu/gpio1/rdata_10_s1/G</td>
</tr>
<tr>
<td>99.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_10_s1</td>
</tr>
<tr>
<td>99.402</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C149[0][B]</td>
<td>A_cpu/gpio1/rdata_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.299</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.046, 27.753%; route: 7.548, 68.762%; tC2Q: 0.382, 3.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.501, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>110.458</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C149[0][B]</td>
<td>A_cpu/gpio1/n599_s11/I3</td>
</tr>
<tr>
<td>111.026</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C149[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n599_s11/F</td>
</tr>
<tr>
<td>111.198</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C149[1][B]</td>
<td>A_cpu/gpio1/n599_s9/I3</td>
</tr>
<tr>
<td>111.487</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C149[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n599_s9/F</td>
</tr>
<tr>
<td>111.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C149[1][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_23_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.514</td>
<td>4.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C149[1][B]</td>
<td>A_cpu/gpio1/rdata_23_s1/G</td>
</tr>
<tr>
<td>99.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_23_s1</td>
</tr>
<tr>
<td>99.415</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C149[1][B]</td>
<td>A_cpu/gpio1/rdata_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.848, 26.034%; route: 7.708, 70.469%; tC2Q: 0.382, 3.497%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.514, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.070</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.253</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>110.194</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C152[3][B]</td>
<td>A_cpu/gpio1/n621_s10/I1</td>
</tr>
<tr>
<td>110.742</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C152[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n621_s10/F</td>
</tr>
<tr>
<td>110.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C152[2][B]</td>
<td>A_cpu/gpio1/n621_s9/I2</td>
</tr>
<tr>
<td>111.323</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C152[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n621_s9/F</td>
</tr>
<tr>
<td>111.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C152[2][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.352</td>
<td>4.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C152[2][B]</td>
<td>A_cpu/gpio1/rdata_1_s1/G</td>
</tr>
<tr>
<td>99.317</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_1_s1</td>
</tr>
<tr>
<td>99.253</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C152[2][B]</td>
<td>A_cpu/gpio1/rdata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.448</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.118, 28.936%; route: 7.274, 67.514%; tC2Q: 0.382, 3.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.352, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.354</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>110.247</td>
<td>0.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C148[2][B]</td>
<td>A_cpu/gpio1/n615_s10/I3</td>
</tr>
<tr>
<td>110.814</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C148[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n615_s10/F</td>
</tr>
<tr>
<td>110.817</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C148[1][A]</td>
<td>A_cpu/gpio1/n615_s9/I2</td>
</tr>
<tr>
<td>111.396</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C148[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n615_s9/F</td>
</tr>
<tr>
<td>111.396</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.453</td>
<td>4.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C148[1][A]</td>
<td>A_cpu/gpio1/rdata_7_s1/G</td>
</tr>
<tr>
<td>99.418</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_7_s1</td>
</tr>
<tr>
<td>99.354</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C148[1][A]</td>
<td>A_cpu/gpio1/rdata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.346</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.138, 28.927%; route: 7.326, 67.546%; tC2Q: 0.382, 3.527%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.453, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>109.981</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C152[0][B]</td>
<td>A_cpu/gpio1/n620_s10/I3</td>
</tr>
<tr>
<td>110.548</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C152[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n620_s10/F</td>
</tr>
<tr>
<td>110.721</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C152[0][B]</td>
<td>A_cpu/gpio1/n620_s9/I2</td>
</tr>
<tr>
<td>111.288</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C152[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n620_s9/F</td>
</tr>
<tr>
<td>111.288</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C152[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.370</td>
<td>4.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C152[0][B]</td>
<td>A_cpu/gpio1/rdata_2_s1/G</td>
</tr>
<tr>
<td>99.335</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_2_s1</td>
</tr>
<tr>
<td>99.272</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C152[0][B]</td>
<td>A_cpu/gpio1/rdata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.429</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.126, 29.112%; route: 7.230, 67.326%; tC2Q: 0.382, 3.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.370, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>109.829</td>
<td>0.399</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C150[0][B]</td>
<td>A_cpu/gpio1/n593_s11/I3</td>
</tr>
<tr>
<td>110.397</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C150[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n593_s11/F</td>
</tr>
<tr>
<td>110.778</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C148[2][A]</td>
<td>A_cpu/gpio1/n593_s9/I3</td>
</tr>
<tr>
<td>111.286</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C148[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n593_s9/F</td>
</tr>
<tr>
<td>111.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_29_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.370</td>
<td>4.370</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C148[2][A]</td>
<td>A_cpu/gpio1/rdata_29_s1/G</td>
</tr>
<tr>
<td>99.335</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_29_s1</td>
</tr>
<tr>
<td>99.272</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C148[2][A]</td>
<td>A_cpu/gpio1/rdata_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.429</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.066, 28.560%; route: 7.287, 67.878%; tC2Q: 0.382, 3.563%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.370, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-12.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.349</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.345</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>110.189</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C153[2][B]</td>
<td>A_cpu/gpio1/n605_s10/I1</td>
</tr>
<tr>
<td>110.768</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C153[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n605_s10/F</td>
</tr>
<tr>
<td>110.771</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C153[1][A]</td>
<td>A_cpu/gpio1/n605_s9/I2</td>
</tr>
<tr>
<td>111.349</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C153[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n605_s9/F</td>
</tr>
<tr>
<td>111.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C153[1][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.444</td>
<td>4.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C153[1][A]</td>
<td>A_cpu/gpio1/rdata_17_s1/G</td>
</tr>
<tr>
<td>99.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_17_s1</td>
</tr>
<tr>
<td>99.345</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C153[1][A]</td>
<td>A_cpu/gpio1/rdata_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.356</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.149, 29.155%; route: 7.269, 67.303%; tC2Q: 0.382, 3.542%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.444, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.614</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C149[1][B]</td>
<td>A_cpu/gpio1/n1007_s1/I2</td>
</tr>
<tr>
<td>109.182</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R49C149[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1007_s1/F</td>
</tr>
<tr>
<td>110.209</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C153[3][B]</td>
<td>A_cpu/gpio1/n617_s10/I0</td>
</tr>
<tr>
<td>110.666</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C153[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n617_s10/F</td>
</tr>
<tr>
<td>110.668</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C153[0][B]</td>
<td>A_cpu/gpio1/n617_s9/I2</td>
</tr>
<tr>
<td>111.247</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C153[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n617_s9/F</td>
</tr>
<tr>
<td>111.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C153[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.359</td>
<td>4.359</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C153[0][B]</td>
<td>A_cpu/gpio1/rdata_5_s1/G</td>
</tr>
<tr>
<td>99.324</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_5_s1</td>
</tr>
<tr>
<td>99.260</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C153[0][B]</td>
<td>A_cpu/gpio1/rdata_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.440</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.046, 28.476%; route: 7.269, 67.948%; tC2Q: 0.382, 3.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.359, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.411</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>110.461</td>
<td>1.030</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C153[3][B]</td>
<td>A_cpu/gpio1/n609_s10/I1</td>
</tr>
<tr>
<td>110.779</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R53C153[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n609_s10/F</td>
</tr>
<tr>
<td>110.784</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C153[0][A]</td>
<td>A_cpu/gpio1/n609_s9/I2</td>
</tr>
<tr>
<td>111.363</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C153[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n609_s9/F</td>
</tr>
<tr>
<td>111.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C153[0][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.510</td>
<td>4.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C153[0][A]</td>
<td>A_cpu/gpio1/rdata_13_s1/G</td>
</tr>
<tr>
<td>99.475</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_13_s1</td>
</tr>
<tr>
<td>99.411</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C153[0][A]</td>
<td>A_cpu/gpio1/rdata_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.289</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.889, 26.714%; route: 7.543, 69.749%; tC2Q: 0.382, 3.537%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.510, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>110.194</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C152[3][B]</td>
<td>A_cpu/gpio1/n618_s10/I3</td>
</tr>
<tr>
<td>110.742</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C152[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n618_s10/F</td>
</tr>
<tr>
<td>110.744</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C152[0][A]</td>
<td>A_cpu/gpio1/n618_s9/I2</td>
</tr>
<tr>
<td>111.323</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C152[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n618_s9/F</td>
</tr>
<tr>
<td>111.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C152[0][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.504</td>
<td>4.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C152[0][A]</td>
<td>A_cpu/gpio1/rdata_4_s1/G</td>
</tr>
<tr>
<td>99.469</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_4_s1</td>
</tr>
<tr>
<td>99.406</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C152[0][A]</td>
<td>A_cpu/gpio1/rdata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.295</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.118, 28.936%; route: 7.274, 67.514%; tC2Q: 0.382, 3.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.504, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>110.471</td>
<td>1.040</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C148[3][A]</td>
<td>A_cpu/gpio1/n591_s11/I3</td>
</tr>
<tr>
<td>110.789</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n591_s11/F</td>
</tr>
<tr>
<td>110.946</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C148[2][B]</td>
<td>A_cpu/gpio1/n591_s9/I3</td>
</tr>
<tr>
<td>111.234</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R53C148[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n591_s9/F</td>
</tr>
<tr>
<td>111.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C148[2][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.516</td>
<td>4.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C148[2][B]</td>
<td>A_cpu/gpio1/rdata_31_s1/G</td>
</tr>
<tr>
<td>99.481</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_31_s1</td>
</tr>
<tr>
<td>99.417</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C148[2][B]</td>
<td>A_cpu/gpio1/rdata_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.284</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.599, 24.321%; route: 7.704, 72.099%; tC2Q: 0.382, 3.580%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.516, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.814</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.345</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>109.976</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C150[3][A]</td>
<td>A_cpu/gpio1/n601_s11/I3</td>
</tr>
<tr>
<td>110.294</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R49C150[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n601_s11/F</td>
</tr>
<tr>
<td>110.652</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C149[1][A]</td>
<td>A_cpu/gpio1/n601_s9/I3</td>
</tr>
<tr>
<td>111.159</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C149[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n601_s9/F</td>
</tr>
<tr>
<td>111.159</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C149[1][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.444</td>
<td>4.444</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C149[1][A]</td>
<td>A_cpu/gpio1/rdata_21_s1/G</td>
</tr>
<tr>
<td>99.409</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_21_s1</td>
</tr>
<tr>
<td>99.345</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C149[1][A]</td>
<td>A_cpu/gpio1/rdata_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.356</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.817, 26.555%; route: 7.410, 69.840%; tC2Q: 0.382, 3.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.444, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.769</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.614</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C149[1][B]</td>
<td>A_cpu/gpio1/n1007_s1/I2</td>
</tr>
<tr>
<td>109.182</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R49C149[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1007_s1/F</td>
</tr>
<tr>
<td>110.219</td>
<td>1.038</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C152[3][A]</td>
<td>A_cpu/gpio1/n596_s11/I0</td>
</tr>
<tr>
<td>110.676</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C152[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n596_s11/F</td>
</tr>
<tr>
<td>110.678</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C152[0][B]</td>
<td>A_cpu/gpio1/n596_s9/I3</td>
</tr>
<tr>
<td>111.186</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C152[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n596_s9/F</td>
</tr>
<tr>
<td>111.186</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C152[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_26_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.516</td>
<td>4.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C152[0][B]</td>
<td>A_cpu/gpio1/rdata_26_s1/G</td>
</tr>
<tr>
<td>99.481</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_26_s1</td>
</tr>
<tr>
<td>99.417</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C152[0][B]</td>
<td>A_cpu/gpio1/rdata_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.284</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.975, 27.970%; route: 7.279, 68.433%; tC2Q: 0.382, 3.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.516, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.685</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>110.184</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C150[3][B]</td>
<td>A_cpu/gpio1/n606_s10/I1</td>
</tr>
<tr>
<td>110.503</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C150[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n606_s10/F</td>
</tr>
<tr>
<td>110.508</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C150[0][B]</td>
<td>A_cpu/gpio1/n606_s9/I2</td>
</tr>
<tr>
<td>111.087</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C150[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n606_s9/F</td>
</tr>
<tr>
<td>111.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C150[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.501</td>
<td>4.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C150[0][B]</td>
<td>A_cpu/gpio1/rdata_16_s1/G</td>
</tr>
<tr>
<td>99.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_16_s1</td>
</tr>
<tr>
<td>99.402</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C150[0][B]</td>
<td>A_cpu/gpio1/rdata_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.299</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.889, 27.414%; route: 7.266, 68.956%; tC2Q: 0.382, 3.630%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.501, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.641</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>110.249</td>
<td>0.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C149[3][A]</td>
<td>A_cpu/gpio1/n597_s11/I3</td>
</tr>
<tr>
<td>110.823</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C149[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n597_s11/F</td>
</tr>
<tr>
<td>111.034</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C149[2][A]</td>
<td>A_cpu/gpio1/n597_s9/I3</td>
</tr>
<tr>
<td>111.323</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C149[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n597_s9/F</td>
</tr>
<tr>
<td>111.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C149[2][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.739</td>
<td>4.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C149[2][A]</td>
<td>A_cpu/gpio1/rdata_25_s1/G</td>
</tr>
<tr>
<td>99.704</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_25_s1</td>
</tr>
<tr>
<td>99.641</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C149[2][A]</td>
<td>A_cpu/gpio1/rdata_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.060</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.854, 26.488%; route: 7.537, 69.962%; tC2Q: 0.382, 3.550%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.739, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>110.189</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C150[1][B]</td>
<td>A_cpu/gpio1/n614_s10/I3</td>
</tr>
<tr>
<td>110.478</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C150[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n614_s10/F</td>
</tr>
<tr>
<td>110.481</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C150[0][A]</td>
<td>A_cpu/gpio1/n614_s9/I2</td>
</tr>
<tr>
<td>111.048</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C150[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n614_s9/F</td>
</tr>
<tr>
<td>111.048</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C150[0][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.501</td>
<td>4.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C150[0][A]</td>
<td>A_cpu/gpio1/rdata_8_s1/G</td>
</tr>
<tr>
<td>99.466</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_8_s1</td>
</tr>
<tr>
<td>99.402</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C150[0][A]</td>
<td>A_cpu/gpio1/rdata_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.299</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.847, 27.122%; route: 7.269, 69.234%; tC2Q: 0.382, 3.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.501, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>111.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.614</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C149[1][B]</td>
<td>A_cpu/gpio1/n1007_s1/I2</td>
</tr>
<tr>
<td>109.182</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R49C149[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1007_s1/F</td>
</tr>
<tr>
<td>109.792</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C151[2][A]</td>
<td>A_cpu/gpio1/n600_s11/I0</td>
</tr>
<tr>
<td>110.299</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C151[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n600_s11/F</td>
</tr>
<tr>
<td>110.472</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C152[0][B]</td>
<td>A_cpu/gpio1/n600_s9/I3</td>
</tr>
<tr>
<td>111.051</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C152[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n600_s9/F</td>
</tr>
<tr>
<td>111.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C152[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.504</td>
<td>4.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C152[0][B]</td>
<td>A_cpu/gpio1/rdata_22_s1/G</td>
</tr>
<tr>
<td>99.469</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_22_s1</td>
</tr>
<tr>
<td>99.406</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C152[0][B]</td>
<td>A_cpu/gpio1/rdata_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.295</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.097, 29.496%; route: 7.021, 66.861%; tC2Q: 0.382, 3.642%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.504, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.415</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.614</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C149[1][B]</td>
<td>A_cpu/gpio1/n1007_s1/I2</td>
</tr>
<tr>
<td>109.182</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R49C149[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1007_s1/F</td>
</tr>
<tr>
<td>110.003</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C151[3][A]</td>
<td>A_cpu/gpio1/n598_s11/I3</td>
</tr>
<tr>
<td>110.322</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R53C151[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n598_s11/F</td>
</tr>
<tr>
<td>110.679</td>
<td>0.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C153[0][B]</td>
<td>A_cpu/gpio1/n598_s9/I3</td>
</tr>
<tr>
<td>110.968</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R52C153[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n598_s9/F</td>
</tr>
<tr>
<td>110.968</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C153[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_24_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.514</td>
<td>4.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C153[0][B]</td>
<td>A_cpu/gpio1/rdata_24_s1/G</td>
</tr>
<tr>
<td>99.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_24_s1</td>
</tr>
<tr>
<td>99.415</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C153[0][B]</td>
<td>A_cpu/gpio1/rdata_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.286</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.619, 25.135%; route: 7.418, 71.194%; tC2Q: 0.382, 3.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.514, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.883</td>
<td>1.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C151[3][B]</td>
<td>A_cpu/gpio1/n1071_s1/I1</td>
</tr>
<tr>
<td>109.431</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R48C151[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1071_s1/F</td>
</tr>
<tr>
<td>110.041</td>
<td>0.610</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C153[3][B]</td>
<td>A_cpu/gpio1/n604_s10/I1</td>
</tr>
<tr>
<td>110.359</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R50C153[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n604_s10/F</td>
</tr>
<tr>
<td>110.364</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C153[0][B]</td>
<td>A_cpu/gpio1/n604_s9/I2</td>
</tr>
<tr>
<td>110.943</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C153[0][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n604_s9/F</td>
</tr>
<tr>
<td>110.943</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C153[0][B]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.504</td>
<td>4.504</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C153[0][B]</td>
<td>A_cpu/gpio1/rdata_18_s1/G</td>
</tr>
<tr>
<td>99.469</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_18_s1</td>
</tr>
<tr>
<td>99.406</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C153[0][B]</td>
<td>A_cpu/gpio1/rdata_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.295</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.889, 27.793%; route: 7.123, 68.527%; tC2Q: 0.382, 3.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.504, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>110.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.417</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/W_R_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/gpio1/rdata_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/gpio1/n4_3:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.549</td>
<td>3.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C148[1][A]</td>
<td>A_cpu/A_axi2apb/W_R_s0/CLK</td>
</tr>
<tr>
<td>100.932</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>63</td>
<td>R56C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/W_R_s0/Q</td>
</tr>
<tr>
<td>102.149</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C144[3][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/I2</td>
</tr>
<tr>
<td>102.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>65</td>
<td>R54C144[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb6_paddr_0_s1/F</td>
</tr>
<tr>
<td>103.592</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C144[3][B]</td>
<td>A_cpu/confreg1/n247_s8/I3</td>
</tr>
<tr>
<td>103.883</td>
<td>0.291</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R62C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/confreg1/n247_s8/F</td>
</tr>
<tr>
<td>107.058</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>A_cpu/pwm1/n1057_s1/I2</td>
</tr>
<tr>
<td>107.637</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>37</td>
<td>R47C146[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n1057_s1/F</td>
</tr>
<tr>
<td>108.614</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C149[1][B]</td>
<td>A_cpu/gpio1/n1007_s1/I2</td>
</tr>
<tr>
<td>109.182</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>29</td>
<td>R49C149[1][B]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n1007_s1/F</td>
</tr>
<tr>
<td>110.368</td>
<td>1.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C152[0][A]</td>
<td>A_cpu/gpio1/n613_s9/I0</td>
</tr>
<tr>
<td>110.936</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C152[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/gpio1/n613_s9/F</td>
</tr>
<tr>
<td>110.936</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C152[0][A]</td>
<td style=" font-weight:bold;">A_cpu/gpio1/rdata_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/n4_3</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R50C148[3][A]</td>
<td>A_cpu/gpio1/n4_s0/F</td>
</tr>
<tr>
<td>99.516</td>
<td>4.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C152[0][A]</td>
<td>A_cpu/gpio1/rdata_9_s1/G</td>
</tr>
<tr>
<td>99.481</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/gpio1/rdata_9_s1</td>
</tr>
<tr>
<td>99.417</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C152[0][A]</td>
<td>A_cpu/gpio1/rdata_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.284</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.611, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.579, 24.829%; route: 7.425, 71.489%; tC2Q: 0.382, 3.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.516, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.987</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>500.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>504.664</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>500.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>500.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB83[A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>500.000</td>
<td>500.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>500.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>503.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>504.604</td>
<td>1.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0/CLK</td>
</tr>
<tr>
<td>504.639</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
<tr>
<td>504.664</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB83[A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.416, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.169</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.404</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.572</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.174</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_15_s1/I3</td>
</tr>
<tr>
<td>252.322</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R58C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_15_s1/F</td>
</tr>
<tr>
<td>252.403</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[0][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.606</td>
<td>1.418</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[0][A]</td>
<td>A_cpu/uart1/regs_q_11_s0/CLK</td>
</tr>
<tr>
<td>254.641</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_11_s0</td>
</tr>
<tr>
<td>254.572</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C148[0][A]</td>
<td>A_cpu/uart1/regs_q_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.606</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 6.158%; route: 0.081, 3.370%; tC2Q: 2.174, 90.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.418, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.567</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C148[0][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_31_s1/I2</td>
</tr>
<tr>
<td>252.409</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C148[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>252.493</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C148[1][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.601</td>
<td>1.413</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C148[1][B]</td>
<td>A_cpu/uart1/regs_q_30_s0/CLK</td>
</tr>
<tr>
<td>254.636</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_30_s0</td>
</tr>
<tr>
<td>254.567</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C148[1][B]</td>
<td>A_cpu/uart1/regs_q_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.601</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 10.189%; route: 0.084, 3.369%; tC2Q: 2.155, 86.442%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.413, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_71_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_64_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.164</td>
<td>2.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C149[2][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_71_s3/I3</td>
</tr>
<tr>
<td>252.418</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C149[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_71_s3/F</td>
</tr>
<tr>
<td>252.508</td>
<td>0.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C149[1][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_64_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.600</td>
<td>1.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C149[1][B]</td>
<td>A_cpu/uart1/regs_q_64_s0/CLK</td>
</tr>
<tr>
<td>254.635</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_64_s0</td>
</tr>
<tr>
<td>254.566</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C149[1][B]</td>
<td>A_cpu/uart1/regs_q_64_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.600</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 10.128%; route: 0.090, 3.589%; tC2Q: 2.164, 86.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.412, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_71_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_65_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.164</td>
<td>2.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C149[2][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_71_s3/I3</td>
</tr>
<tr>
<td>252.418</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C149[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_71_s3/F</td>
</tr>
<tr>
<td>252.508</td>
<td>0.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C149[1][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_65_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.600</td>
<td>1.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C149[1][A]</td>
<td>A_cpu/uart1/regs_q_65_s0/CLK</td>
</tr>
<tr>
<td>254.635</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_65_s0</td>
</tr>
<tr>
<td>254.566</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C149[1][A]</td>
<td>A_cpu/uart1/regs_q_65_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.600</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 10.128%; route: 0.090, 3.589%; tC2Q: 2.164, 86.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.412, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_71_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_67_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.164</td>
<td>2.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C149[2][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_71_s3/I3</td>
</tr>
<tr>
<td>252.418</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C149[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_71_s3/F</td>
</tr>
<tr>
<td>252.508</td>
<td>0.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C149[2][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_67_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.600</td>
<td>1.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C149[2][B]</td>
<td>A_cpu/uart1/regs_q_67_s0/CLK</td>
</tr>
<tr>
<td>254.635</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_67_s0</td>
</tr>
<tr>
<td>254.566</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C149[2][B]</td>
<td>A_cpu/uart1/regs_q_67_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.600</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 10.128%; route: 0.090, 3.589%; tC2Q: 2.164, 86.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.412, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.508</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.566</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_71_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_71_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.164</td>
<td>2.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C149[2][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_71_s3/I3</td>
</tr>
<tr>
<td>252.418</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C149[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_71_s3/F</td>
</tr>
<tr>
<td>252.508</td>
<td>0.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C149[0][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_71_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.600</td>
<td>1.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C149[0][A]</td>
<td>A_cpu/uart1/regs_q_71_s0/CLK</td>
</tr>
<tr>
<td>254.635</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_71_s0</td>
</tr>
<tr>
<td>254.566</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C149[0][A]</td>
<td>A_cpu/uart1/regs_q_71_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.600</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 10.128%; route: 0.090, 3.589%; tC2Q: 2.164, 86.284%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.412, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.174</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_15_s1/I3</td>
</tr>
<tr>
<td>252.322</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R58C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_15_s1/F</td>
</tr>
<tr>
<td>252.518</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C149[1][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.610</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C149[1][A]</td>
<td>A_cpu/uart1/regs_q_9_s0/CLK</td>
</tr>
<tr>
<td>254.645</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_9_s0</td>
</tr>
<tr>
<td>254.576</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C149[1][A]</td>
<td>A_cpu/uart1/regs_q_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.610</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 5.877%; route: 0.196, 7.782%; tC2Q: 2.174, 86.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.174</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_15_s1/I3</td>
</tr>
<tr>
<td>252.322</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R58C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_15_s1/F</td>
</tr>
<tr>
<td>252.518</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C149[0][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.610</td>
<td>1.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C149[0][A]</td>
<td>A_cpu/uart1/regs_q_14_s0/CLK</td>
</tr>
<tr>
<td>254.645</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_14_s0</td>
</tr>
<tr>
<td>254.576</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C149[0][A]</td>
<td>A_cpu/uart1/regs_q_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.610</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 5.877%; route: 0.196, 7.782%; tC2Q: 2.174, 86.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.422, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_79_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_74_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_79_s1/I3</td>
</tr>
<tr>
<td>252.420</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_79_s1/F</td>
</tr>
<tr>
<td>252.507</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[1][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_74_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.596</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[1][B]</td>
<td>A_cpu/uart1/regs_q_74_s0/CLK</td>
</tr>
<tr>
<td>254.631</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_74_s0</td>
</tr>
<tr>
<td>254.562</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C148[1][B]</td>
<td>A_cpu/uart1/regs_q_74_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.596</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 10.371%; route: 0.087, 3.470%; tC2Q: 2.160, 86.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_79_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_75_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_79_s1/I3</td>
</tr>
<tr>
<td>252.420</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_79_s1/F</td>
</tr>
<tr>
<td>252.507</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[2][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_75_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.596</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[2][B]</td>
<td>A_cpu/uart1/regs_q_75_s0/CLK</td>
</tr>
<tr>
<td>254.631</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_75_s0</td>
</tr>
<tr>
<td>254.562</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C148[2][B]</td>
<td>A_cpu/uart1/regs_q_75_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.596</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 10.371%; route: 0.087, 3.470%; tC2Q: 2.160, 86.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_79_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_76_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_79_s1/I3</td>
</tr>
<tr>
<td>252.420</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_79_s1/F</td>
</tr>
<tr>
<td>252.507</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_76_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.596</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[1][A]</td>
<td>A_cpu/uart1/regs_q_76_s0/CLK</td>
</tr>
<tr>
<td>254.631</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_76_s0</td>
</tr>
<tr>
<td>254.562</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C148[1][A]</td>
<td>A_cpu/uart1/regs_q_76_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.596</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 10.371%; route: 0.087, 3.470%; tC2Q: 2.160, 86.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_79_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_77_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_79_s1/I3</td>
</tr>
<tr>
<td>252.420</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_79_s1/F</td>
</tr>
<tr>
<td>252.507</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_77_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.596</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[0][B]</td>
<td>A_cpu/uart1/regs_q_77_s0/CLK</td>
</tr>
<tr>
<td>254.631</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_77_s0</td>
</tr>
<tr>
<td>254.562</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C148[0][B]</td>
<td>A_cpu/uart1/regs_q_77_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.596</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 10.371%; route: 0.087, 3.470%; tC2Q: 2.160, 86.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_79_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_78_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_79_s1/I3</td>
</tr>
<tr>
<td>252.420</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_79_s1/F</td>
</tr>
<tr>
<td>252.507</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[0][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_78_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.596</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[0][A]</td>
<td>A_cpu/uart1/regs_q_78_s0/CLK</td>
</tr>
<tr>
<td>254.631</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_78_s0</td>
</tr>
<tr>
<td>254.562</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C148[0][A]</td>
<td>A_cpu/uart1/regs_q_78_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.596</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 10.371%; route: 0.087, 3.470%; tC2Q: 2.160, 86.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.562</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_79_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_79_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_79_s1/I3</td>
</tr>
<tr>
<td>252.420</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_79_s1/F</td>
</tr>
<tr>
<td>252.507</td>
<td>0.087</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[2][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_79_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.596</td>
<td>1.408</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[2][A]</td>
<td>A_cpu/uart1/regs_q_79_s0/CLK</td>
</tr>
<tr>
<td>254.631</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_79_s0</td>
</tr>
<tr>
<td>254.562</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C148[2][A]</td>
<td>A_cpu/uart1/regs_q_79_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.596</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 10.371%; route: 0.087, 3.470%; tC2Q: 2.160, 86.159%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.408, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.155</td>
<td>2.155</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C148[0][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_31_s1/I2</td>
</tr>
<tr>
<td>252.409</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R61C148[0][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_31_s1/F</td>
</tr>
<tr>
<td>252.589</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C148[1][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.603</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C148[1][B]</td>
<td>A_cpu/uart1/regs_q_31_s0/CLK</td>
</tr>
<tr>
<td>254.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_31_s0</td>
</tr>
<tr>
<td>254.569</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C148[1][B]</td>
<td>A_cpu/uart1/regs_q_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.811%; route: 0.180, 6.952%; tC2Q: 2.155, 83.237%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.415, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.975</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.571</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.174</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_15_s1/I3</td>
</tr>
<tr>
<td>252.322</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R58C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_15_s1/F</td>
</tr>
<tr>
<td>252.595</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C148[0][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.605</td>
<td>1.417</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C148[0][A]</td>
<td>A_cpu/uart1/regs_q_12_s0/CLK</td>
</tr>
<tr>
<td>254.640</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_12_s0</td>
</tr>
<tr>
<td>254.571</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C148[0][A]</td>
<td>A_cpu/uart1/regs_q_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.605</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 5.702%; route: 0.273, 10.518%; tC2Q: 2.174, 83.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.417, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.174</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_15_s1/I3</td>
</tr>
<tr>
<td>252.322</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R58C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_15_s1/F</td>
</tr>
<tr>
<td>252.595</td>
<td>0.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C148[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.603</td>
<td>1.415</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C148[0][B]</td>
<td>A_cpu/uart1/regs_q_15_s0/CLK</td>
</tr>
<tr>
<td>254.638</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_15_s0</td>
</tr>
<tr>
<td>254.569</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C148[0][B]</td>
<td>A_cpu/uart1/regs_q_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 5.702%; route: 0.273, 10.518%; tC2Q: 2.174, 83.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.415, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_71_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_66_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.164</td>
<td>2.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C149[2][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_71_s3/I3</td>
</tr>
<tr>
<td>252.418</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C149[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_71_s3/F</td>
</tr>
<tr>
<td>252.601</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C150[0][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_66_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.604</td>
<td>1.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C150[0][B]</td>
<td>A_cpu/uart1/regs_q_66_s0/CLK</td>
</tr>
<tr>
<td>254.639</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_66_s0</td>
</tr>
<tr>
<td>254.570</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C150[0][B]</td>
<td>A_cpu/uart1/regs_q_66_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.604</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.765%; route: 0.183, 7.036%; tC2Q: 2.164, 83.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.416, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.969</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.570</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_71_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_69_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.164</td>
<td>2.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C149[2][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_71_s3/I3</td>
</tr>
<tr>
<td>252.418</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C149[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_71_s3/F</td>
</tr>
<tr>
<td>252.601</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C150[1][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_69_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.604</td>
<td>1.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C150[1][A]</td>
<td>A_cpu/uart1/regs_q_69_s0/CLK</td>
</tr>
<tr>
<td>254.639</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_69_s0</td>
</tr>
<tr>
<td>254.570</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C150[1][A]</td>
<td>A_cpu/uart1/regs_q_69_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.604</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.765%; route: 0.183, 7.036%; tC2Q: 2.164, 83.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.416, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_79_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_72_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_79_s1/I3</td>
</tr>
<tr>
<td>252.420</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_79_s1/F</td>
</tr>
<tr>
<td>252.597</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C148[1][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_72_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.591</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C148[1][B]</td>
<td>A_cpu/uart1/regs_q_72_s0/CLK</td>
</tr>
<tr>
<td>254.626</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_72_s0</td>
</tr>
<tr>
<td>254.557</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C148[1][B]</td>
<td>A_cpu/uart1/regs_q_72_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.591</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 10.012%; route: 0.177, 6.816%; tC2Q: 2.160, 83.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.403, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.960</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.557</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_79_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_73_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.160</td>
<td>2.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C148[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_79_s1/I3</td>
</tr>
<tr>
<td>252.420</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_79_s1/F</td>
</tr>
<tr>
<td>252.597</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C148[1][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_73_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.591</td>
<td>1.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C148[1][A]</td>
<td>A_cpu/uart1/regs_q_73_s0/CLK</td>
</tr>
<tr>
<td>254.626</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_73_s0</td>
</tr>
<tr>
<td>254.557</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C148[1][A]</td>
<td>A_cpu/uart1/regs_q_73_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.591</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 10.012%; route: 0.177, 6.816%; tC2Q: 2.160, 83.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.403, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.174</td>
<td>2.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C148[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_15_s1/I3</td>
</tr>
<tr>
<td>252.322</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R58C148[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_15_s1/F</td>
</tr>
<tr>
<td>252.618</td>
<td>0.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C150[2][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.611</td>
<td>1.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C150[2][B]</td>
<td>A_cpu/uart1/regs_q_8_s0/CLK</td>
</tr>
<tr>
<td>254.646</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_8_s0</td>
</tr>
<tr>
<td>254.577</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C150[2][B]</td>
<td>A_cpu/uart1/regs_q_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.611</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 5.652%; route: 0.296, 11.304%; tC2Q: 2.174, 83.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.423, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_71_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_68_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.164</td>
<td>2.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C149[2][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_71_s3/I3</td>
</tr>
<tr>
<td>252.418</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C149[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_71_s3/F</td>
</tr>
<tr>
<td>252.613</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C150[3][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_68_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.599</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C150[3][A]</td>
<td>A_cpu/uart1/regs_q_68_s0/CLK</td>
</tr>
<tr>
<td>254.634</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_68_s0</td>
</tr>
<tr>
<td>254.565</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C150[3][A]</td>
<td>A_cpu/uart1/regs_q_68_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.721%; route: 0.195, 7.463%; tC2Q: 2.164, 82.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.411, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>252.613</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>254.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/uart1/regs_n_71_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/uart1/regs_q_70_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>A_cpu/uart1/n60_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/n60_6</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>15</td>
<td>R52C144[3][B]</td>
<td>A_cpu/uart1/n60_s2/F</td>
</tr>
<tr>
<td>252.164</td>
<td>2.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C149[2][A]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_n_71_s3/I3</td>
</tr>
<tr>
<td>252.418</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R62C149[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/uart1/regs_n_71_s3/F</td>
</tr>
<tr>
<td>252.613</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C150[2][B]</td>
<td style=" font-weight:bold;">A_cpu/uart1/regs_q_70_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>253.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>254.599</td>
<td>1.411</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C150[2][B]</td>
<td>A_cpu/uart1/regs_q_70_s0/CLK</td>
</tr>
<tr>
<td>254.634</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/uart1/regs_q_70_s0</td>
</tr>
<tr>
<td>254.565</td>
<td>-0.069</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C150[2][B]</td>
<td>A_cpu/uart1/regs_q_70_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>4.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 9.721%; route: 0.195, 7.463%; tC2Q: 2.164, 82.817%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.411, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>109.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>109.047</td>
<td>2.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C137[1][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_24_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.523</td>
<td>4.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C137[1][B]</td>
<td>A_cpu/pwm1/rdata_24_s1/G</td>
</tr>
<tr>
<td>99.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_24_s1</td>
</tr>
<tr>
<td>99.141</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C137[1][B]</td>
<td>A_cpu/pwm1/rdata_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 31.456%; route: 5.398, 64.008%; tC2Q: 0.382, 4.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.523, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.906</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>109.047</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>109.047</td>
<td>2.390</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C137[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_27_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.523</td>
<td>4.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C137[0][A]</td>
<td>A_cpu/pwm1/rdata_27_s1/G</td>
</tr>
<tr>
<td>99.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_27_s1</td>
</tr>
<tr>
<td>99.141</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C137[0][A]</td>
<td>A_cpu/pwm1/rdata_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 31.456%; route: 5.398, 64.008%; tC2Q: 0.382, 4.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.523, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>108.611</td>
<td>1.954</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C137[0][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_30_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.517</td>
<td>4.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C137[0][B]</td>
<td>A_cpu/pwm1/rdata_30_s1/G</td>
</tr>
<tr>
<td>99.482</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_30_s1</td>
</tr>
<tr>
<td>99.135</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C137[0][B]</td>
<td>A_cpu/pwm1/rdata_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.347</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 33.172%; route: 4.961, 62.045%; tC2Q: 0.382, 4.783%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.517, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.123</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>108.513</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C145[1][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.505</td>
<td>4.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C145[1][A]</td>
<td>A_cpu/pwm1/rdata_4_s1/G</td>
</tr>
<tr>
<td>99.470</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_4_s1</td>
</tr>
<tr>
<td>99.123</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C145[1][A]</td>
<td>A_cpu/pwm1/rdata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 33.581%; route: 4.864, 61.576%; tC2Q: 0.382, 4.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.505, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.123</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>108.513</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C145[1][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.505</td>
<td>4.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C145[1][B]</td>
<td>A_cpu/pwm1/rdata_8_s1/G</td>
</tr>
<tr>
<td>99.470</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_8_s1</td>
</tr>
<tr>
<td>99.123</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C145[1][B]</td>
<td>A_cpu/pwm1/rdata_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.359</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 33.581%; route: 4.864, 61.576%; tC2Q: 0.382, 4.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.505, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.381</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>108.513</td>
<td>1.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C146[1][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.515</td>
<td>4.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C146[1][B]</td>
<td>A_cpu/pwm1/rdata_1_s1/G</td>
</tr>
<tr>
<td>99.480</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_1_s1</td>
</tr>
<tr>
<td>99.132</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C146[1][B]</td>
<td>A_cpu/pwm1/rdata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.350</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 33.581%; route: 4.864, 61.576%; tC2Q: 0.382, 4.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.515, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>108.266</td>
<td>1.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C144[1][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.496</td>
<td>4.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C144[1][B]</td>
<td>A_cpu/pwm1/rdata_0_s1/G</td>
</tr>
<tr>
<td>99.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_0_s1</td>
</tr>
<tr>
<td>99.113</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C144[1][B]</td>
<td>A_cpu/pwm1/rdata_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 34.668%; route: 4.616, 60.333%; tC2Q: 0.382, 4.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.496, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>108.266</td>
<td>1.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C144[2][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_17_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.496</td>
<td>4.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C144[2][B]</td>
<td>A_cpu/pwm1/rdata_17_s1/G</td>
</tr>
<tr>
<td>99.461</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_17_s1</td>
</tr>
<tr>
<td>99.113</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C144[2][B]</td>
<td>A_cpu/pwm1/rdata_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.368</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 34.668%; route: 4.616, 60.333%; tC2Q: 0.382, 4.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.496, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.268</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.150</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>108.268</td>
<td>1.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C146[3][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.533</td>
<td>4.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C146[3][A]</td>
<td>A_cpu/pwm1/rdata_5_s1/G</td>
</tr>
<tr>
<td>99.497</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_5_s1</td>
</tr>
<tr>
<td>99.150</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C146[3][A]</td>
<td>A_cpu/pwm1/rdata_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 34.656%; route: 4.619, 60.346%; tC2Q: 0.382, 4.998%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.532, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>108.239</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C143[3][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_22_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.517</td>
<td>4.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/rdata_22_s1/G</td>
</tr>
<tr>
<td>99.482</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_22_s1</td>
</tr>
<tr>
<td>99.135</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C143[3][B]</td>
<td>A_cpu/pwm1/rdata_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.347</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 34.787%; route: 4.590, 60.197%; tC2Q: 0.382, 5.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.517, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>108.239</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C143[1][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.523</td>
<td>4.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C143[1][A]</td>
<td>A_cpu/pwm1/rdata_3_s1/G</td>
</tr>
<tr>
<td>99.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_3_s1</td>
</tr>
<tr>
<td>99.141</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C143[1][A]</td>
<td>A_cpu/pwm1/rdata_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 34.787%; route: 4.590, 60.197%; tC2Q: 0.382, 5.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.523, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.239</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>108.239</td>
<td>1.582</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C143[1][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.523</td>
<td>4.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C143[1][B]</td>
<td>A_cpu/pwm1/rdata_11_s1/G</td>
</tr>
<tr>
<td>99.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_11_s1</td>
</tr>
<tr>
<td>99.141</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C143[1][B]</td>
<td>A_cpu/pwm1/rdata_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 34.787%; route: 4.590, 60.197%; tC2Q: 0.382, 5.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.523, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>108.231</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C143[0][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_16_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.523</td>
<td>4.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C143[0][A]</td>
<td>A_cpu/pwm1/rdata_16_s1/G</td>
</tr>
<tr>
<td>99.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_16_s1</td>
</tr>
<tr>
<td>99.141</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C143[0][A]</td>
<td>A_cpu/pwm1/rdata_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 34.827%; route: 4.581, 60.151%; tC2Q: 0.382, 5.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.523, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>108.231</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C143[0][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_26_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.523</td>
<td>4.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C143[0][B]</td>
<td>A_cpu/pwm1/rdata_26_s1/G</td>
</tr>
<tr>
<td>99.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_26_s1</td>
</tr>
<tr>
<td>99.141</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C143[0][B]</td>
<td>A_cpu/pwm1/rdata_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 34.827%; route: 4.581, 60.151%; tC2Q: 0.382, 5.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.523, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.932</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>108.076</td>
<td>1.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C146[0][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.527</td>
<td>4.527</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C146[0][B]</td>
<td>A_cpu/pwm1/rdata_6_s1/G</td>
</tr>
<tr>
<td>99.492</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_6_s1</td>
</tr>
<tr>
<td>99.144</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C146[0][B]</td>
<td>A_cpu/pwm1/rdata_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.338</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 35.550%; route: 4.426, 59.323%; tC2Q: 0.382, 5.126%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.527, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>108.029</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C144[3][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.514</td>
<td>4.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C144[3][B]</td>
<td>A_cpu/pwm1/rdata_2_s1/G</td>
</tr>
<tr>
<td>99.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_2_s1</td>
</tr>
<tr>
<td>99.131</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C144[3][B]</td>
<td>A_cpu/pwm1/rdata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.351</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 35.772%; route: 4.380, 59.069%; tC2Q: 0.382, 5.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.514, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>108.029</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.514</td>
<td>4.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C144[2][A]</td>
<td>A_cpu/pwm1/rdata_10_s1/G</td>
</tr>
<tr>
<td>99.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_10_s1</td>
</tr>
<tr>
<td>99.131</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C144[2][A]</td>
<td>A_cpu/pwm1/rdata_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.351</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 35.772%; route: 4.380, 59.069%; tC2Q: 0.382, 5.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.514, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.898</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>108.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>108.029</td>
<td>1.372</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C144[2][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.514</td>
<td>4.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C144[2][B]</td>
<td>A_cpu/pwm1/rdata_13_s1/G</td>
</tr>
<tr>
<td>99.479</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_13_s1</td>
</tr>
<tr>
<td>99.131</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C144[2][B]</td>
<td>A_cpu/pwm1/rdata_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.351</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 35.772%; route: 4.380, 59.069%; tC2Q: 0.382, 5.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.514, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>107.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.129</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>107.837</td>
<td>1.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C145[3][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.511</td>
<td>4.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C145[3][A]</td>
<td>A_cpu/pwm1/rdata_12_s1/G</td>
</tr>
<tr>
<td>99.476</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_12_s1</td>
</tr>
<tr>
<td>99.129</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C145[3][A]</td>
<td>A_cpu/pwm1/rdata_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 36.726%; route: 4.188, 57.979%; tC2Q: 0.382, 5.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>107.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.129</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>107.837</td>
<td>1.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C145[2][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_25_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.511</td>
<td>4.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C145[2][A]</td>
<td>A_cpu/pwm1/rdata_25_s1/G</td>
</tr>
<tr>
<td>99.476</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_25_s1</td>
</tr>
<tr>
<td>99.129</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C145[2][A]</td>
<td>A_cpu/pwm1/rdata_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 36.726%; route: 4.188, 57.979%; tC2Q: 0.382, 5.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>107.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.129</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>107.837</td>
<td>1.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C145[2][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_29_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.511</td>
<td>4.511</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C145[2][B]</td>
<td>A_cpu/pwm1/rdata_29_s1/G</td>
</tr>
<tr>
<td>99.476</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_29_s1</td>
</tr>
<tr>
<td>99.129</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C145[2][B]</td>
<td>A_cpu/pwm1/rdata_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.353</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 36.726%; route: 4.188, 57.979%; tC2Q: 0.382, 5.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>107.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>107.837</td>
<td>1.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C145[1][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.517</td>
<td>4.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C145[1][B]</td>
<td>A_cpu/pwm1/rdata_7_s1/G</td>
</tr>
<tr>
<td>99.482</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_7_s1</td>
</tr>
<tr>
<td>99.135</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C145[1][B]</td>
<td>A_cpu/pwm1/rdata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.347</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 36.726%; route: 4.188, 57.979%; tC2Q: 0.382, 5.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.517, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>107.837</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>107.837</td>
<td>1.180</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C145[1][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.517</td>
<td>4.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C145[1][A]</td>
<td>A_cpu/pwm1/rdata_21_s1/G</td>
</tr>
<tr>
<td>99.482</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_21_s1</td>
</tr>
<tr>
<td>99.135</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C145[1][A]</td>
<td>A_cpu/pwm1/rdata_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.347</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 36.726%; route: 4.188, 57.979%; tC2Q: 0.382, 5.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.517, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>107.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>107.672</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C143[3][A]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_19_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.523</td>
<td>4.523</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C143[3][A]</td>
<td>A_cpu/pwm1/rdata_19_s1/G</td>
</tr>
<tr>
<td>99.488</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_19_s1</td>
</tr>
<tr>
<td>99.141</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C143[3][A]</td>
<td>A_cpu/pwm1/rdata_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.341</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 37.584%; route: 4.023, 56.996%; tC2Q: 0.382, 5.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.523, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.522</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>107.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>99.150</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_axi2apb/addr_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/pwm1/rdata_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>A_cpu/pwm1/n101_6:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>93.750</td>
<td>93.750</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>93.750</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>96.938</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>4182</td>
<td>PLL_R[3]</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>100.614</td>
<td>3.676</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td>A_cpu/A_axi2apb/addr_29_s0/CLK</td>
</tr>
<tr>
<td>100.997</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R57C144[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_axi2apb/addr_29_s0/Q</td>
</tr>
<tr>
<td>101.148</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/I1</td>
</tr>
<tr>
<td>101.722</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s5/F</td>
</tr>
<tr>
<td>101.894</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C145[2][A]</td>
<td>A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/I1</td>
</tr>
<tr>
<td>102.462</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R57C145[2][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb7_psel_Z_s3/F</td>
</tr>
<tr>
<td>103.213</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/I1</td>
</tr>
<tr>
<td>103.669</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C144[3][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s3/F</td>
</tr>
<tr>
<td>103.672</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C144[2][B]</td>
<td>A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/I3</td>
</tr>
<tr>
<td>104.251</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R53C144[2][B]</td>
<td style=" background: #97FFFF;">A_cpu/A_apb_mux_cpu/apb_datao_Z_8_s2/F</td>
</tr>
<tr>
<td>106.181</td>
<td>1.930</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C137[3][A]</td>
<td>A_cpu/pwm1/n654_s1/I3</td>
</tr>
<tr>
<td>106.657</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>32</td>
<td>R50C137[3][A]</td>
<td style=" background: #97FFFF;">A_cpu/pwm1/n654_s1/F</td>
</tr>
<tr>
<td>107.672</td>
<td>1.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C142[0][B]</td>
<td style=" font-weight:bold;">A_cpu/pwm1/rdata_20_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>95.000</td>
<td>95.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/n101_6</td>
</tr>
<tr>
<td>95.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R48C136[3][A]</td>
<td>A_cpu/pwm1/n101_s2/F</td>
</tr>
<tr>
<td>99.533</td>
<td>4.532</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C142[0][B]</td>
<td>A_cpu/pwm1/rdata_20_s1/G</td>
</tr>
<tr>
<td>99.497</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>A_cpu/pwm1/rdata_20_s1</td>
</tr>
<tr>
<td>99.150</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C142[0][B]</td>
<td>A_cpu/pwm1/rdata_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.332</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.676, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.652, 37.584%; route: 4.023, 56.996%; tC2Q: 0.382, 5.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 4.532, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.817</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_6_s1/CLK</td>
</tr>
<tr>
<td>2.764</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C123[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.977%; route: 2.142, 76.023%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.817</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_7_s1/CLK</td>
</tr>
<tr>
<td>2.764</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C123[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.977%; route: 2.142, 76.023%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.817</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_8_s1/CLK</td>
</tr>
<tr>
<td>2.764</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C123[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.977%; route: 2.142, 76.023%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_9_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.817</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_9_s1/CLK</td>
</tr>
<tr>
<td>2.764</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C123[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.977%; route: 2.142, 76.023%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.817</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_10_s1/CLK</td>
</tr>
<tr>
<td>2.764</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C123[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.977%; route: 2.142, 76.023%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.817</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_11_s1/CLK</td>
</tr>
<tr>
<td>2.764</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C123[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.977%; route: 2.142, 76.023%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.764</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_12_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.817</td>
<td>2.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C123[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_12_s1/CLK</td>
</tr>
<tr>
<td>2.764</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C123[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.977%; route: 2.142, 76.023%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_27_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.816</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_27_s1/CLK</td>
</tr>
<tr>
<td>2.763</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C123[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.992%; route: 2.140, 76.008%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_28_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.816</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_28_s1/CLK</td>
</tr>
<tr>
<td>2.763</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C123[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.992%; route: 2.140, 76.008%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_29_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.816</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_29_s1/CLK</td>
</tr>
<tr>
<td>2.763</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C123[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.992%; route: 2.140, 76.008%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_30_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.816</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_30_s1/CLK</td>
</tr>
<tr>
<td>2.763</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C123[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.992%; route: 2.140, 76.008%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.549</td>
<td>1.372</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_31_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.816</td>
<td>2.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C123[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_31_s1/CLK</td>
</tr>
<tr>
<td>2.763</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R79C123[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.464%; route: 1.438, 83.362%; tC2Q: 0.141, 8.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.992%; route: 2.140, 76.008%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0/CLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C124[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.914%; route: 2.149, 76.086%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/pracc_enable_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/fsm/pracc_enable_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/pracc_enable_s0/CLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C124[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/pracc_enable_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.914%; route: 2.149, 76.086%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C124[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.914%; route: 2.149, 76.086%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_1_s0/CLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C124[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.914%; route: 2.149, 76.086%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C124[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0/CLK</td>
</tr>
<tr>
<td>2.772</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C124[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/fsm/curr_state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.914%; route: 2.149, 76.086%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[3][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_20_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.821</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_20_s1/CLK</td>
</tr>
<tr>
<td>2.768</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C123[3][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.948%; route: 2.145, 76.052%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[2][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_21_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.821</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_21_s1/CLK</td>
</tr>
<tr>
<td>2.768</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C123[2][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.948%; route: 2.145, 76.052%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[2][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_22_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.821</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_22_s1/CLK</td>
</tr>
<tr>
<td>2.768</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C123[2][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.948%; route: 2.145, 76.052%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_23_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.821</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_23_s1/CLK</td>
</tr>
<tr>
<td>2.768</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C123[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.948%; route: 2.145, 76.052%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[1][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_24_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.821</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_24_s1/CLK</td>
</tr>
<tr>
<td>2.768</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C123[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.948%; route: 2.145, 76.052%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_25_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.821</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_25_s1/CLK</td>
</tr>
<tr>
<td>2.768</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C123[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.948%; route: 2.145, 76.052%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.798</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.566</td>
<td>1.388</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[0][A]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_26_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.821</td>
<td>2.145</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C123[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_26_s1/CLK</td>
</tr>
<tr>
<td>2.768</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R76C123[0][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/ID/sr_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.386%; route: 1.454, 83.515%; tC2Q: 0.141, 8.099%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.948%; route: 2.145, 76.052%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.768</td>
</tr>
<tr>
<td class="label">From</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>TCK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>TCK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.825</td>
<td>2.149</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td>A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/CLK</td>
</tr>
<tr>
<td>2.966</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R79C73[0][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_rstgen/rff1_s0/Q</td>
</tr>
<tr>
<td>3.032</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R79C73[1][A]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/I1</td>
</tr>
<tr>
<td>3.178</td>
<td>0.146</td>
<td>tINS</td>
<td>FR</td>
<td>335</td>
<td>R79C73[1][A]</td>
<td style=" background: #97FFFF;">A_cpu/A_la132/la132_ljtag_module/tap/n9_s1/F</td>
</tr>
<tr>
<td>4.614</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C126[1][B]</td>
<td style=" font-weight:bold;">A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_28_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>TCK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>351</td>
<td>IOB83[A]</td>
<td>LJTAG_TCK_ibuf/O</td>
</tr>
<tr>
<td>2.821</td>
<td>2.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R78C126[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_28_s1/CLK</td>
</tr>
<tr>
<td>2.768</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R78C126[1][B]</td>
<td>A_cpu/A_la132/la132_ljtag_module/tap/reggroup/IMP/sr_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 23.916%; route: 2.149, 76.084%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 8.161%; route: 1.502, 83.958%; tC2Q: 0.141, 7.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 23.943%; route: 2.146, 76.057%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pllx/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/CAU_inst/adc_inst/SSD_ADC/delta_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllx/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.184</td>
<td>3.184</td>
<td>tCL</td>
<td>RR</td>
<td>pllx/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.023</td>
<td>3.840</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/CAU_inst/adc_inst/SSD_ADC/delta_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllx/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.993</td>
<td>3.184</td>
<td>tCL</td>
<td>FF</td>
<td>pllx/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>8.735</td>
<td>1.742</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/CAU_inst/adc_inst/SSD_ADC/delta_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.851</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pllx/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/CAU_inst/adc_inst/SSD_ADC/delta_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.810</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllx/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>6.993</td>
<td>3.184</td>
<td>tCL</td>
<td>FF</td>
<td>pllx/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>10.395</td>
<td>3.402</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/CAU_inst/adc_inst/SSD_ADC/delta_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>7.619</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.619</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pllx/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>10.803</td>
<td>3.184</td>
<td>tCL</td>
<td>RR</td>
<td>pllx/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>12.247</td>
<td>1.444</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/CAU_inst/adc_inst/SSD_ADC/delta_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.900</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.813</td>
<td>3.188</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.501</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_9</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.900</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_9/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.813</td>
<td>3.188</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.501</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_9/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_10</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.900</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_10/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.813</td>
<td>3.188</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.501</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_10/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_21</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.900</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_21/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.813</td>
<td>3.188</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.501</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_21/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_22</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.900</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_22/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.813</td>
<td>3.188</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.501</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_22/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_23</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.900</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_23/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.813</td>
<td>3.188</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.501</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_23/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.900</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.813</td>
<td>3.188</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.501</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>12.601</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>13.601</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_30</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.188</td>
<td>3.188</td>
<td>tCL</td>
<td>RR</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>6.900</td>
<td>3.712</td>
<td>tNET</td>
<td>RR</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_30/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.625</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>18.813</td>
<td>3.188</td>
<td>tCL</td>
<td>FF</td>
<td>pll/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>20.501</td>
<td>1.688</td>
<td>tNET</td>
<td>FF</td>
<td>A_cpu/A_flash/flash_128k_inst/sp_inst_30/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4182</td>
<td>clk_ext32m</td>
<td>-12.661</td>
<td>3.756</td>
</tr>
<tr>
<td>704</td>
<td>reset_Z</td>
<td>18.695</td>
<td>10.128</td>
</tr>
<tr>
<td>512</td>
<td>dff_q_4</td>
<td>12.090</td>
<td>5.719</td>
</tr>
<tr>
<td>482</td>
<td>ml_r1[0]</td>
<td>-9.872</td>
<td>4.188</td>
</tr>
<tr>
<td>358</td>
<td>inst_0[6]</td>
<td>-9.861</td>
<td>8.040</td>
</tr>
<tr>
<td>351</td>
<td>LJTAG_TCK_1</td>
<td>30.027</td>
<td>5.420</td>
</tr>
<tr>
<td>346</td>
<td>inst_0[7]</td>
<td>-9.709</td>
<td>7.794</td>
</tr>
<tr>
<td>335</td>
<td>n9_5</td>
<td>494.008</td>
<td>5.960</td>
</tr>
<tr>
<td>322</td>
<td>inst_0[5]</td>
<td>-9.845</td>
<td>8.716</td>
</tr>
<tr>
<td>280</td>
<td>jbr_taken_r</td>
<td>8.919</td>
<td>8.107</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R48C93</td>
<td>86.11%</td>
</tr>
<tr>
<td>R40C88</td>
<td>81.94%</td>
</tr>
<tr>
<td>R53C131</td>
<td>81.94%</td>
</tr>
<tr>
<td>R34C92</td>
<td>81.94%</td>
</tr>
<tr>
<td>R36C76</td>
<td>81.94%</td>
</tr>
<tr>
<td>R61C83</td>
<td>80.56%</td>
</tr>
<tr>
<td>R54C79</td>
<td>79.17%</td>
</tr>
<tr>
<td>R35C102</td>
<td>79.17%</td>
</tr>
<tr>
<td>R36C87</td>
<td>79.17%</td>
</tr>
<tr>
<td>R62C78</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLK_50M -period 20 -waveform {0 10} [get_ports {CLK50M}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name TCK -period 1000 -waveform {0 500} [get_ports {LJTAG_TCK}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
