-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hls_object_green_classification is
generic (
    C_S_AXI_CTRL_ADDR_WIDTH : INTEGER := 8;
    C_S_AXI_CTRL_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in_stream_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    in_stream_TVALID : IN STD_LOGIC;
    in_stream_TREADY : OUT STD_LOGIC;
    in_stream_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    in_stream_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    in_stream_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    in_stream_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC;
    out_stream_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_stream_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
    out_stream_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
    out_stream_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_CTRL_AWVALID : IN STD_LOGIC;
    s_axi_CTRL_AWREADY : OUT STD_LOGIC;
    s_axi_CTRL_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_WVALID : IN STD_LOGIC;
    s_axi_CTRL_WREADY : OUT STD_LOGIC;
    s_axi_CTRL_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH/8-1 downto 0);
    s_axi_CTRL_ARVALID : IN STD_LOGIC;
    s_axi_CTRL_ARREADY : OUT STD_LOGIC;
    s_axi_CTRL_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CTRL_ADDR_WIDTH-1 downto 0);
    s_axi_CTRL_RVALID : OUT STD_LOGIC;
    s_axi_CTRL_RREADY : IN STD_LOGIC;
    s_axi_CTRL_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CTRL_DATA_WIDTH-1 downto 0);
    s_axi_CTRL_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CTRL_BVALID : OUT STD_LOGIC;
    s_axi_CTRL_BREADY : IN STD_LOGIC;
    s_axi_CTRL_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of hls_object_green_classification is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "hls_object_green_classification_hls_object_green_classification,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.585000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=338,HLS_SYN_DSP=0,HLS_SYN_FF=8987,HLS_SYN_LUT=11640,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (94 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (94 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (94 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (94 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (94 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (94 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (94 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (94 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (94 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state93 : STD_LOGIC_VECTOR (94 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state94 : STD_LOGIC_VECTOR (94 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (94 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011011";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_5D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011101";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv65_155555556 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000101010101010101010101010101010110";
    constant ap_const_lv56_28F5C28F5C3 : STD_LOGIC_VECTOR (55 downto 0) := "00000000000000101000111101011100001010001111010111000011";
    constant ap_const_lv17_12C00 : STD_LOGIC_VECTOR (16 downto 0) := "10010110000000000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv21_BD10 : STD_LOGIC_VECTOR (20 downto 0) := "000001011110100010000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv8_EF : STD_LOGIC_VECTOR (7 downto 0) := "11101111";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv17_156 : STD_LOGIC_VECTOR (16 downto 0) := "00000000101010110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv14_6B : STD_LOGIC_VECTOR (13 downto 0) := "00000001101011";
    constant ap_const_lv14_3B : STD_LOGIC_VECTOR (13 downto 0) := "00000000111011";
    constant ap_const_lv12_B : STD_LOGIC_VECTOR (11 downto 0) := "000000001011";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_5E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011110";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (94 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal object_count_ap_vld : STD_LOGIC;
    signal parent_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal parent_ce0 : STD_LOGIC;
    signal parent_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal parent_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal parent_ce1 : STD_LOGIC;
    signal parent_we1 : STD_LOGIC;
    signal parent_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal parent_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal min_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal min_x_ce0 : STD_LOGIC;
    signal min_x_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal min_x_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal min_x_ce1 : STD_LOGIC;
    signal min_x_we1 : STD_LOGIC;
    signal min_x_d1 : STD_LOGIC_VECTOR (8 downto 0);
    signal max_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal max_x_ce0 : STD_LOGIC;
    signal max_x_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal max_x_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal max_x_ce1 : STD_LOGIC;
    signal max_x_we1 : STD_LOGIC;
    signal max_x_d1 : STD_LOGIC_VECTOR (8 downto 0);
    signal min_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal min_y_ce0 : STD_LOGIC;
    signal min_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal min_y_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal min_y_ce1 : STD_LOGIC;
    signal min_y_we1 : STD_LOGIC;
    signal min_y_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal max_y_ce0 : STD_LOGIC;
    signal max_y_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_y_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal max_y_ce1 : STD_LOGIC;
    signal max_y_we1 : STD_LOGIC;
    signal max_y_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal center_is_green_ce0 : STD_LOGIC;
    signal center_is_green_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal center_is_green_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal center_is_green_ce1 : STD_LOGIC;
    signal center_is_green_we1 : STD_LOGIC;
    signal center_is_green_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal imgR_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal imgR_ce0 : STD_LOGIC;
    signal imgR_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal imgR_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal imgR_ce1 : STD_LOGIC;
    signal imgR_we1 : STD_LOGIC;
    signal imgG_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal imgG_ce0 : STD_LOGIC;
    signal imgG_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal imgG_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal imgG_ce1 : STD_LOGIC;
    signal imgG_we1 : STD_LOGIC;
    signal imgB_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal imgB_ce0 : STD_LOGIC;
    signal imgB_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal imgB_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal imgB_ce1 : STD_LOGIC;
    signal imgB_we1 : STD_LOGIC;
    signal hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_ce0 : STD_LOGIC;
    signal hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_we0 : STD_LOGIC;
    signal hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_ce0 : STD_LOGIC;
    signal hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_we0 : STD_LOGIC;
    signal hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1 : STD_LOGIC;
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal label_map_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal label_map_ce0 : STD_LOGIC;
    signal label_map_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal label_map_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal label_map_ce1 : STD_LOGIC;
    signal label_map_we1 : STD_LOGIC;
    signal label_map_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal label_map_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal is_external_ce0 : STD_LOGIC;
    signal is_external_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_external_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal is_external_ce1 : STD_LOGIC;
    signal is_external_we1 : STD_LOGIC;
    signal is_external_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal reg_1148 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state47 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state47 : signal is "none";
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ap_CS_fsm_state76 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state76 : signal is "none";
    signal reg_1152 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_CS_fsm_state78 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state78 : signal is "none";
    signal reg_1159 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state84 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state84 : signal is "none";
    signal ap_CS_fsm_state89 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state89 : signal is "none";
    signal i_8_fu_1214_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal i_8_reg_2439 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal col_load_1_reg_2444 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln129_fu_1208_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln129_3_fu_1220_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln129_3_reg_2450 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln139_fu_1240_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln139_reg_2457 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_37_reg_2468 : STD_LOGIC_VECTOR (0 downto 0);
    signal R_fu_1319_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal R_reg_2485 : STD_LOGIC_VECTOR (7 downto 0);
    signal G_fu_1323_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal G_reg_2492 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_reg_2497 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal label_map_addr_reg_2513 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal zext_ln137_fu_1398_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal grp_fu_2322_p3 : STD_LOGIC_VECTOR (40 downto 0);
    signal udiv_ln_cast_reg_2533 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_fu_2330_p3 : STD_LOGIC_VECTOR (40 downto 0);
    signal add_ln141_1_reg_2538 : STD_LOGIC_VECTOR (40 downto 0);
    signal zext_ln137_2_fu_1407_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2_reg_2553 : STD_LOGIC_VECTOR (8 downto 0);
    signal hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3_reg_2558 : STD_LOGIC_VECTOR (8 downto 0);
    signal udiv_ln137_1_cast_reg_2563 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal gray_pix_reg_2568 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal trunc_ln129_2_fu_1425_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln129_2_reg_2577 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal select_ln137_fu_1448_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln137_reg_2585 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171_reg_2589 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172_reg_2594 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173_reg_2599 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174_reg_2604 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175_reg_2609 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176_reg_2614 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177_reg_2619 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178_reg_2624 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179_reg_2629 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln137_1_fu_1478_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln137_1_reg_2634 : STD_LOGIC_VECTOR (1 downto 0);
    signal top_3_fu_1510_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_3_reg_2638 : STD_LOGIC_VECTOR (7 downto 0);
    signal middle_3_fu_1533_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal middle_3_reg_2645 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln160_fu_1557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln160_reg_2651 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln161_fu_1585_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln161_reg_2655 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln162_fu_1602_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln162_reg_2660 : STD_LOGIC_VECTOR (9 downto 0);
    signal gx_fu_1660_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal gx_reg_2665 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal sext_ln163_1_fu_1711_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln163_fu_1718_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln163_reg_2676 : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal edge_fu_1724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal edge_reg_2681 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal add_ln171_1_fu_1734_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln171_1_reg_2694 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal add_ln172_2_fu_1774_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_2_reg_2699 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal left_reg_2714 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal trunc_ln171_fu_1787_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln171_reg_2720 : STD_LOGIC_VECTOR (8 downto 0);
    signal up_reg_2726 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln172_fu_1791_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln172_reg_2733 : STD_LOGIC_VECTOR (8 downto 0);
    signal next_label_2_fu_1829_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal next_label_2_reg_2739 : STD_LOGIC_VECTOR (15 downto 0);
    signal lbl_3_fu_1837_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lbl_3_reg_2744 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln176_1_fu_1857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln176_1_reg_2749 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln24_1_fu_1868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln24_1_reg_2758 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state48 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state48 : signal is "none";
    signal trunc_ln53_fu_1878_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln53_reg_2767 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln26_2_fu_1893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_2_reg_2780 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal icmp_ln24_2_fu_1887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal trunc_ln28_1_fu_1904_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln28_1_reg_2789 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal icmp_ln26_3_fu_1913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln24_3_fu_1923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln24_3_reg_2807 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal rb_reg_2816 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal trunc_ln54_fu_1933_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln54_reg_2822 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln26_4_fu_1947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_4_reg_2835 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal icmp_ln24_4_fu_1942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal trunc_ln28_2_fu_1958_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln28_2_reg_2844 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal col_1_fu_1988_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_1_reg_2860 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal icmp_ln26_5_fu_1967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal icmp_ln202_fu_2081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln202_reg_2881 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln186_fu_2059_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2885 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal empty_48_fu_2114_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal empty_48_reg_2890 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal tmp_42_reg_2911 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_45_reg_2916 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln193_fu_2184_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln193_reg_2921 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal mul_ln193_1_fu_2193_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln193_1_reg_2926 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183_reg_2931 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184_reg_2936 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185_reg_2941 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln186_fu_2199_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_reg_2946 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal tmp_fu_2204_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_2951 : STD_LOGIC_VECTOR (0 downto 0);
    signal parent_addr_reg_2962 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal icmp_ln202_1_fu_2217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln205_fu_2228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln205_reg_2968 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln24_fu_2233_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln24_reg_2972 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal trunc_ln23_fu_2241_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln23_reg_2983 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln26_fu_2250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_reg_2996 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state79 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state79 : signal is "none";
    signal grp_fu_1143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal trunc_ln28_fu_2261_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln28_reg_3005 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal zext_ln236_fu_2294_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln236_reg_3031 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal icmp_ln236_fu_2288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln237_fu_2303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln237_reg_3049 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state87 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state87 : signal is "none";
    signal min_x_load_reg_3073 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state88 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state88 : signal is "none";
    signal max_x_load_reg_3078 : STD_LOGIC_VECTOR (8 downto 0);
    signal min_y_load_reg_3083 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_y_load_reg_3088 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_parent_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_parent_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_parent_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_parent_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_x_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_x_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_x_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_x_d1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_x_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_x_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_x_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_x_d1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_y_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_y_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_y_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_y_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_y_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_y_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_y_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_y_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_center_is_green_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_center_is_green_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_center_is_green_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_center_is_green_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_address1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_d1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_parent_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_parent_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_d1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_parent_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_parent_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_is_external_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_is_external_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_is_external_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_is_external_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_x_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_x_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_x_we0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_x_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_y_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_y_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_y_we0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_y_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_is_green_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_is_green_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_is_green_we0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_is_green_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_count_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_count_out_ap_vld : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_parent_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_parent_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_is_external_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_is_external_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_min_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_min_x_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_max_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_max_x_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_min_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_min_y_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_max_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_max_y_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgR_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgR_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgG_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgG_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgB_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgB_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_center_is_green_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_center_is_green_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_center_is_green_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_center_is_green_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_parent_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_parent_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_min_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_min_x_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_max_x_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_max_x_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_min_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_min_y_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_max_y_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_max_y_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_is_external_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_is_external_ce1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_is_external_we1 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_is_external_d1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_start : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_done : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_idle : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_ready : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TREADY : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TDATA : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TVALID : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TKEEP : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TSTRB : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TDEST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgR_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgR_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgG_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgG_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgB_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgB_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_label_map_address0 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_label_map_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 : STD_LOGIC;
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_center_is_green_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_center_is_green_ce0 : STD_LOGIC;
    signal ra_1_reg_856 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_ra_i_0_lcssa_phi_fu_869_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ra_i_0_lcssa_reg_865 : STD_LOGIC_VECTOR (15 downto 0);
    signal cur_4_reg_876 : STD_LOGIC_VECTOR (8 downto 0);
    signal rb_1_reg_885 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_rb_i_0_lcssa_phi_fu_898_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal rb_i_0_lcssa_reg_894 : STD_LOGIC_VECTOR (15 downto 0);
    signal cur_7_reg_905 : STD_LOGIC_VECTOR (8 downto 0);
    signal lbl_2_reg_914 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal root_1_reg_929 : STD_LOGIC_VECTOR (8 downto 0);
    signal cur_1_reg_938 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state91 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state91 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state90 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state90 : signal is "none";
    signal grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state92 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state92 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (94 downto 0);
    signal ap_NS_fsm_state93 : STD_LOGIC;
    signal ap_CS_fsm_state94 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state94 : signal is "none";
    signal zext_ln139_fu_1354_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln137_1_fu_1402_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln166_fu_1456_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln171_fu_1779_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln172_2_fu_1783_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln24_2_fu_1863_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln24_3_fu_1873_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln24_4_fu_1882_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln27_1_fu_1899_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_1_fu_1908_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln24_5_fu_1919_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln24_6_fu_1928_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln24_7_fu_1937_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln27_2_fu_1953_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_2_fu_1962_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln55_fu_1979_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln55_fu_1973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_cast62_fu_2120_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln202_fu_2223_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln24_fu_2236_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln24_1_fu_2245_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln27_fu_2256_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln26_fu_2265_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_2_fu_294 : STD_LOGIC_VECTOR (16 downto 0);
    signal col_fu_298 : STD_LOGIC_VECTOR (31 downto 0);
    signal col_2_fu_2032_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal row_fu_302 : STD_LOGIC_VECTOR (31 downto 0);
    signal row_3_fu_2039_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_0_0175994_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal top_2_load_load_fu_1191_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_01759_196_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal middle_2_load_load_fu_1194_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_0_0_01759_298_fu_314 : STD_LOGIC_VECTOR (7 downto 0);
    signal gray_pix_1_load_load_fu_1197_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal lbl_fu_318 : STD_LOGIC_VECTOR (15 downto 0);
    signal top_2_fu_322 : STD_LOGIC_VECTOR (7 downto 0);
    signal middle_2_fu_326 : STD_LOGIC_VECTOR (7 downto 0);
    signal gray_pix_1_fu_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_fu_338 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvars_iv_next129_fu_2151_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal cur_fu_342 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln202_fu_2270_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_5_fu_346 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln236_fu_2308_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state90_on_subcall_done : BOOLEAN;
    signal trunc_ln129_4_fu_1428_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1115_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1115_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_1120_p0 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_1120_p1 : STD_LOGIC_VECTOR (42 downto 0);
    signal grp_fu_1115_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal trunc_ln129_1_fu_1204_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln129_fu_1200_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_s_fu_1224_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_31_fu_1232_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_36_fu_1246_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln137_2_fu_1254_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1268_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1268_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_38_fu_1282_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln137_3_fu_1290_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1304_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1304_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln139_1_fu_1350_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln_fu_1362_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln141_1_fu_1373_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln141_fu_1369_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln141_1_fu_1380_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln141_fu_1384_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln141_fu_1390_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_1120_p2 : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_1268_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln137_fu_1438_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_1431_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln137_fu_1442_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln166_fu_1456_p0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_2338_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1304_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln137_1_fu_1468_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sub_ln137_1_fu_1472_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_fu_1485_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln150_fu_1494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal top_fu_1500_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln151_fu_1518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal middle_fu_1523_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_fu_1541_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln160_fu_1551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln1_fu_1569_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln161_2_fu_1577_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln161_4_fu_1581_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln162_1_fu_1591_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln162_2_fu_1598_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln161_1_fu_1615_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln161_fu_1611_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln161_fu_1618_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln161_1_fu_1628_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln161_5_fu_1639_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln161_7_fu_1645_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln161_3_fu_1635_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln161_fu_1624_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln161_1_fu_1654_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln161_1_fu_1648_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln2_fu_1666_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln162_3_fu_1680_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln162_fu_1673_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln161_6_fu_1642_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln162_1_fu_1689_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln162_fu_1695_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln162_fu_1683_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln162_1_fu_1699_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln162_1_fu_1677_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal gy_fu_1705_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln163_fu_1718_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln163_fu_1715_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal mul_ln163_fu_1718_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2345_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln171_fu_1729_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_fu_1739_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_1744_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_1756_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln172_fu_1752_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln172_1_fu_1764_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln172_1_fu_1768_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln176_fu_1801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal next_label_1_fu_1807_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln173_fu_1795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal next_label_fu_1813_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lbl_1_fu_1821_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln176_1_fu_1845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln176_fu_1851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln181_fu_2022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln181_fu_2027_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2065_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_40_fu_2071_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln186_fu_2095_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln186_fu_2095_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln186_fu_2095_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_48_fu_2114_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_48_fu_2114_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_49_fu_2126_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul21_fu_2135_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul21_fu_2135_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul21_fu_2135_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul19_fu_2160_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul19_fu_2160_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul19_fu_2160_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln193_fu_2184_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln193_fu_2184_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln193_1_fu_2193_p0 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln193_1_fu_2193_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2065_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_fu_2204_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_2322_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2322_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_2322_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_2330_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2330_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_2338_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_2345_p0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2345_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal grp_fu_1268_ce : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal grp_fu_1304_ce : STD_LOGIC;
    signal grp_fu_2065_ap_start : STD_LOGIC;
    signal grp_fu_2065_ap_done : STD_LOGIC;
    signal grp_fu_2322_ce : STD_LOGIC;
    signal ap_CS_fsm_state95 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state95 : signal is "none";
    signal regslice_both_out_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal ap_ST_fsm_state91_blk : STD_LOGIC;
    signal ap_ST_fsm_state92_blk : STD_LOGIC;
    signal ap_ST_fsm_state93_blk : STD_LOGIC;
    signal ap_ST_fsm_state94_blk : STD_LOGIC;
    signal ap_ST_fsm_state95_blk : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (23 downto 0);
    signal in_stream_TVALID_int_regslice : STD_LOGIC;
    signal in_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_stream_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TKEEP_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_in_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TSTRB_int_regslice : STD_LOGIC_VECTOR (2 downto 0);
    signal regslice_both_in_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TUSER_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_user_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_last_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TID_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_id_V_U_ack_in : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal in_stream_TDEST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_in_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal regslice_both_in_stream_V_dest_V_U_ack_in : STD_LOGIC;
    signal out_stream_TVALID_int_regslice : STD_LOGIC;
    signal out_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_stream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_user_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_id_V_U_vld_out : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_out_stream_V_dest_V_U_vld_out : STD_LOGIC;
    signal empty_48_fu_2114_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_1120_p00 : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_2322_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_2322_p20 : STD_LOGIC_VECTOR (40 downto 0);
    signal grp_fu_2330_p00 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul19_fu_2160_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul21_fu_2135_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln186_fu_2095_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln193_1_fu_2193_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln193_fu_2184_p00 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component hls_object_green_classification_hls_object_green_classification_Pipeline_InitLoop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        parent_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce1 : OUT STD_LOGIC;
        parent_we1 : OUT STD_LOGIC;
        parent_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        min_x_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_x_ce1 : OUT STD_LOGIC;
        min_x_we1 : OUT STD_LOGIC;
        min_x_d1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_x_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_x_ce1 : OUT STD_LOGIC;
        max_x_we1 : OUT STD_LOGIC;
        max_x_d1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_y_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_y_ce1 : OUT STD_LOGIC;
        min_y_we1 : OUT STD_LOGIC;
        min_y_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_y_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_y_ce1 : OUT STD_LOGIC;
        max_y_we1 : OUT STD_LOGIC;
        max_y_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        center_is_green_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        center_is_green_ce1 : OUT STD_LOGIC;
        center_is_green_we1 : OUT STD_LOGIC;
        center_is_green_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        tmp : IN STD_LOGIC_VECTOR (0 downto 0);
        mul_ln193 : IN STD_LOGIC_VECTOR (13 downto 0);
        empty : IN STD_LOGIC_VECTOR (13 downto 0);
        mul_ln193_1 : IN STD_LOGIC_VECTOR (13 downto 0);
        trunc_ln3 : IN STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        label_map_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        label_map_ce0 : OUT STD_LOGIC;
        label_map_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        label_map_address1 : OUT STD_LOGIC_VECTOR (16 downto 0);
        label_map_ce1 : OUT STD_LOGIC;
        label_map_we1 : OUT STD_LOGIC;
        label_map_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        max_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_y_ce0 : OUT STD_LOGIC;
        max_y_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        max_y_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_y_ce1 : OUT STD_LOGIC;
        max_y_we1 : OUT STD_LOGIC;
        max_y_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        min_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_y_ce0 : OUT STD_LOGIC;
        min_y_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        min_y_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_y_ce1 : OUT STD_LOGIC;
        min_y_we1 : OUT STD_LOGIC;
        min_y_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_x_ce0 : OUT STD_LOGIC;
        max_x_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        max_x_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_x_ce1 : OUT STD_LOGIC;
        max_x_we1 : OUT STD_LOGIC;
        max_x_d1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce0 : OUT STD_LOGIC;
        parent_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        min_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_x_ce0 : OUT STD_LOGIC;
        min_x_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        min_x_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_x_ce1 : OUT STD_LOGIC;
        min_x_we1 : OUT STD_LOGIC;
        min_x_d1 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        next_label_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        parent_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce0 : OUT STD_LOGIC;
        parent_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        is_external_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        is_external_ce1 : OUT STD_LOGIC;
        is_external_we1 : OUT STD_LOGIC;
        is_external_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_pass_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        next_label_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        obj_x_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        obj_x_ce0 : OUT STD_LOGIC;
        obj_x_we0 : OUT STD_LOGIC;
        obj_x_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        obj_y_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        obj_y_ce0 : OUT STD_LOGIC;
        obj_y_we0 : OUT STD_LOGIC;
        obj_y_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        obj_is_green_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        obj_is_green_ce0 : OUT STD_LOGIC;
        obj_is_green_we0 : OUT STD_LOGIC;
        obj_is_green_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        count_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        count_out_ap_vld : OUT STD_LOGIC;
        parent_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce0 : OUT STD_LOGIC;
        parent_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        is_external_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        is_external_ce0 : OUT STD_LOGIC;
        is_external_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        min_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_x_ce0 : OUT STD_LOGIC;
        min_x_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        max_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_x_ce0 : OUT STD_LOGIC;
        max_x_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        min_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_y_ce0 : OUT STD_LOGIC;
        min_y_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        max_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_y_ce0 : OUT STD_LOGIC;
        max_y_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        imgR_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        imgR_ce0 : OUT STD_LOGIC;
        imgR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        imgG_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        imgG_ce0 : OUT STD_LOGIC;
        imgG_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        imgB_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        imgB_ce0 : OUT STD_LOGIC;
        imgB_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        center_is_green_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        center_is_green_ce1 : OUT STD_LOGIC;
        center_is_green_we1 : OUT STD_LOGIC;
        center_is_green_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        next_label_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        i_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        min_x_load_1 : IN STD_LOGIC_VECTOR (8 downto 0);
        max_x_load_1 : IN STD_LOGIC_VECTOR (8 downto 0);
        min_y_load_1 : IN STD_LOGIC_VECTOR (7 downto 0);
        max_y_load : IN STD_LOGIC_VECTOR (7 downto 0);
        parent_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        parent_ce0 : OUT STD_LOGIC;
        parent_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        min_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_x_ce0 : OUT STD_LOGIC;
        min_x_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        max_x_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_x_ce0 : OUT STD_LOGIC;
        max_x_q0 : IN STD_LOGIC_VECTOR (8 downto 0);
        min_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        min_y_ce0 : OUT STD_LOGIC;
        min_y_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        max_y_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_y_ce0 : OUT STD_LOGIC;
        max_y_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        is_external_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        is_external_ce1 : OUT STD_LOGIC;
        is_external_we1 : OUT STD_LOGIC;
        is_external_d1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (23 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        out_stream_TKEEP : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_stream_TSTRB : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_stream_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TID : OUT STD_LOGIC_VECTOR (0 downto 0);
        out_stream_TDEST : OUT STD_LOGIC_VECTOR (0 downto 0);
        imgR_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        imgR_ce0 : OUT STD_LOGIC;
        imgR_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        imgG_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        imgG_ce0 : OUT STD_LOGIC;
        imgG_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        imgB_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        imgB_ce0 : OUT STD_LOGIC;
        imgB_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        label_map_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
        label_map_ce0 : OUT STD_LOGIC;
        label_map_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 : OUT STD_LOGIC;
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        center_is_green_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        center_is_green_ce0 : OUT STD_LOGIC;
        center_is_green_q0 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_mul_32ns_34ns_65_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (33 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (64 downto 0) );
    end component;


    component hls_object_green_classification_mul_41ns_43ns_56_3_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (40 downto 0);
        din1 : IN STD_LOGIC_VECTOR (42 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (55 downto 0) );
    end component;


    component hls_object_green_classification_urem_32ns_3ns_2_36_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component hls_object_green_classification_mux_2_1_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hls_object_green_classification_mul_11s_11s_21_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component hls_object_green_classification_urem_8ns_3ns_2_12_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component hls_object_green_classification_mul_8ns_10ns_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component hls_object_green_classification_mul_7ns_8ns_14_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (6 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hls_object_green_classification_mux_3_2_1_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (0 downto 0);
        din1 : IN STD_LOGIC_VECTOR (0 downto 0);
        din2 : IN STD_LOGIC_VECTOR (0 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        din2 : IN STD_LOGIC_VECTOR (39 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (3 downto 0);
        din2 : IN STD_LOGIC_VECTOR (40 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (40 downto 0) );
    end component;


    component hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (10 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (20 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component hls_object_green_classification_parent_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_object_green_classification_CTRL_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        object_count : IN STD_LOGIC_VECTOR (15 downto 0);
        object_count_ap_vld : IN STD_LOGIC;
        obj_is_green_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        obj_is_green_ce0 : IN STD_LOGIC;
        obj_is_green_we0 : IN STD_LOGIC;
        obj_is_green_d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        obj_x_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        obj_x_ce0 : IN STD_LOGIC;
        obj_x_we0 : IN STD_LOGIC;
        obj_x_d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        obj_y_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        obj_y_ce0 : IN STD_LOGIC;
        obj_y_we0 : IN STD_LOGIC;
        obj_y_d0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component hls_object_green_classification_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    parent_U : component hls_object_green_classification_parent_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => parent_address0,
        ce0 => parent_ce0,
        q0 => parent_q0,
        address1 => parent_address1,
        ce1 => parent_ce1,
        we1 => parent_we1,
        d1 => parent_d1,
        q1 => parent_q1);

    min_x_U : component hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => min_x_address0,
        ce0 => min_x_ce0,
        q0 => min_x_q0,
        address1 => min_x_address1,
        ce1 => min_x_ce1,
        we1 => min_x_we1,
        d1 => min_x_d1);

    max_x_U : component hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 9,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => max_x_address0,
        ce0 => max_x_ce0,
        q0 => max_x_q0,
        address1 => max_x_address1,
        ce1 => max_x_ce1,
        we1 => max_x_we1,
        d1 => max_x_d1);

    min_y_U : component hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => min_y_address0,
        ce0 => min_y_ce0,
        q0 => min_y_q0,
        address1 => min_y_address1,
        ce1 => min_y_ce1,
        we1 => min_y_we1,
        d1 => min_y_d1);

    max_y_U : component hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => max_y_address0,
        ce0 => max_y_ce0,
        q0 => max_y_q0,
        address1 => max_y_address1,
        ce1 => max_y_ce1,
        we1 => max_y_we1,
        d1 => max_y_d1);

    center_is_green_U : component hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_center_is_green_address0,
        ce0 => center_is_green_ce0,
        q0 => center_is_green_q0,
        address1 => center_is_green_address1,
        ce1 => center_is_green_ce1,
        we1 => center_is_green_we1,
        d1 => center_is_green_d1);

    imgR_U : component hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 76800,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => imgR_address0,
        ce0 => imgR_ce0,
        q0 => imgR_q0,
        address1 => imgR_address1,
        ce1 => imgR_ce1,
        we1 => imgR_we1,
        d1 => R_reg_2485);

    imgG_U : component hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 76800,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => imgG_address0,
        ce0 => imgG_ce0,
        q0 => imgG_q0,
        address1 => imgG_address1,
        ce1 => imgG_ce1,
        we1 => imgG_we1,
        d1 => G_reg_2492);

    imgB_U : component hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 76800,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => imgB_address0,
        ce0 => imgB_ce0,
        q0 => imgB_q0,
        address1 => imgB_address1,
        ce1 => imgB_ce1,
        we1 => imgB_we1,
        d1 => B_reg_2497);

    hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_U : component hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2_reg_2553,
        ce0 => hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_ce0,
        we0 => hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_we0,
        d0 => gray_pix_reg_2568,
        q0 => hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_q0);

    hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_U : component hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb
    generic map (
        DataWidth => 8,
        AddressRange => 320,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3_reg_2558,
        ce0 => hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_ce0,
        we0 => hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_we0,
        d0 => gray_pix_reg_2568,
        q0 => hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_q0);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1);

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_U : component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
    generic map (
        DataWidth => 1,
        AddressRange => 8560,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0,
        ce0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0,
        q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0,
        address1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1,
        ce1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1,
        we1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1,
        d1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1);

    label_map_U : component hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 76800,
        AddressWidth => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => label_map_address0,
        ce0 => label_map_ce0,
        q0 => label_map_q0,
        address1 => label_map_address1,
        ce1 => label_map_ce1,
        we1 => label_map_we1,
        d1 => label_map_d1,
        q1 => label_map_q1);

    is_external_U : component hls_object_green_classification_center_is_green_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 1,
        AddressRange => 512,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_is_external_address0,
        ce0 => is_external_ce0,
        q0 => is_external_q0,
        address1 => is_external_address1,
        ce1 => is_external_ce1,
        we1 => is_external_we1,
        d1 => is_external_d1);

    grp_hls_object_green_classification_Pipeline_InitLoop_fu_947 : component hls_object_green_classification_hls_object_green_classification_Pipeline_InitLoop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_ready,
        parent_address1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_parent_address1,
        parent_ce1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_parent_ce1,
        parent_we1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_parent_we1,
        parent_d1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_parent_d1,
        min_x_address1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_x_address1,
        min_x_ce1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_x_ce1,
        min_x_we1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_x_we1,
        min_x_d1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_x_d1,
        max_x_address1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_x_address1,
        max_x_ce1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_x_ce1,
        max_x_we1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_x_we1,
        max_x_d1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_x_d1,
        min_y_address1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_y_address1,
        min_y_ce1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_y_ce1,
        min_y_we1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_y_we1,
        min_y_d1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_y_d1,
        max_y_address1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_y_address1,
        max_y_ce1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_y_ce1,
        max_y_we1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_y_we1,
        max_y_d1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_y_d1,
        center_is_green_address1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_center_is_green_address1,
        center_is_green_ce1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_center_is_green_ce1,
        center_is_green_we1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_center_is_green_we1,
        center_is_green_d1 => grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_center_is_green_d1);

    grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963 : component hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_ready,
        tmp => tmp_reg_2951,
        mul_ln193 => mul_ln193_reg_2921,
        empty => empty_48_reg_2890,
        mul_ln193_1 => mul_ln193_1_reg_2926,
        trunc_ln3 => trunc_ln186_reg_2946,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 => grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1);

    grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990 : component hls_object_green_classification_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_ready,
        label_map_address0 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_address0,
        label_map_ce0 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_ce0,
        label_map_q0 => label_map_q0,
        label_map_address1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_address1,
        label_map_ce1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_ce1,
        label_map_we1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_we1,
        label_map_d1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_d1,
        max_y_address0 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_address0,
        max_y_ce0 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_ce0,
        max_y_q0 => max_y_q0,
        max_y_address1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_address1,
        max_y_ce1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_ce1,
        max_y_we1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_we1,
        max_y_d1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_d1,
        min_y_address0 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_address0,
        min_y_ce0 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_ce0,
        min_y_q0 => min_y_q0,
        min_y_address1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_address1,
        min_y_ce1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_ce1,
        min_y_we1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_we1,
        min_y_d1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_d1,
        max_x_address0 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_address0,
        max_x_ce0 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_ce0,
        max_x_q0 => max_x_q0,
        max_x_address1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_address1,
        max_x_ce1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_ce1,
        max_x_we1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_we1,
        max_x_d1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_d1,
        parent_address0 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_parent_address0,
        parent_ce0 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_parent_ce0,
        parent_q0 => parent_q0,
        min_x_address0 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_address0,
        min_x_ce0 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_ce0,
        min_x_q0 => min_x_q0,
        min_x_address1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_address1,
        min_x_ce1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_ce1,
        min_x_we1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_we1,
        min_x_d1 => grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_d1);

    grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006 : component hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_ready,
        next_label_5 => reg_1159,
        parent_address0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_parent_address0,
        parent_ce0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_parent_ce0,
        parent_q0 => parent_q0,
        is_external_address1 => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_is_external_address1,
        is_external_ce1 => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_is_external_ce1,
        is_external_we1 => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_is_external_we1,
        is_external_d1 => grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_is_external_d1);

    grp_hls_object_green_classification_Pipeline_pass_4_fu_1015 : component hls_object_green_classification_hls_object_green_classification_Pipeline_pass_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_ready,
        next_label_5 => lbl_fu_318,
        obj_x_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_x_address0,
        obj_x_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_x_ce0,
        obj_x_we0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_x_we0,
        obj_x_d0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_x_d0,
        obj_y_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_y_address0,
        obj_y_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_y_ce0,
        obj_y_we0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_y_we0,
        obj_y_d0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_y_d0,
        obj_is_green_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_is_green_address0,
        obj_is_green_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_is_green_ce0,
        obj_is_green_we0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_is_green_we0,
        obj_is_green_d0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_is_green_d0,
        count_out => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_count_out,
        count_out_ap_vld => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_count_out_ap_vld,
        parent_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_parent_address0,
        parent_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_parent_ce0,
        parent_q0 => parent_q0,
        is_external_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_is_external_address0,
        is_external_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_is_external_ce0,
        is_external_q0 => is_external_q0,
        min_x_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_min_x_address0,
        min_x_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_min_x_ce0,
        min_x_q0 => min_x_q0,
        max_x_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_max_x_address0,
        max_x_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_max_x_ce0,
        max_x_q0 => max_x_q0,
        min_y_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_min_y_address0,
        min_y_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_min_y_ce0,
        min_y_q0 => min_y_q0,
        max_y_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_max_y_address0,
        max_y_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_max_y_ce0,
        max_y_q0 => max_y_q0,
        imgR_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgR_address0,
        imgR_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgR_ce0,
        imgR_q0 => imgR_q0,
        imgG_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgG_address0,
        imgG_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgG_ce0,
        imgG_q0 => imgG_q0,
        imgB_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgB_address0,
        imgB_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgB_ce0,
        imgB_q0 => imgB_q0,
        center_is_green_address1 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_center_is_green_address1,
        center_is_green_ce1 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_center_is_green_ce1,
        center_is_green_we1 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_center_is_green_we1,
        center_is_green_d1 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_center_is_green_d1);

    grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047 : component hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_ready,
        next_label_5 => reg_1159,
        i_5 => i_5_fu_346,
        min_x_load_1 => min_x_load_reg_3073,
        max_x_load_1 => max_x_load_reg_3078,
        min_y_load_1 => min_y_load_reg_3083,
        max_y_load => max_y_load_reg_3088,
        parent_address0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_parent_address0,
        parent_ce0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_parent_ce0,
        parent_q0 => parent_q0,
        min_x_address0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_min_x_address0,
        min_x_ce0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_min_x_ce0,
        min_x_q0 => min_x_q0,
        max_x_address0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_max_x_address0,
        max_x_ce0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_max_x_ce0,
        max_x_q0 => max_x_q0,
        min_y_address0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_min_y_address0,
        min_y_ce0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_min_y_ce0,
        min_y_q0 => min_y_q0,
        max_y_address0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_max_y_address0,
        max_y_ce0 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_max_y_ce0,
        max_y_q0 => max_y_q0,
        is_external_address1 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_is_external_address1,
        is_external_ce1 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_is_external_ce1,
        is_external_we1 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_is_external_we1,
        is_external_d1 => grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_is_external_d1);

    grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069 : component hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_start,
        ap_done => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_done,
        ap_idle => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_idle,
        ap_ready => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_ready,
        out_stream_TREADY => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TREADY,
        out_stream_TDATA => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TDATA,
        out_stream_TVALID => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TVALID,
        out_stream_TKEEP => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TKEEP,
        out_stream_TSTRB => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TSTRB,
        out_stream_TUSER => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TUSER,
        out_stream_TLAST => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TLAST,
        out_stream_TID => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TID,
        out_stream_TDEST => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TDEST,
        imgR_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgR_address0,
        imgR_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgR_ce0,
        imgR_q0 => imgR_q0,
        imgG_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgG_address0,
        imgG_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgG_ce0,
        imgG_q0 => imgG_q0,
        imgB_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgB_address0,
        imgB_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgB_ce0,
        imgB_q0 => imgB_q0,
        label_map_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_label_map_address0,
        label_map_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_label_map_ce0,
        label_map_q0 => label_map_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_q0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0,
        p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_q0,
        center_is_green_address0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_center_is_green_address0,
        center_is_green_ce0 => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_center_is_green_ce0,
        center_is_green_q0 => center_is_green_q0);

    CTRL_s_axi_U : component hls_object_green_classification_CTRL_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CTRL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CTRL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CTRL_AWVALID,
        AWREADY => s_axi_CTRL_AWREADY,
        AWADDR => s_axi_CTRL_AWADDR,
        WVALID => s_axi_CTRL_WVALID,
        WREADY => s_axi_CTRL_WREADY,
        WDATA => s_axi_CTRL_WDATA,
        WSTRB => s_axi_CTRL_WSTRB,
        ARVALID => s_axi_CTRL_ARVALID,
        ARREADY => s_axi_CTRL_ARREADY,
        ARADDR => s_axi_CTRL_ARADDR,
        RVALID => s_axi_CTRL_RVALID,
        RREADY => s_axi_CTRL_RREADY,
        RDATA => s_axi_CTRL_RDATA,
        RRESP => s_axi_CTRL_RRESP,
        BVALID => s_axi_CTRL_BVALID,
        BREADY => s_axi_CTRL_BREADY,
        BRESP => s_axi_CTRL_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        object_count => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_count_out,
        object_count_ap_vld => object_count_ap_vld,
        obj_is_green_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_is_green_address0,
        obj_is_green_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_is_green_ce0,
        obj_is_green_we0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_is_green_we0,
        obj_is_green_d0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_is_green_d0,
        obj_x_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_x_address0,
        obj_x_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_x_ce0,
        obj_x_we0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_x_we0,
        obj_x_d0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_x_d0,
        obj_y_address0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_y_address0,
        obj_y_ce0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_y_ce0,
        obj_y_we0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_y_we0,
        obj_y_d0 => grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_obj_y_d0);

    mul_32ns_34ns_65_2_1_U129 : component hls_object_green_classification_mul_32ns_34ns_65_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 34,
        dout_WIDTH => 65)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1115_p0,
        din1 => grp_fu_1115_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1115_p2);

    mul_41ns_43ns_56_3_1_U130 : component hls_object_green_classification_mul_41ns_43ns_56_3_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 41,
        din1_WIDTH => 43,
        dout_WIDTH => 56)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1120_p0,
        din1 => grp_fu_1120_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_1120_p2);

    urem_32ns_3ns_2_36_1_U131 : component hls_object_green_classification_urem_32ns_3ns_2_36_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1268_p0,
        din1 => grp_fu_1268_p1,
        ce => grp_fu_1268_ce,
        dout => grp_fu_1268_p2);

    urem_32ns_3ns_2_36_1_U132 : component hls_object_green_classification_urem_32ns_3ns_2_36_1
    generic map (
        ID => 1,
        NUM_STAGE => 36,
        din0_WIDTH => 32,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1304_p0,
        din1 => grp_fu_1304_p1,
        ce => grp_fu_1304_ce,
        dout => grp_fu_1304_p2);

    mux_2_1_8_1_1_U133 : component hls_object_green_classification_mux_2_1_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 1,
        dout_WIDTH => 8)
    port map (
        din0 => hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_q0,
        din1 => hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_q0,
        din2 => trunc_ln129_4_fu_1428_p1,
        dout => top_fu_1500_p4);

    mux_2_1_8_1_1_U134 : component hls_object_green_classification_mux_2_1_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 1,
        dout_WIDTH => 8)
    port map (
        din0 => hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_q0,
        din1 => hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_q0,
        din2 => trunc_ln129_4_fu_1428_p1,
        dout => middle_fu_1523_p4);

    mul_11s_11s_21_1_1_U135 : component hls_object_green_classification_mul_11s_11s_21_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        dout_WIDTH => 21)
    port map (
        din0 => mul_ln163_fu_1718_p0,
        din1 => mul_ln163_fu_1718_p1,
        dout => mul_ln163_fu_1718_p2);

    urem_8ns_3ns_2_12_seq_1_U136 : component hls_object_green_classification_urem_8ns_3ns_2_12_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_2065_ap_start,
        done => grp_fu_2065_ap_done,
        din0 => y_fu_338,
        din1 => grp_fu_2065_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_2065_p2);

    mul_8ns_10ns_17_1_1_U137 : component hls_object_green_classification_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln186_fu_2095_p0,
        din1 => mul_ln186_fu_2095_p1,
        dout => mul_ln186_fu_2095_p2);

    mul_7ns_8ns_14_1_1_U138 : component hls_object_green_classification_mul_7ns_8ns_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => empty_48_fu_2114_p0,
        din1 => empty_48_fu_2114_p1,
        dout => empty_48_fu_2114_p2);

    mul_8ns_10ns_17_1_1_U139 : component hls_object_green_classification_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul21_fu_2135_p0,
        din1 => mul21_fu_2135_p1,
        dout => mul21_fu_2135_p2);

    mul_8ns_10ns_17_1_1_U140 : component hls_object_green_classification_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul19_fu_2160_p0,
        din1 => mul19_fu_2160_p1,
        dout => mul19_fu_2160_p2);

    mul_7ns_8ns_14_1_1_U141 : component hls_object_green_classification_mul_7ns_8ns_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln193_fu_2184_p0,
        din1 => mul_ln193_fu_2184_p1,
        dout => mul_ln193_fu_2184_p2);

    mul_7ns_8ns_14_1_1_U142 : component hls_object_green_classification_mul_7ns_8ns_14_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 7,
        din1_WIDTH => 8,
        dout_WIDTH => 14)
    port map (
        din0 => mul_ln193_1_fu_2193_p0,
        din1 => mul_ln193_1_fu_2193_p1,
        dout => mul_ln193_1_fu_2193_p2);

    mux_3_2_1_1_1_U143 : component hls_object_green_classification_mux_3_2_1_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 1,
        din1_WIDTH => 1,
        din2_WIDTH => 1,
        din3_WIDTH => 2,
        dout_WIDTH => 1)
    port map (
        din0 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183_reg_2931,
        din1 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184_reg_2936,
        din2 => p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185_reg_2941,
        din3 => tmp_fu_2204_p4,
        dout => tmp_fu_2204_p5);

    mac_muladd_8ns_6ns_40ns_41_4_1_U144 : component hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        din2_WIDTH => 40,
        dout_WIDTH => 41)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2322_p0,
        din1 => grp_fu_2322_p1,
        din2 => grp_fu_2322_p2,
        ce => grp_fu_2322_ce,
        dout => grp_fu_2322_p3);

    mac_muladd_8ns_4ns_41ns_41_4_1_U145 : component hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 4,
        din2_WIDTH => 41,
        dout_WIDTH => 41)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2330_p0,
        din1 => grp_fu_2330_p1,
        din2 => grp_fu_2322_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2330_p3);

    mac_muladd_14s_7ns_14ns_14_4_1_U146 : component hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => udiv_ln_cast_reg_2533,
        din1 => grp_fu_2338_p1,
        din2 => udiv_ln137_1_cast_reg_2563,
        ce => ap_const_logic_1,
        dout => grp_fu_2338_p3);

    mac_muladd_11s_11s_21s_21_4_1_U147 : component hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 11,
        din1_WIDTH => 11,
        din2_WIDTH => 21,
        dout_WIDTH => 21)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2345_p0,
        din1 => grp_fu_2345_p1,
        din2 => mul_ln163_reg_2676,
        ce => ap_const_logic_1,
        dout => grp_fu_2345_p3);

    regslice_both_in_stream_V_data_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDATA,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_data_V_U_ack_in,
        data_out => in_stream_TDATA_int_regslice,
        vld_out => in_stream_TVALID_int_regslice,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_data_V_U_apdone_blk);

    regslice_both_in_stream_V_keep_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TKEEP,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_keep_V_U_ack_in,
        data_out => in_stream_TKEEP_int_regslice,
        vld_out => regslice_both_in_stream_V_keep_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_keep_V_U_apdone_blk);

    regslice_both_in_stream_V_strb_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TSTRB,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_strb_V_U_ack_in,
        data_out => in_stream_TSTRB_int_regslice,
        vld_out => regslice_both_in_stream_V_strb_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_strb_V_U_apdone_blk);

    regslice_both_in_stream_V_user_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TUSER,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_user_V_U_ack_in,
        data_out => in_stream_TUSER_int_regslice,
        vld_out => regslice_both_in_stream_V_user_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_user_V_U_apdone_blk);

    regslice_both_in_stream_V_last_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TLAST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_last_V_U_ack_in,
        data_out => in_stream_TLAST_int_regslice,
        vld_out => regslice_both_in_stream_V_last_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_last_V_U_apdone_blk);

    regslice_both_in_stream_V_id_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TID,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_id_V_U_ack_in,
        data_out => in_stream_TID_int_regslice,
        vld_out => regslice_both_in_stream_V_id_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_id_V_U_apdone_blk);

    regslice_both_in_stream_V_dest_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_TDEST,
        vld_in => in_stream_TVALID,
        ack_in => regslice_both_in_stream_V_dest_V_U_ack_in,
        data_out => in_stream_TDEST_int_regslice,
        vld_out => regslice_both_in_stream_V_dest_V_U_vld_out,
        ack_out => in_stream_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_V_dest_V_U_apdone_blk);

    regslice_both_out_stream_V_data_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 24)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TDATA,
        vld_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TVALID,
        ack_in => out_stream_TREADY_int_regslice,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_V_data_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_data_V_U_apdone_blk);

    regslice_both_out_stream_V_keep_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TKEEP,
        vld_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_keep_V_U_ack_in_dummy,
        data_out => out_stream_TKEEP,
        vld_out => regslice_both_out_stream_V_keep_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_keep_V_U_apdone_blk);

    regslice_both_out_stream_V_strb_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 3)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TSTRB,
        vld_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_strb_V_U_ack_in_dummy,
        data_out => out_stream_TSTRB,
        vld_out => regslice_both_out_stream_V_strb_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_strb_V_U_apdone_blk);

    regslice_both_out_stream_V_user_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TUSER,
        vld_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_user_V_U_ack_in_dummy,
        data_out => out_stream_TUSER,
        vld_out => regslice_both_out_stream_V_user_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_user_V_U_apdone_blk);

    regslice_both_out_stream_V_last_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TLAST,
        vld_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_last_V_U_ack_in_dummy,
        data_out => out_stream_TLAST,
        vld_out => regslice_both_out_stream_V_last_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_last_V_U_apdone_blk);

    regslice_both_out_stream_V_id_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TID,
        vld_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_id_V_U_ack_in_dummy,
        data_out => out_stream_TID,
        vld_out => regslice_both_out_stream_V_id_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_id_V_U_apdone_blk);

    regslice_both_out_stream_V_dest_V_U : component hls_object_green_classification_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TDEST,
        vld_in => grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TVALID,
        ack_in => regslice_both_out_stream_V_dest_V_U_ack_in_dummy,
        data_out => out_stream_TDEST,
        vld_out => regslice_both_out_stream_V_dest_V_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_V_dest_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state84)) then 
                    grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
                    grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state73)) then 
                    grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln202_1_fu_2217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
                    grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state93) and (ap_const_logic_1 = ap_CS_fsm_state92))) then 
                    grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state86) and ((icmp_ln236_fu_2288_p2 = ap_const_lv1_1) or (icmp_ln202_reg_2881 = ap_const_lv1_1)))) then 
                    grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_ready = ap_const_logic_1)) then 
                    grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    col_fu_298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                col_fu_298 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
                col_fu_298 <= col_2_fu_2032_p3;
            end if; 
        end if;
    end process;

    cur_1_reg_938_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fu_1143_p2 = ap_const_lv1_1) and (icmp_ln26_fu_2250_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                cur_1_reg_938 <= trunc_ln24_reg_2972;
            elsif (((grp_fu_1143_p2 = ap_const_lv1_0) and (icmp_ln26_reg_2996 = ap_const_lv1_0) and (icmp_ln205_reg_2968 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state82))) then 
                cur_1_reg_938 <= trunc_ln28_reg_3005;
            end if; 
        end if;
    end process;

    cur_4_reg_876_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state50) and (((icmp_ln24_2_fu_1887_p2 = ap_const_lv1_1) and (icmp_ln26_2_fu_1893_p2 = ap_const_lv1_0)) or ((icmp_ln26_2_fu_1893_p2 = ap_const_lv1_0) and (icmp_ln24_1_reg_2758 = ap_const_lv1_1))))) then 
                cur_4_reg_876 <= trunc_ln171_reg_2720;
            elsif (((icmp_ln26_3_fu_1913_p2 = ap_const_lv1_0) and (icmp_ln26_2_reg_2780 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state53))) then 
                cur_4_reg_876 <= trunc_ln28_1_reg_2789;
            end if; 
        end if;
    end process;

    cur_7_reg_905_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state57) and (((icmp_ln24_4_fu_1942_p2 = ap_const_lv1_1) and (icmp_ln26_4_fu_1947_p2 = ap_const_lv1_0)) or ((icmp_ln26_4_fu_1947_p2 = ap_const_lv1_0) and (icmp_ln24_3_reg_2807 = ap_const_lv1_1))))) then 
                cur_7_reg_905 <= trunc_ln172_reg_2733;
            elsif (((icmp_ln26_5_fu_1967_p2 = ap_const_lv1_0) and (icmp_ln26_4_reg_2835 = ap_const_lv1_0) and (edge_reg_2681 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln176_1_reg_2749) and (ap_const_lv1_1 = and_ln160_reg_2651) and (ap_const_logic_1 = ap_CS_fsm_state60))) then 
                cur_7_reg_905 <= trunc_ln28_2_reg_2844;
            end if; 
        end if;
    end process;

    cur_fu_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln186_fu_2059_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
                cur_fu_342 <= ap_const_lv16_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state82) and ((icmp_ln205_reg_2968 = ap_const_lv1_1) or ((grp_fu_1143_p2 = ap_const_lv1_1) or (icmp_ln26_reg_2996 = ap_const_lv1_1))))) then 
                cur_fu_342 <= add_ln202_fu_2270_p2;
            end if; 
        end if;
    end process;

    i_2_fu_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_2_fu_294 <= ap_const_lv17_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state60) and ((ap_const_lv1_0 = and_ln160_reg_2651) or ((edge_reg_2681 = ap_const_lv1_0) or ((ap_const_lv1_0 = and_ln176_1_reg_2749) or ((icmp_ln26_5_fu_1967_p2 = ap_const_lv1_1) or (icmp_ln26_4_reg_2835 = ap_const_lv1_1))))))) then 
                i_2_fu_294 <= i_8_reg_2439;
            end if; 
        end if;
    end process;

    i_5_fu_346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln202_reg_2881 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state83) and (grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_done = ap_const_logic_1))) then 
                i_5_fu_346 <= ap_const_lv16_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state90) and (ap_const_boolean_0 = ap_block_state90_on_subcall_done))) then 
                i_5_fu_346 <= add_ln236_fu_2308_p2;
            end if; 
        end if;
    end process;

    lbl_2_reg_914_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state39) or ((edge_reg_2681 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state44)))) then 
                lbl_2_reg_914 <= ap_const_lv16_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state60) and ((((icmp_ln26_4_reg_2835 = ap_const_lv1_1) and (edge_reg_2681 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln160_reg_2651)) or ((icmp_ln26_5_fu_1967_p2 = ap_const_lv1_1) and (edge_reg_2681 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln160_reg_2651))) or ((edge_reg_2681 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln160_reg_2651) and (ap_const_lv1_0 = and_ln176_1_reg_2749))))) then 
                lbl_2_reg_914 <= lbl_3_reg_2744;
            end if; 
        end if;
    end process;

    lbl_fu_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                lbl_fu_318 <= ap_const_lv16_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state60) and ((((icmp_ln26_4_reg_2835 = ap_const_lv1_1) and (edge_reg_2681 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln160_reg_2651)) or ((icmp_ln26_5_fu_1967_p2 = ap_const_lv1_1) and (edge_reg_2681 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln160_reg_2651))) or ((edge_reg_2681 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln160_reg_2651) and (ap_const_lv1_0 = and_ln176_1_reg_2749))))) then 
                lbl_fu_318 <= next_label_2_reg_2739;
            end if; 
        end if;
    end process;

    ra_1_reg_856_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_1_fu_1868_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                ra_1_reg_856 <= trunc_ln171_reg_2720;
            elsif (((icmp_ln24_2_fu_1887_p2 = ap_const_lv1_0) and (icmp_ln24_1_reg_2758 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
                ra_1_reg_856 <= trunc_ln53_reg_2767;
            end if; 
        end if;
    end process;

    ra_i_0_lcssa_reg_865_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_2_fu_1887_p2 = ap_const_lv1_1) and (icmp_ln24_1_reg_2758 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
                ra_i_0_lcssa_reg_865 <= reg_1152;
            elsif (((icmp_ln24_1_fu_1868_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state47))) then 
                ra_i_0_lcssa_reg_865 <= left_reg_2714;
            end if; 
        end if;
    end process;

    rb_1_reg_885_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_3_fu_1923_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
                rb_1_reg_885 <= trunc_ln172_reg_2733;
            elsif (((icmp_ln24_4_fu_1942_p2 = ap_const_lv1_0) and (icmp_ln24_3_reg_2807 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
                rb_1_reg_885 <= trunc_ln54_reg_2822;
            end if; 
        end if;
    end process;

    rb_i_0_lcssa_reg_894_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_4_fu_1942_p2 = ap_const_lv1_1) and (icmp_ln24_3_reg_2807 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
                rb_i_0_lcssa_reg_894 <= rb_reg_2816;
            elsif (((icmp_ln24_3_fu_1923_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
                rb_i_0_lcssa_reg_894 <= up_reg_2726;
            end if; 
        end if;
    end process;

    root_1_reg_929_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fu_1143_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then 
                root_1_reg_929 <= trunc_ln23_reg_2983;
            elsif (((icmp_ln205_fu_2228_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state76))) then 
                root_1_reg_929 <= trunc_ln24_fu_2233_p1;
            end if; 
        end if;
    end process;

    row_fu_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                row_fu_302 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
                row_fu_302 <= row_3_fu_2039_p3;
            end if; 
        end if;
    end process;

    y_fu_338_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln129_fu_1208_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                y_fu_338 <= ap_const_lv8_1;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
                y_fu_338 <= indvars_iv_next129_fu_2151_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                B_reg_2497 <= in_stream_TDATA_int_regslice(23 downto 16);
                G_reg_2492 <= in_stream_TDATA_int_regslice(15 downto 8);
                R_reg_2485 <= R_fu_1319_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln129_fu_1208_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    add_ln139_reg_2457(16 downto 6) <= add_ln139_fu_1240_p2(16 downto 6);
                col_load_1_reg_2444 <= col_fu_298;
                tmp_37_reg_2468 <= col_fu_298(31 downto 31);
                trunc_ln129_3_reg_2450 <= trunc_ln129_3_fu_1220_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state34)) then
                add_ln141_1_reg_2538 <= grp_fu_2330_p3;
                udiv_ln_cast_reg_2533 <= grp_fu_1115_p2(47 downto 34);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln160_fu_1557_p2) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                add_ln161_reg_2655 <= add_ln161_fu_1585_p2;
                add_ln162_reg_2660 <= add_ln162_fu_1602_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((edge_reg_2681 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                add_ln171_1_reg_2694 <= add_ln171_1_fu_1734_p2;
                add_ln172_2_reg_2699 <= add_ln172_2_fu_1774_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                and_ln160_reg_2651 <= and_ln160_fu_1557_p2;
                middle_3_reg_2645 <= middle_3_fu_1533_p3;
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171_reg_2589 <= zext_ln166_fu_1456_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172_reg_2594 <= zext_ln166_fu_1456_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173_reg_2599 <= zext_ln166_fu_1456_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174_reg_2604 <= zext_ln166_fu_1456_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175_reg_2609 <= zext_ln166_fu_1456_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176_reg_2614 <= zext_ln166_fu_1456_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177_reg_2619 <= zext_ln166_fu_1456_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178_reg_2624 <= zext_ln166_fu_1456_p1(14 - 1 downto 0);
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179_reg_2629 <= zext_ln166_fu_1456_p1(14 - 1 downto 0);
                select_ln137_1_reg_2634 <= select_ln137_1_fu_1478_p3;
                select_ln137_reg_2585 <= select_ln137_fu_1448_p3;
                top_3_reg_2638 <= top_3_fu_1510_p3;
                trunc_ln129_2_reg_2577 <= trunc_ln129_2_fu_1425_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                and_ln176_1_reg_2749 <= and_ln176_1_fu_1857_p2;
                lbl_3_reg_2744 <= lbl_3_fu_1837_p3;
                left_reg_2714 <= label_map_q1;
                next_label_2_reg_2739 <= next_label_2_fu_1829_p3;
                trunc_ln171_reg_2720 <= trunc_ln171_fu_1787_p1;
                trunc_ln172_reg_2733 <= trunc_ln172_fu_1791_p1;
                up_reg_2726 <= label_map_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state60) and ((ap_const_lv1_0 = and_ln160_reg_2651) or ((edge_reg_2681 = ap_const_lv1_0) or ((ap_const_lv1_0 = and_ln176_1_reg_2749) or ((icmp_ln26_5_fu_1967_p2 = ap_const_lv1_1) or (icmp_ln26_4_reg_2835 = ap_const_lv1_1))))))) then
                col_1_reg_2860 <= col_1_fu_1988_p2;
                gray_pix_1_fu_330 <= gray_pix_reg_2568;
                middle_2_fu_326 <= middle_3_reg_2645;
                p_0_0_0175994_fu_306 <= top_2_load_load_fu_1191_p1;
                p_0_0_01759_196_fu_310 <= middle_2_load_load_fu_1194_p1;
                p_0_0_01759_298_fu_314 <= gray_pix_1_load_load_fu_1197_p1;
                top_2_fu_322 <= top_3_reg_2638;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state43)) then
                edge_reg_2681 <= edge_fu_1724_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state70)) then
                empty_48_reg_2890 <= empty_48_fu_2114_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                gray_pix_1_load_load_fu_1197_p1 <= gray_pix_1_fu_330;
                i_8_reg_2439 <= i_8_fu_1214_p2;
                middle_2_load_load_fu_1194_p1 <= middle_2_fu_326;
                top_2_load_load_fu_1191_p1 <= top_2_fu_322;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                gray_pix_reg_2568 <= grp_fu_1120_p2(55 downto 48);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state40)) then
                gx_reg_2665 <= gx_fu_1660_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2_reg_2553 <= zext_ln137_1_fu_1402_p1(9 - 1 downto 0);
                hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3_reg_2558 <= zext_ln137_1_fu_1402_p1(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln186_fu_2059_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state62))) then
                icmp_ln202_reg_2881 <= icmp_ln202_fu_2081_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state76)) then
                icmp_ln205_reg_2968 <= icmp_ln205_fu_2228_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state87)) then
                icmp_ln237_reg_3049 <= icmp_ln237_fu_2303_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state47)) then
                icmp_ln24_1_reg_2758 <= icmp_ln24_1_fu_1868_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state54)) then
                icmp_ln24_3_reg_2807 <= icmp_ln24_3_fu_1923_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state50) and ((icmp_ln24_2_fu_1887_p2 = ap_const_lv1_1) or (icmp_ln24_1_reg_2758 = ap_const_lv1_1)))) then
                icmp_ln26_2_reg_2780 <= icmp_ln26_2_fu_1893_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state57) and ((icmp_ln24_4_fu_1942_p2 = ap_const_lv1_1) or (icmp_ln24_3_reg_2807 = ap_const_lv1_1)))) then
                icmp_ln26_4_reg_2835 <= icmp_ln26_4_fu_1947_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_fu_1143_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                icmp_ln26_reg_2996 <= icmp_ln26_fu_2250_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                label_map_addr_reg_2513 <= zext_ln139_fu_1354_p1(17 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state88)) then
                max_x_load_reg_3078 <= max_x_q0;
                max_y_load_reg_3088 <= max_y_q0;
                min_x_load_reg_3073 <= min_x_q0;
                min_y_load_reg_3083 <= min_y_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then
                mul_ln163_reg_2676 <= mul_ln163_fu_1718_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state72)) then
                mul_ln193_1_reg_2926 <= mul_ln193_1_fu_2193_p2;
                mul_ln193_reg_2921 <= mul_ln193_fu_2184_p2;
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183_reg_2931 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_q0;
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184_reg_2936 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_q0;
                p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185_reg_2941 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln202_1_fu_2217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then
                parent_addr_reg_2962 <= zext_ln202_fu_2223_p1(9 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state56)) then
                rb_reg_2816 <= parent_q0;
                trunc_ln54_reg_2822 <= trunc_ln54_fu_1933_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state76) or (ap_const_logic_1 = ap_CS_fsm_state54) or (ap_const_logic_1 = ap_CS_fsm_state47))) then
                reg_1148 <= parent_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state49))) then
                reg_1152 <= parent_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state89) or (ap_const_logic_1 = ap_CS_fsm_state84))) then
                reg_1159 <= lbl_fu_318;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state69)) then
                tmp_41_reg_2885 <= mul_ln186_fu_2095_p2(16 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state71)) then
                tmp_42_reg_2911 <= mul21_fu_2135_p2(16 downto 10);
                tmp_45_reg_2916 <= mul19_fu_2160_p2(16 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state73)) then
                tmp_reg_2951 <= tmp_fu_2204_p5;
                trunc_ln186_reg_2946 <= trunc_ln186_fu_2199_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state78)) then
                trunc_ln23_reg_2983 <= trunc_ln23_fu_2241_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln205_fu_2228_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state76))) then
                trunc_ln24_reg_2972 <= trunc_ln24_fu_2233_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then
                trunc_ln28_1_reg_2789 <= trunc_ln28_1_fu_1904_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state59)) then
                trunc_ln28_2_reg_2844 <= trunc_ln28_2_fu_1958_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state81)) then
                trunc_ln28_reg_3005 <= trunc_ln28_fu_2261_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                trunc_ln53_reg_2767 <= trunc_ln53_fu_1878_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                udiv_ln137_1_cast_reg_2563 <= grp_fu_1115_p2(47 downto 34);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln236_fu_2288_p2 = ap_const_lv1_0) and (icmp_ln202_reg_2881 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state86))) then
                    zext_ln236_reg_3031(15 downto 0) <= zext_ln236_fu_2294_p1(15 downto 0);
            end if;
        end if;
    end process;
    add_ln139_reg_2457(5 downto 0) <= "000000";
    zext_ln236_reg_3031(63 downto 16) <= "000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state30, ap_CS_fsm_state47, ap_CS_fsm_state54, ap_CS_fsm_state76, ap_CS_fsm_state3, icmp_ln129_fu_1208_p2, ap_CS_fsm_state38, and_ln160_fu_1557_p2, and_ln160_reg_2651, edge_reg_2681, ap_CS_fsm_state44, ap_CS_fsm_state46, and_ln176_1_fu_1857_p2, and_ln176_1_reg_2749, icmp_ln24_1_fu_1868_p2, icmp_ln24_1_reg_2758, icmp_ln26_2_fu_1893_p2, icmp_ln26_2_reg_2780, ap_CS_fsm_state50, icmp_ln24_2_fu_1887_p2, ap_CS_fsm_state53, icmp_ln26_3_fu_1913_p2, icmp_ln24_3_fu_1923_p2, icmp_ln24_3_reg_2807, icmp_ln26_4_fu_1947_p2, icmp_ln26_4_reg_2835, ap_CS_fsm_state57, icmp_ln24_4_fu_1942_p2, ap_CS_fsm_state60, icmp_ln26_5_fu_1967_p2, ap_CS_fsm_state62, icmp_ln202_reg_2881, icmp_ln186_fu_2059_p2, ap_CS_fsm_state75, icmp_ln202_1_fu_2217_p2, icmp_ln205_fu_2228_p2, icmp_ln205_reg_2968, icmp_ln26_fu_2250_p2, icmp_ln26_reg_2996, ap_CS_fsm_state79, grp_fu_1143_p2, ap_CS_fsm_state86, icmp_ln236_fu_2288_p2, icmp_ln237_fu_2303_p2, ap_CS_fsm_state87, grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_done, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_done, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_done, grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_done, grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_done, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_done, ap_CS_fsm_state82, ap_CS_fsm_state2, ap_CS_fsm_state74, ap_CS_fsm_state83, ap_CS_fsm_state85, ap_CS_fsm_state91, ap_CS_fsm_state90, ap_CS_fsm_state94, ap_block_state90_on_subcall_done, ap_CS_fsm_state95, regslice_both_out_stream_V_data_V_U_apdone_blk, in_stream_TVALID_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln129_fu_1208_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((in_stream_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                if (((ap_const_lv1_1 = and_ln160_fu_1557_p2) and (ap_const_logic_1 = ap_CS_fsm_state38))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                if (((edge_reg_2681 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state44))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                if (((ap_const_lv1_0 = and_ln176_1_fu_1857_p2) and (ap_const_logic_1 = ap_CS_fsm_state46))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state47 => 
                if (((icmp_ln24_1_fu_1868_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state47))) then
                    ap_NS_fsm <= ap_ST_fsm_state48;
                else
                    ap_NS_fsm <= ap_ST_fsm_state50;
                end if;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state50) and (((icmp_ln24_2_fu_1887_p2 = ap_const_lv1_1) and (icmp_ln26_2_fu_1893_p2 = ap_const_lv1_0)) or ((icmp_ln26_2_fu_1893_p2 = ap_const_lv1_0) and (icmp_ln24_1_reg_2758 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state51;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state50) and (((icmp_ln24_2_fu_1887_p2 = ap_const_lv1_1) and (icmp_ln26_2_fu_1893_p2 = ap_const_lv1_1)) or ((icmp_ln26_2_fu_1893_p2 = ap_const_lv1_1) and (icmp_ln24_1_reg_2758 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                else
                    ap_NS_fsm <= ap_ST_fsm_state48;
                end if;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state53) and ((icmp_ln26_3_fu_1913_p2 = ap_const_lv1_1) or (icmp_ln26_2_reg_2780 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state54;
                else
                    ap_NS_fsm <= ap_ST_fsm_state51;
                end if;
            when ap_ST_fsm_state54 => 
                if (((icmp_ln24_3_fu_1923_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state54))) then
                    ap_NS_fsm <= ap_ST_fsm_state55;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state57) and (((icmp_ln24_4_fu_1942_p2 = ap_const_lv1_1) and (icmp_ln26_4_fu_1947_p2 = ap_const_lv1_0)) or ((icmp_ln26_4_fu_1947_p2 = ap_const_lv1_0) and (icmp_ln24_3_reg_2807 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state57) and (((icmp_ln24_4_fu_1942_p2 = ap_const_lv1_1) and (icmp_ln26_4_fu_1947_p2 = ap_const_lv1_1)) or ((icmp_ln26_4_fu_1947_p2 = ap_const_lv1_1) and (icmp_ln24_3_reg_2807 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state60) and ((ap_const_lv1_0 = and_ln160_reg_2651) or ((edge_reg_2681 = ap_const_lv1_0) or ((ap_const_lv1_0 = and_ln176_1_reg_2749) or ((icmp_ln26_5_fu_1967_p2 = ap_const_lv1_1) or (icmp_ln26_4_reg_2835 = ap_const_lv1_1))))))) then
                    ap_NS_fsm <= ap_ST_fsm_state61;
                else
                    ap_NS_fsm <= ap_ST_fsm_state58;
                end if;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state62 => 
                if (((icmp_ln186_fu_2059_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state62))) then
                    ap_NS_fsm <= ap_ST_fsm_state75;
                else
                    ap_NS_fsm <= ap_ST_fsm_state63;
                end if;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                if (((grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state74))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                else
                    ap_NS_fsm <= ap_ST_fsm_state74;
                end if;
            when ap_ST_fsm_state75 => 
                if (((icmp_ln202_1_fu_2217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state75))) then
                    ap_NS_fsm <= ap_ST_fsm_state83;
                else
                    ap_NS_fsm <= ap_ST_fsm_state76;
                end if;
            when ap_ST_fsm_state76 => 
                if (((icmp_ln205_fu_2228_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state76))) then
                    ap_NS_fsm <= ap_ST_fsm_state77;
                else
                    ap_NS_fsm <= ap_ST_fsm_state82;
                end if;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                if (((grp_fu_1143_p2 = ap_const_lv1_1) and (icmp_ln26_fu_2250_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                    ap_NS_fsm <= ap_ST_fsm_state80;
                elsif (((grp_fu_1143_p2 = ap_const_lv1_1) and (icmp_ln26_fu_2250_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state79))) then
                    ap_NS_fsm <= ap_ST_fsm_state82;
                else
                    ap_NS_fsm <= ap_ST_fsm_state77;
                end if;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state82) and ((icmp_ln205_reg_2968 = ap_const_lv1_1) or ((grp_fu_1143_p2 = ap_const_lv1_1) or (icmp_ln26_reg_2996 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state75;
                else
                    ap_NS_fsm <= ap_ST_fsm_state80;
                end if;
            when ap_ST_fsm_state83 => 
                if (((icmp_ln202_reg_2881 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state83) and (grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state86;
                elsif (((icmp_ln202_reg_2881 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state83) and (grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state84;
                else
                    ap_NS_fsm <= ap_ST_fsm_state83;
                end if;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state85) and (grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state86;
                else
                    ap_NS_fsm <= ap_ST_fsm_state85;
                end if;
            when ap_ST_fsm_state86 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state86) and ((icmp_ln236_fu_2288_p2 = ap_const_lv1_1) or (icmp_ln202_reg_2881 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state91;
                else
                    ap_NS_fsm <= ap_ST_fsm_state87;
                end if;
            when ap_ST_fsm_state87 => 
                if (((icmp_ln237_fu_2303_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state87))) then
                    ap_NS_fsm <= ap_ST_fsm_state90;
                else
                    ap_NS_fsm <= ap_ST_fsm_state88;
                end if;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_state90;
            when ap_ST_fsm_state90 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state90) and (ap_const_boolean_0 = ap_block_state90_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state86;
                else
                    ap_NS_fsm <= ap_ST_fsm_state90;
                end if;
            when ap_ST_fsm_state91 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state91) and (grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state92;
                else
                    ap_NS_fsm <= ap_ST_fsm_state91;
                end if;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_state93;
            when ap_ST_fsm_state93 => 
                ap_NS_fsm <= ap_ST_fsm_state94;
            when ap_ST_fsm_state94 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state94) and (grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state95;
                else
                    ap_NS_fsm <= ap_ST_fsm_state94;
                end if;
            when ap_ST_fsm_state95 => 
                if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state95))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state95;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    G_fu_1323_p4 <= in_stream_TDATA_int_regslice(15 downto 8);
    R_fu_1319_p1 <= in_stream_TDATA_int_regslice(8 - 1 downto 0);
    add_ln139_1_fu_1350_p2 <= std_logic_vector(unsigned(add_ln139_reg_2457) + unsigned(trunc_ln129_3_reg_2450));
    add_ln139_fu_1240_p2 <= std_logic_vector(unsigned(tmp_s_fu_1224_p3) + unsigned(tmp_31_fu_1232_p3));
    add_ln161_1_fu_1654_p2 <= std_logic_vector(unsigned(zext_ln161_3_fu_1635_p1) + unsigned(sext_ln161_fu_1624_p1));
    add_ln161_fu_1585_p2 <= std_logic_vector(unsigned(zext_ln161_2_fu_1577_p1) + unsigned(zext_ln161_4_fu_1581_p1));
    add_ln162_1_fu_1699_p2 <= std_logic_vector(signed(sext_ln162_fu_1695_p1) + signed(sub_ln162_fu_1683_p2));
    add_ln162_fu_1602_p2 <= std_logic_vector(unsigned(zext_ln162_2_fu_1598_p1) + unsigned(zext_ln161_4_fu_1581_p1));
    add_ln171_1_fu_1734_p2 <= std_logic_vector(unsigned(add_ln139_reg_2457) + unsigned(add_ln171_fu_1729_p2));
    add_ln171_fu_1729_p2 <= std_logic_vector(unsigned(trunc_ln129_3_reg_2450) + unsigned(ap_const_lv17_1FFFF));
    add_ln172_1_fu_1768_p2 <= std_logic_vector(unsigned(zext_ln172_fu_1752_p1) + unsigned(zext_ln172_1_fu_1764_p1));
    add_ln172_2_fu_1774_p2 <= std_logic_vector(unsigned(add_ln172_1_fu_1768_p2) + unsigned(trunc_ln129_3_reg_2450));
    add_ln172_fu_1739_p2 <= std_logic_vector(unsigned(trunc_ln129_2_reg_2577) + unsigned(ap_const_lv8_FF));
    add_ln181_fu_2027_p2 <= std_logic_vector(unsigned(row_fu_302) + unsigned(ap_const_lv32_1));
    add_ln202_fu_2270_p2 <= std_logic_vector(unsigned(cur_fu_342) + unsigned(ap_const_lv16_1));
    add_ln236_fu_2308_p2 <= std_logic_vector(unsigned(i_5_fu_346) + unsigned(ap_const_lv16_1));
    and_ln160_fu_1557_p2 <= (icmp_ln160_fu_1551_p2 and icmp_ln150_fu_1494_p2);
    and_ln176_1_fu_1857_p2 <= (icmp_ln173_fu_1795_p2 and and_ln176_fu_1851_p2);
    and_ln176_fu_1851_p2 <= (icmp_ln176_fu_1801_p2 and icmp_ln176_1_fu_1845_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state45 <= ap_CS_fsm(44);
    ap_CS_fsm_state46 <= ap_CS_fsm(45);
    ap_CS_fsm_state47 <= ap_CS_fsm(46);
    ap_CS_fsm_state48 <= ap_CS_fsm(47);
    ap_CS_fsm_state49 <= ap_CS_fsm(48);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state50 <= ap_CS_fsm(49);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state76 <= ap_CS_fsm(75);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state78 <= ap_CS_fsm(77);
    ap_CS_fsm_state79 <= ap_CS_fsm(78);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_CS_fsm_state84 <= ap_CS_fsm(83);
    ap_CS_fsm_state85 <= ap_CS_fsm(84);
    ap_CS_fsm_state86 <= ap_CS_fsm(85);
    ap_CS_fsm_state87 <= ap_CS_fsm(86);
    ap_CS_fsm_state88 <= ap_CS_fsm(87);
    ap_CS_fsm_state89 <= ap_CS_fsm(88);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_CS_fsm_state90 <= ap_CS_fsm(89);
    ap_CS_fsm_state91 <= ap_CS_fsm(90);
    ap_CS_fsm_state92 <= ap_CS_fsm(91);
    ap_CS_fsm_state94 <= ap_CS_fsm(93);
    ap_CS_fsm_state95 <= ap_CS_fsm(94);
    ap_NS_fsm_state93 <= ap_NS_fsm(92);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state30_blk_assign_proc : process(in_stream_TVALID_int_regslice)
    begin
        if ((in_stream_TVALID_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;

    ap_ST_fsm_state74_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state74_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state74_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state75_blk <= ap_const_logic_0;
    ap_ST_fsm_state76_blk <= ap_const_logic_0;
    ap_ST_fsm_state77_blk <= ap_const_logic_0;
    ap_ST_fsm_state78_blk <= ap_const_logic_0;
    ap_ST_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state80_blk <= ap_const_logic_0;
    ap_ST_fsm_state81_blk <= ap_const_logic_0;
    ap_ST_fsm_state82_blk <= ap_const_logic_0;

    ap_ST_fsm_state83_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state83_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state83_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state84_blk <= ap_const_logic_0;

    ap_ST_fsm_state85_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state85_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state85_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state86_blk <= ap_const_logic_0;
    ap_ST_fsm_state87_blk <= ap_const_logic_0;
    ap_ST_fsm_state88_blk <= ap_const_logic_0;
    ap_ST_fsm_state89_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state90_blk_assign_proc : process(ap_block_state90_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state90_on_subcall_done)) then 
            ap_ST_fsm_state90_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state90_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state91_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state91_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state91_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state92_blk <= ap_const_logic_0;
    ap_ST_fsm_state93_blk <= ap_const_logic_0;

    ap_ST_fsm_state94_blk_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_done)
    begin
        if ((grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state94_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state94_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state95_blk_assign_proc : process(regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state95_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state95_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state90_on_subcall_done_assign_proc : process(icmp_ln237_reg_3049, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_done)
    begin
                ap_block_state90_on_subcall_done <= ((icmp_ln237_reg_3049 = ap_const_lv1_1) and (grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state95, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state95))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_ra_i_0_lcssa_phi_fu_869_p4_assign_proc : process(reg_1152, icmp_ln24_1_reg_2758, ap_CS_fsm_state50, icmp_ln24_2_fu_1887_p2, ra_i_0_lcssa_reg_865)
    begin
        if (((icmp_ln24_2_fu_1887_p2 = ap_const_lv1_1) and (icmp_ln24_1_reg_2758 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            ap_phi_mux_ra_i_0_lcssa_phi_fu_869_p4 <= reg_1152;
        else 
            ap_phi_mux_ra_i_0_lcssa_phi_fu_869_p4 <= ra_i_0_lcssa_reg_865;
        end if; 
    end process;


    ap_phi_mux_rb_i_0_lcssa_phi_fu_898_p4_assign_proc : process(icmp_ln24_3_reg_2807, rb_reg_2816, ap_CS_fsm_state57, icmp_ln24_4_fu_1942_p2, rb_i_0_lcssa_reg_894)
    begin
        if (((icmp_ln24_4_fu_1942_p2 = ap_const_lv1_1) and (icmp_ln24_3_reg_2807 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state57))) then 
            ap_phi_mux_rb_i_0_lcssa_phi_fu_898_p4 <= rb_reg_2816;
        else 
            ap_phi_mux_rb_i_0_lcssa_phi_fu_898_p4 <= rb_i_0_lcssa_reg_894;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state95, regslice_both_out_stream_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_out_stream_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state95))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    center_is_green_address1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_center_is_green_address1, grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_center_is_green_address1, ap_CS_fsm_state2, ap_CS_fsm_state91)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            center_is_green_address1 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_center_is_green_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            center_is_green_address1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_center_is_green_address1;
        else 
            center_is_green_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    center_is_green_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_center_is_green_ce0, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            center_is_green_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_center_is_green_ce0;
        else 
            center_is_green_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    center_is_green_ce1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_center_is_green_ce1, grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_center_is_green_ce1, ap_CS_fsm_state2, ap_CS_fsm_state91)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            center_is_green_ce1 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_center_is_green_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            center_is_green_ce1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_center_is_green_ce1;
        else 
            center_is_green_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    center_is_green_d1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_center_is_green_d1, grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_center_is_green_d1, ap_CS_fsm_state2, ap_CS_fsm_state91)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            center_is_green_d1 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_center_is_green_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            center_is_green_d1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_center_is_green_d1;
        else 
            center_is_green_d1 <= "X";
        end if; 
    end process;


    center_is_green_we1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_center_is_green_we1, grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_center_is_green_we1, ap_CS_fsm_state2, ap_CS_fsm_state91)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            center_is_green_we1 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_center_is_green_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            center_is_green_we1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_center_is_green_we1;
        else 
            center_is_green_we1 <= ap_const_logic_0;
        end if; 
    end process;

    col_1_fu_1988_p2 <= std_logic_vector(unsigned(col_fu_298) + unsigned(ap_const_lv32_1));
    col_2_fu_2032_p3 <= 
        ap_const_lv32_0 when (icmp_ln181_fu_2022_p2(0) = '1') else 
        col_1_reg_2860;
    edge_fu_1724_p2 <= "1" when (unsigned(grp_fu_2345_p3) > unsigned(ap_const_lv21_BD10)) else "0";
    empty_48_fu_2114_p0 <= empty_48_fu_2114_p00(7 - 1 downto 0);
    empty_48_fu_2114_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_reg_2885),14));
    empty_48_fu_2114_p1 <= ap_const_lv14_6B(8 - 1 downto 0);
    empty_49_fu_2126_p2 <= std_logic_vector(unsigned(y_fu_338) + unsigned(ap_const_lv8_FF));

    grp_fu_1115_p0_assign_proc : process(zext_ln137_fu_1398_p1, ap_CS_fsm_state33, zext_ln137_2_fu_1407_p1, ap_CS_fsm_state35)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_fu_1115_p0 <= zext_ln137_2_fu_1407_p1(32 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_1115_p0 <= zext_ln137_fu_1398_p1(32 - 1 downto 0);
        else 
            grp_fu_1115_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_1115_p1 <= ap_const_lv65_155555556(34 - 1 downto 0);
    grp_fu_1120_p0 <= grp_fu_1120_p00(41 - 1 downto 0);
    grp_fu_1120_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln141_1_reg_2538),56));
    grp_fu_1120_p1 <= ap_const_lv56_28F5C28F5C3(43 - 1 downto 0);
    grp_fu_1143_p2 <= "1" when (parent_q0 = reg_1152) else "0";

    grp_fu_1268_ce_assign_proc : process(ap_CS_fsm_state30, ap_CS_fsm_state3, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, in_stream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 
    = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((in_stream_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30)))) then 
            grp_fu_1268_ce <= ap_const_logic_1;
        else 
            grp_fu_1268_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1268_p0 <= (select_ln137_2_fu_1254_p3 xor row_fu_302);
    grp_fu_1268_p1 <= ap_const_lv32_3(3 - 1 downto 0);

    grp_fu_1304_ce_assign_proc : process(ap_CS_fsm_state30, ap_CS_fsm_state3, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37, ap_CS_fsm_state38, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, in_stream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 
    = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or ((in_stream_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30)))) then 
            grp_fu_1304_ce <= ap_const_logic_1;
        else 
            grp_fu_1304_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1304_p0 <= (select_ln137_3_fu_1290_p3 xor col_fu_298);
    grp_fu_1304_p1 <= ap_const_lv32_3(3 - 1 downto 0);

    grp_fu_2065_ap_start_assign_proc : process(ap_CS_fsm_state62, icmp_ln186_fu_2059_p2)
    begin
        if (((icmp_ln186_fu_2059_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state62))) then 
            grp_fu_2065_ap_start <= ap_const_logic_1;
        else 
            grp_fu_2065_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2065_p1 <= ap_const_lv8_3(3 - 1 downto 0);

    grp_fu_2322_ce_assign_proc : process(ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, in_stream_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or ((in_stream_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30)))) then 
            grp_fu_2322_ce <= ap_const_logic_1;
        else 
            grp_fu_2322_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2322_p0 <= grp_fu_2322_p00(8 - 1 downto 0);
    grp_fu_2322_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(G_fu_1323_p4),14));
    grp_fu_2322_p1 <= ap_const_lv14_3B(6 - 1 downto 0);
    grp_fu_2322_p2 <= grp_fu_2322_p20(40 - 1 downto 0);
    grp_fu_2322_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln141_fu_1390_p1),41));
    grp_fu_2330_p0 <= grp_fu_2330_p00(8 - 1 downto 0);
    grp_fu_2330_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(B_reg_2497),12));
    grp_fu_2330_p1 <= ap_const_lv12_B(4 - 1 downto 0);
    grp_fu_2338_p1 <= ap_const_lv14_6B(7 - 1 downto 0);
    grp_fu_2345_p0 <= sext_ln163_1_fu_1711_p1(11 - 1 downto 0);
    grp_fu_2345_p1 <= sext_ln163_1_fu_1711_p1(11 - 1 downto 0);
    grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_start <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_start <= grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_start <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_start <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_start <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_start <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_ap_start_reg;
    grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TREADY <= (out_stream_TREADY_int_regslice and ap_CS_fsm_state94);
    grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_start <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_ap_start_reg;
    gx_fu_1660_p2 <= std_logic_vector(unsigned(add_ln161_1_fu_1654_p2) + unsigned(sub_ln161_1_fu_1648_p2));
    gy_fu_1705_p2 <= std_logic_vector(unsigned(add_ln162_1_fu_1699_p2) - unsigned(zext_ln162_1_fu_1677_p1));

    hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_ce0 <= ap_const_logic_1;
        else 
            hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_we0_assign_proc : process(ap_CS_fsm_state38, trunc_ln129_4_fu_1428_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) and (trunc_ln129_4_fu_1428_p1 = ap_const_lv1_1))) then 
            hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_we0 <= ap_const_logic_1;
        else 
            hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_we0 <= ap_const_logic_0;
        end if; 
    end process;


    hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_ce0_assign_proc : process(ap_CS_fsm_state37, ap_CS_fsm_state38)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_ce0 <= ap_const_logic_1;
        else 
            hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_we0_assign_proc : process(ap_CS_fsm_state38, trunc_ln129_4_fu_1428_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state38) and (trunc_ln129_4_fu_1428_p1 = ap_const_lv1_0))) then 
            hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_we0 <= ap_const_logic_1;
        else 
            hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    i_8_fu_1214_p2 <= std_logic_vector(unsigned(i_2_fu_294) + unsigned(ap_const_lv17_1));
    icmp_ln129_fu_1208_p2 <= "1" when (i_2_fu_294 = ap_const_lv17_12C00) else "0";
    icmp_ln150_fu_1494_p2 <= "1" when (signed(tmp_39_fu_1485_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln151_fu_1518_p2 <= "1" when (signed(row_fu_302) > signed(ap_const_lv32_0)) else "0";
    icmp_ln160_fu_1551_p2 <= "1" when (signed(tmp_46_fu_1541_p4) > signed(ap_const_lv31_0)) else "0";
    icmp_ln173_fu_1795_p2 <= "0" when (label_map_q1 = ap_const_lv16_0) else "1";
    icmp_ln176_1_fu_1845_p2 <= "0" when (label_map_q1 = label_map_q0) else "1";
    icmp_ln176_fu_1801_p2 <= "0" when (label_map_q0 = ap_const_lv16_0) else "1";
    icmp_ln181_fu_2022_p2 <= "1" when (col_1_reg_2860 = ap_const_lv32_140) else "0";
    icmp_ln186_fu_2059_p2 <= "1" when (y_fu_338 = ap_const_lv8_EF) else "0";
    icmp_ln202_1_fu_2217_p2 <= "1" when (unsigned(cur_fu_342) < unsigned(lbl_fu_318)) else "0";
    icmp_ln202_fu_2081_p2 <= "1" when (tmp_40_fu_2071_p4 = ap_const_lv15_0) else "0";
    icmp_ln205_fu_2228_p2 <= "1" when (cur_fu_342 = parent_q0) else "0";
    icmp_ln236_fu_2288_p2 <= "1" when (i_5_fu_346 = lbl_fu_318) else "0";
    icmp_ln237_fu_2303_p2 <= "1" when (i_5_fu_346 = parent_q0) else "0";
    icmp_ln24_1_fu_1868_p2 <= "1" when (parent_q0 = left_reg_2714) else "0";
    icmp_ln24_2_fu_1887_p2 <= "1" when (parent_q0 = reg_1152) else "0";
    icmp_ln24_3_fu_1923_p2 <= "1" when (parent_q0 = up_reg_2726) else "0";
    icmp_ln24_4_fu_1942_p2 <= "1" when (parent_q0 = rb_reg_2816) else "0";
    icmp_ln26_2_fu_1893_p2 <= "1" when (reg_1148 = ap_phi_mux_ra_i_0_lcssa_phi_fu_869_p4) else "0";
    icmp_ln26_3_fu_1913_p2 <= "1" when (parent_q0 = ra_i_0_lcssa_reg_865) else "0";
    icmp_ln26_4_fu_1947_p2 <= "1" when (reg_1148 = ap_phi_mux_rb_i_0_lcssa_phi_fu_898_p4) else "0";
    icmp_ln26_5_fu_1967_p2 <= "1" when (parent_q0 = rb_i_0_lcssa_reg_894) else "0";
    icmp_ln26_fu_2250_p2 <= "1" when (reg_1148 = reg_1152) else "0";
    icmp_ln55_fu_1973_p2 <= "1" when (ra_i_0_lcssa_reg_865 = rb_i_0_lcssa_reg_894) else "0";

    imgB_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgB_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgB_address0, ap_CS_fsm_state91, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            imgB_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgB_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            imgB_address0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgB_address0;
        else 
            imgB_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    imgB_address1 <= zext_ln139_fu_1354_p1(17 - 1 downto 0);

    imgB_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgB_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgB_ce0, ap_CS_fsm_state91, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            imgB_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgB_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            imgB_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgB_ce0;
        else 
            imgB_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    imgB_ce1_assign_proc : process(ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            imgB_ce1 <= ap_const_logic_1;
        else 
            imgB_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    imgB_we1_assign_proc : process(ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            imgB_we1 <= ap_const_logic_1;
        else 
            imgB_we1 <= ap_const_logic_0;
        end if; 
    end process;


    imgG_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgG_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgG_address0, ap_CS_fsm_state91, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            imgG_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgG_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            imgG_address0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgG_address0;
        else 
            imgG_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    imgG_address1 <= zext_ln139_fu_1354_p1(17 - 1 downto 0);

    imgG_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgG_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgG_ce0, ap_CS_fsm_state91, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            imgG_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgG_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            imgG_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgG_ce0;
        else 
            imgG_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    imgG_ce1_assign_proc : process(ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            imgG_ce1 <= ap_const_logic_1;
        else 
            imgG_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    imgG_we1_assign_proc : process(ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            imgG_we1 <= ap_const_logic_1;
        else 
            imgG_we1 <= ap_const_logic_0;
        end if; 
    end process;


    imgR_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgR_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgR_address0, ap_CS_fsm_state91, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            imgR_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgR_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            imgR_address0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgR_address0;
        else 
            imgR_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    imgR_address1 <= zext_ln139_fu_1354_p1(17 - 1 downto 0);

    imgR_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgR_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgR_ce0, ap_CS_fsm_state91, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            imgR_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_imgR_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            imgR_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_imgR_ce0;
        else 
            imgR_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    imgR_ce1_assign_proc : process(ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            imgR_ce1 <= ap_const_logic_1;
        else 
            imgR_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    imgR_we1_assign_proc : process(ap_CS_fsm_state32)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            imgR_we1 <= ap_const_logic_1;
        else 
            imgR_we1 <= ap_const_logic_0;
        end if; 
    end process;


    in_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state30, in_stream_TVALID_int_regslice)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            in_stream_TDATA_blk_n <= in_stream_TVALID_int_regslice;
        else 
            in_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_stream_TREADY <= regslice_both_in_stream_V_data_V_U_ack_in;

    in_stream_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state30, in_stream_TVALID_int_regslice)
    begin
        if (((in_stream_TVALID_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state30))) then 
            in_stream_TREADY_int_regslice <= ap_const_logic_1;
        else 
            in_stream_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    indvars_iv_next129_fu_2151_p2 <= std_logic_vector(unsigned(y_fu_338) + unsigned(ap_const_lv8_1));

    is_external_address1_assign_proc : process(icmp_ln237_reg_3049, grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_is_external_address1, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_is_external_address1, ap_CS_fsm_state85, ap_CS_fsm_state90)
    begin
        if (((icmp_ln237_reg_3049 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state90))) then 
            is_external_address1 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_is_external_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            is_external_address1 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_is_external_address1;
        else 
            is_external_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    is_external_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_is_external_ce0, ap_CS_fsm_state91)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            is_external_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_is_external_ce0;
        else 
            is_external_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    is_external_ce1_assign_proc : process(icmp_ln237_reg_3049, grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_is_external_ce1, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_is_external_ce1, ap_CS_fsm_state85, ap_CS_fsm_state90)
    begin
        if (((icmp_ln237_reg_3049 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state90))) then 
            is_external_ce1 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_is_external_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            is_external_ce1 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_is_external_ce1;
        else 
            is_external_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    is_external_d1_assign_proc : process(icmp_ln237_reg_3049, grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_is_external_d1, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_is_external_d1, ap_CS_fsm_state85, ap_CS_fsm_state90)
    begin
        if (((icmp_ln237_reg_3049 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state90))) then 
            is_external_d1 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_is_external_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            is_external_d1 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_is_external_d1;
        else 
            is_external_d1 <= "X";
        end if; 
    end process;


    is_external_we1_assign_proc : process(icmp_ln237_reg_3049, grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_is_external_we1, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_is_external_we1, ap_CS_fsm_state85, ap_CS_fsm_state90)
    begin
        if (((icmp_ln237_reg_3049 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state90))) then 
            is_external_we1 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_is_external_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            is_external_we1 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_is_external_we1;
        else 
            is_external_we1 <= ap_const_logic_0;
        end if; 
    end process;


    label_map_address0_assign_proc : process(ap_CS_fsm_state45, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_label_map_address0, ap_CS_fsm_state83, ap_CS_fsm_state94, zext_ln172_2_fu_1783_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            label_map_address0 <= zext_ln172_2_fu_1783_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            label_map_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_label_map_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            label_map_address0 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_address0;
        else 
            label_map_address0 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    label_map_address1_assign_proc : process(label_map_addr_reg_2513, ap_CS_fsm_state45, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_address1, ap_CS_fsm_state83, zext_ln171_fu_1779_p1, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            label_map_address1 <= label_map_addr_reg_2513;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            label_map_address1 <= zext_ln171_fu_1779_p1(17 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            label_map_address1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_address1;
        else 
            label_map_address1 <= "XXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    label_map_ce0_assign_proc : process(ap_CS_fsm_state45, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_label_map_ce0, ap_CS_fsm_state83, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            label_map_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            label_map_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_label_map_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            label_map_ce0 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_ce0;
        else 
            label_map_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    label_map_ce1_assign_proc : process(ap_CS_fsm_state45, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_ce1, ap_CS_fsm_state83, ap_CS_fsm_state61)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            label_map_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            label_map_ce1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_ce1;
        else 
            label_map_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    label_map_d1_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_d1, lbl_2_reg_914, ap_CS_fsm_state83, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            label_map_d1 <= lbl_2_reg_914;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            label_map_d1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_d1;
        else 
            label_map_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    label_map_we1_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_we1, ap_CS_fsm_state83, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            label_map_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            label_map_we1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_label_map_we1;
        else 
            label_map_we1 <= ap_const_logic_0;
        end if; 
    end process;

    lbl_1_fu_1821_p3 <= 
        label_map_q0 when (icmp_ln176_fu_1801_p2(0) = '1') else 
        lbl_fu_318;
    lbl_3_fu_1837_p3 <= 
        label_map_q1 when (icmp_ln173_fu_1795_p2(0) = '1') else 
        lbl_1_fu_1821_p3;

    max_x_address0_assign_proc : process(zext_ln236_reg_3031, icmp_ln237_reg_3049, ap_CS_fsm_state87, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_address0, grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_max_x_address0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_max_x_address0, ap_CS_fsm_state83, ap_CS_fsm_state91, ap_CS_fsm_state90)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            max_x_address0 <= zext_ln236_reg_3031(9 - 1 downto 0);
        elsif (((icmp_ln237_reg_3049 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state90))) then 
            max_x_address0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_max_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            max_x_address0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_max_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            max_x_address0 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_address0;
        else 
            max_x_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    max_x_address1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_x_address1, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_address1, ap_CS_fsm_state2, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            max_x_address1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            max_x_address1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_x_address1;
        else 
            max_x_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    max_x_ce0_assign_proc : process(icmp_ln237_reg_3049, ap_CS_fsm_state87, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_ce0, grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_max_x_ce0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_max_x_ce0, ap_CS_fsm_state83, ap_CS_fsm_state91, ap_CS_fsm_state90)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            max_x_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln237_reg_3049 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state90))) then 
            max_x_ce0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_max_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            max_x_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_max_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            max_x_ce0 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_ce0;
        else 
            max_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_x_ce1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_x_ce1, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_ce1, ap_CS_fsm_state2, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            max_x_ce1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            max_x_ce1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_x_ce1;
        else 
            max_x_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_x_d1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_x_d1, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_d1, ap_CS_fsm_state2, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            max_x_d1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            max_x_d1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_x_d1;
        else 
            max_x_d1 <= "XXXXXXXXX";
        end if; 
    end process;


    max_x_we1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_x_we1, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_we1, ap_CS_fsm_state2, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            max_x_we1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_x_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            max_x_we1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_x_we1;
        else 
            max_x_we1 <= ap_const_logic_0;
        end if; 
    end process;


    max_y_address0_assign_proc : process(zext_ln236_reg_3031, icmp_ln237_reg_3049, ap_CS_fsm_state87, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_address0, grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_max_y_address0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_max_y_address0, ap_CS_fsm_state83, ap_CS_fsm_state91, ap_CS_fsm_state90)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            max_y_address0 <= zext_ln236_reg_3031(9 - 1 downto 0);
        elsif (((icmp_ln237_reg_3049 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state90))) then 
            max_y_address0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_max_y_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            max_y_address0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_max_y_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            max_y_address0 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_address0;
        else 
            max_y_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    max_y_address1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_y_address1, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_address1, ap_CS_fsm_state2, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            max_y_address1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            max_y_address1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_y_address1;
        else 
            max_y_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    max_y_ce0_assign_proc : process(icmp_ln237_reg_3049, ap_CS_fsm_state87, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_ce0, grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_max_y_ce0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_max_y_ce0, ap_CS_fsm_state83, ap_CS_fsm_state91, ap_CS_fsm_state90)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            max_y_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln237_reg_3049 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state90))) then 
            max_y_ce0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_max_y_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            max_y_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_max_y_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            max_y_ce0 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_ce0;
        else 
            max_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_y_ce1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_y_ce1, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_ce1, ap_CS_fsm_state2, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            max_y_ce1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            max_y_ce1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_y_ce1;
        else 
            max_y_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_y_d1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_y_d1, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_d1, ap_CS_fsm_state2, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            max_y_d1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            max_y_d1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_y_d1;
        else 
            max_y_d1 <= "XXXXXXXX";
        end if; 
    end process;


    max_y_we1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_y_we1, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_we1, ap_CS_fsm_state2, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            max_y_we1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_max_y_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            max_y_we1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_max_y_we1;
        else 
            max_y_we1 <= ap_const_logic_0;
        end if; 
    end process;

    middle_3_fu_1533_p3 <= 
        middle_fu_1523_p4 when (icmp_ln151_fu_1518_p2(0) = '1') else 
        ap_const_lv8_0;

    min_x_address0_assign_proc : process(zext_ln236_reg_3031, icmp_ln237_reg_3049, ap_CS_fsm_state87, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_address0, grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_min_x_address0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_min_x_address0, ap_CS_fsm_state83, ap_CS_fsm_state91, ap_CS_fsm_state90)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            min_x_address0 <= zext_ln236_reg_3031(9 - 1 downto 0);
        elsif (((icmp_ln237_reg_3049 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state90))) then 
            min_x_address0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_min_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            min_x_address0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_min_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            min_x_address0 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_address0;
        else 
            min_x_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    min_x_address1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_x_address1, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_address1, ap_CS_fsm_state2, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            min_x_address1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            min_x_address1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_x_address1;
        else 
            min_x_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    min_x_ce0_assign_proc : process(icmp_ln237_reg_3049, ap_CS_fsm_state87, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_ce0, grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_min_x_ce0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_min_x_ce0, ap_CS_fsm_state83, ap_CS_fsm_state91, ap_CS_fsm_state90)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            min_x_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln237_reg_3049 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state90))) then 
            min_x_ce0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_min_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            min_x_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_min_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            min_x_ce0 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_ce0;
        else 
            min_x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    min_x_ce1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_x_ce1, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_ce1, ap_CS_fsm_state2, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            min_x_ce1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            min_x_ce1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_x_ce1;
        else 
            min_x_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    min_x_d1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_x_d1, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_d1, ap_CS_fsm_state2, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            min_x_d1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            min_x_d1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_x_d1;
        else 
            min_x_d1 <= "XXXXXXXXX";
        end if; 
    end process;


    min_x_we1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_x_we1, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_we1, ap_CS_fsm_state2, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            min_x_we1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_x_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            min_x_we1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_x_we1;
        else 
            min_x_we1 <= ap_const_logic_0;
        end if; 
    end process;


    min_y_address0_assign_proc : process(zext_ln236_reg_3031, icmp_ln237_reg_3049, ap_CS_fsm_state87, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_address0, grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_min_y_address0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_min_y_address0, ap_CS_fsm_state83, ap_CS_fsm_state91, ap_CS_fsm_state90)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            min_y_address0 <= zext_ln236_reg_3031(9 - 1 downto 0);
        elsif (((icmp_ln237_reg_3049 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state90))) then 
            min_y_address0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_min_y_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            min_y_address0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_min_y_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            min_y_address0 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_address0;
        else 
            min_y_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    min_y_address1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_y_address1, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_address1, ap_CS_fsm_state2, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            min_y_address1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            min_y_address1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_y_address1;
        else 
            min_y_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    min_y_ce0_assign_proc : process(icmp_ln237_reg_3049, ap_CS_fsm_state87, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_ce0, grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_min_y_ce0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_min_y_ce0, ap_CS_fsm_state83, ap_CS_fsm_state91, ap_CS_fsm_state90)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state87)) then 
            min_y_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln237_reg_3049 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state90))) then 
            min_y_ce0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_min_y_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            min_y_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_min_y_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            min_y_ce0 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_ce0;
        else 
            min_y_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    min_y_ce1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_y_ce1, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_ce1, ap_CS_fsm_state2, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            min_y_ce1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            min_y_ce1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_y_ce1;
        else 
            min_y_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    min_y_d1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_y_d1, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_d1, ap_CS_fsm_state2, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            min_y_d1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            min_y_d1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_y_d1;
        else 
            min_y_d1 <= "XXXXXXXX";
        end if; 
    end process;


    min_y_we1_assign_proc : process(grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_y_we1, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_we1, ap_CS_fsm_state2, ap_CS_fsm_state83)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            min_y_we1 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_min_y_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            min_y_we1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_min_y_we1;
        else 
            min_y_we1 <= ap_const_logic_0;
        end if; 
    end process;

    mul19_fu_2160_p0 <= mul19_fu_2160_p00(8 - 1 downto 0);
    mul19_fu_2160_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv_next129_fu_2151_p2),17));
    mul19_fu_2160_p1 <= ap_const_lv17_156(10 - 1 downto 0);
    mul21_fu_2135_p0 <= mul21_fu_2135_p00(8 - 1 downto 0);
    mul21_fu_2135_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_49_fu_2126_p2),17));
    mul21_fu_2135_p1 <= ap_const_lv17_156(10 - 1 downto 0);
    mul_ln163_fu_1718_p0 <= sext_ln163_fu_1715_p1(11 - 1 downto 0);
    mul_ln163_fu_1718_p1 <= sext_ln163_fu_1715_p1(11 - 1 downto 0);
    mul_ln186_fu_2095_p0 <= mul_ln186_fu_2095_p00(8 - 1 downto 0);
    mul_ln186_fu_2095_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_fu_338),17));
    mul_ln186_fu_2095_p1 <= ap_const_lv17_156(10 - 1 downto 0);
    mul_ln193_1_fu_2193_p0 <= mul_ln193_1_fu_2193_p00(7 - 1 downto 0);
    mul_ln193_1_fu_2193_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_reg_2916),14));
    mul_ln193_1_fu_2193_p1 <= ap_const_lv14_6B(8 - 1 downto 0);
    mul_ln193_fu_2184_p0 <= mul_ln193_fu_2184_p00(7 - 1 downto 0);
    mul_ln193_fu_2184_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_42_reg_2911),14));
    mul_ln193_fu_2184_p1 <= ap_const_lv14_6B(8 - 1 downto 0);
    next_label_1_fu_1807_p2 <= std_logic_vector(unsigned(lbl_fu_318) + unsigned(ap_const_lv16_1));
    next_label_2_fu_1829_p3 <= 
        lbl_fu_318 when (icmp_ln173_fu_1795_p2(0) = '1') else 
        next_label_fu_1813_p3;
    next_label_fu_1813_p3 <= 
        lbl_fu_318 when (icmp_ln176_fu_1801_p2(0) = '1') else 
        next_label_1_fu_1807_p2;

    object_count_ap_vld_assign_proc : process(ap_CS_fsm_state92)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
            object_count_ap_vld <= ap_const_logic_1;
        else 
            object_count_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    out_stream_TVALID <= regslice_both_out_stream_V_data_V_U_vld_out;
    out_stream_TVALID_int_regslice <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_out_stream_TVALID;

    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0, ap_CS_fsm_state74, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178_reg_2624, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178_reg_2624;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0, ap_CS_fsm_state74, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1_assign_proc : process(edge_reg_2681, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 <= edge_reg_2681;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1_assign_proc : process(select_ln137_reg_2585, select_ln137_1_reg_2634, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((not((select_ln137_reg_2585 = ap_const_lv2_0)) and not((select_ln137_reg_2585 = ap_const_lv2_1)) and (select_ln137_1_reg_2634 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state44)) or (not((select_ln137_reg_2585 = ap_const_lv2_0)) and not((select_ln137_reg_2585 = ap_const_lv2_1)) and (select_ln137_1_reg_2634 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0_assign_proc : process(ap_CS_fsm_state71, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0, ap_CS_fsm_state74, ap_CS_fsm_state94, p_cast62_fu_2120_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= p_cast62_fu_2120_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177_reg_2619, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177_reg_2619;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0_assign_proc : process(ap_CS_fsm_state71, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0, ap_CS_fsm_state74, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1_assign_proc : process(edge_reg_2681, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 <= edge_reg_2681;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1_assign_proc : process(select_ln137_reg_2585, select_ln137_1_reg_2634, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((not((select_ln137_reg_2585 = ap_const_lv2_0)) and not((select_ln137_reg_2585 = ap_const_lv2_1)) and (select_ln137_1_reg_2634 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state44)) or (not((select_ln137_reg_2585 = ap_const_lv2_0)) and not((select_ln137_reg_2585 = ap_const_lv2_1)) and (select_ln137_1_reg_2634 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0, ap_CS_fsm_state74, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176_reg_2614, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176_reg_2614;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0, ap_CS_fsm_state74, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1_assign_proc : process(edge_reg_2681, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 <= edge_reg_2681;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1_assign_proc : process(select_ln137_reg_2585, select_ln137_1_reg_2634, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((not((select_ln137_1_reg_2634 = ap_const_lv2_0)) and not((select_ln137_1_reg_2634 = ap_const_lv2_1)) and (select_ln137_reg_2585 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state44)) or (not((select_ln137_1_reg_2634 = ap_const_lv2_0)) and not((select_ln137_1_reg_2634 = ap_const_lv2_1)) and (select_ln137_reg_2585 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0, ap_CS_fsm_state74, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175_reg_2609, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175_reg_2609;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0, ap_CS_fsm_state74, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1_assign_proc : process(edge_reg_2681, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 <= edge_reg_2681;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1_assign_proc : process(select_ln137_reg_2585, select_ln137_1_reg_2634, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if ((((select_ln137_1_reg_2634 = ap_const_lv2_1) and (select_ln137_reg_2585 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state44)) or ((select_ln137_1_reg_2634 = ap_const_lv2_1) and (select_ln137_reg_2585 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0_assign_proc : process(ap_CS_fsm_state71, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0, ap_CS_fsm_state74, ap_CS_fsm_state94, p_cast62_fu_2120_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= p_cast62_fu_2120_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174_reg_2604, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174_reg_2604;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0_assign_proc : process(ap_CS_fsm_state71, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0, ap_CS_fsm_state74, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1_assign_proc : process(edge_reg_2681, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 <= edge_reg_2681;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1_assign_proc : process(select_ln137_reg_2585, select_ln137_1_reg_2634, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if ((((select_ln137_1_reg_2634 = ap_const_lv2_0) and (select_ln137_reg_2585 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state44)) or ((select_ln137_1_reg_2634 = ap_const_lv2_0) and (select_ln137_reg_2585 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0, ap_CS_fsm_state74, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173_reg_2599, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173_reg_2599;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0, ap_CS_fsm_state74, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1_assign_proc : process(edge_reg_2681, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 <= edge_reg_2681;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1_assign_proc : process(select_ln137_reg_2585, select_ln137_1_reg_2634, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((not((select_ln137_1_reg_2634 = ap_const_lv2_0)) and not((select_ln137_1_reg_2634 = ap_const_lv2_1)) and (select_ln137_reg_2585 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state44)) or (not((select_ln137_1_reg_2634 = ap_const_lv2_0)) and not((select_ln137_1_reg_2634 = ap_const_lv2_1)) and (select_ln137_reg_2585 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0, ap_CS_fsm_state74, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172_reg_2594, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172_reg_2594;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0, ap_CS_fsm_state74, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1_assign_proc : process(edge_reg_2681, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 <= edge_reg_2681;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1_assign_proc : process(select_ln137_reg_2585, select_ln137_1_reg_2634, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if ((((select_ln137_1_reg_2634 = ap_const_lv2_1) and (select_ln137_reg_2585 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state44)) or ((select_ln137_1_reg_2634 = ap_const_lv2_1) and (select_ln137_reg_2585 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0_assign_proc : process(ap_CS_fsm_state71, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0, ap_CS_fsm_state74, ap_CS_fsm_state94, p_cast62_fu_2120_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= p_cast62_fu_2120_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171_reg_2589, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171_reg_2589;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0_assign_proc : process(ap_CS_fsm_state71, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0, ap_CS_fsm_state74, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1_assign_proc : process(edge_reg_2681, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 <= edge_reg_2681;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1_assign_proc : process(select_ln137_reg_2585, select_ln137_1_reg_2634, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if ((((select_ln137_1_reg_2634 = ap_const_lv2_0) and (select_ln137_reg_2585 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state44)) or ((select_ln137_1_reg_2634 = ap_const_lv2_0) and (select_ln137_reg_2585 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0, ap_CS_fsm_state74, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1_assign_proc : process(p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179_reg_2629, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1 <= p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179_reg_2629;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0_assign_proc : process(grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0, grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0, ap_CS_fsm_state74, ap_CS_fsm_state94)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state94)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 <= grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_1069_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1_assign_proc : process(ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state44) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1_assign_proc : process(edge_reg_2681, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 <= edge_reg_2681;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_d1 <= "X";
        end if; 
    end process;


    p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1_assign_proc : process(select_ln137_reg_2585, select_ln137_1_reg_2634, ap_CS_fsm_state44, grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1, ap_CS_fsm_state39, ap_CS_fsm_state74)
    begin
        if (((not((select_ln137_reg_2585 = ap_const_lv2_0)) and not((select_ln137_1_reg_2634 = ap_const_lv2_0)) and not((select_ln137_1_reg_2634 = ap_const_lv2_1)) and not((select_ln137_reg_2585 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_CS_fsm_state44)) or (not((select_ln137_reg_2585 = ap_const_lv2_0)) and not((select_ln137_1_reg_2634 = ap_const_lv2_0)) and not((select_ln137_1_reg_2634 = ap_const_lv2_1)) and not((select_ln137_reg_2585 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_CS_fsm_state39)))) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1 <= grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_963_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1;
        else 
            p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_cast62_fu_2120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_48_reg_2890),64));

    parent_address0_assign_proc : process(ap_CS_fsm_state49, ap_CS_fsm_state78, ap_CS_fsm_state46, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state59, icmp_ln202_reg_2881, ap_CS_fsm_state75, icmp_ln202_1_fu_2217_p2, ap_CS_fsm_state77, ap_CS_fsm_state81, zext_ln236_fu_2294_p1, ap_CS_fsm_state86, icmp_ln236_fu_2288_p2, icmp_ln237_reg_3049, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_parent_address0, grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_parent_address0, grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_parent_address0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_parent_address0, ap_CS_fsm_state83, ap_CS_fsm_state85, ap_CS_fsm_state91, ap_CS_fsm_state90, zext_ln24_2_fu_1863_p1, zext_ln24_3_fu_1873_p1, zext_ln24_4_fu_1882_p1, zext_ln26_1_fu_1908_p1, zext_ln24_5_fu_1919_p1, zext_ln24_6_fu_1928_p1, zext_ln24_7_fu_1937_p1, zext_ln26_2_fu_1962_p1, zext_ln202_fu_2223_p1, zext_ln24_fu_2236_p1, zext_ln24_1_fu_2245_p1, zext_ln26_fu_2265_p1)
    begin
        if (((icmp_ln236_fu_2288_p2 = ap_const_lv1_0) and (icmp_ln202_reg_2881 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state86))) then 
            parent_address0 <= zext_ln236_fu_2294_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            parent_address0 <= zext_ln26_fu_2265_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state78)) then 
            parent_address0 <= zext_ln24_1_fu_2245_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            parent_address0 <= zext_ln24_fu_2236_p1(9 - 1 downto 0);
        elsif (((icmp_ln202_1_fu_2217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            parent_address0 <= zext_ln202_fu_2223_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            parent_address0 <= zext_ln26_2_fu_1962_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state56)) then 
            parent_address0 <= zext_ln24_7_fu_1937_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            parent_address0 <= zext_ln24_6_fu_1928_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state53)) then 
            parent_address0 <= zext_ln24_5_fu_1919_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            parent_address0 <= zext_ln26_1_fu_1908_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
            parent_address0 <= zext_ln24_4_fu_1882_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state48)) then 
            parent_address0 <= zext_ln24_3_fu_1873_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
            parent_address0 <= zext_ln24_2_fu_1863_p1(9 - 1 downto 0);
        elsif (((icmp_ln237_reg_3049 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state90))) then 
            parent_address0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_parent_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            parent_address0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_parent_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            parent_address0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_parent_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            parent_address0 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_parent_address0;
        else 
            parent_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    parent_address1_assign_proc : process(ap_CS_fsm_state51, ap_CS_fsm_state58, ap_CS_fsm_state60, parent_addr_reg_2962, ap_CS_fsm_state80, grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_parent_address1, ap_CS_fsm_state82, ap_CS_fsm_state2, zext_ln27_1_fu_1899_p1, zext_ln27_2_fu_1953_p1, zext_ln55_fu_1979_p1, zext_ln27_fu_2256_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state82)) then 
            parent_address1 <= parent_addr_reg_2962;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state80)) then 
            parent_address1 <= zext_ln27_fu_2256_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            parent_address1 <= zext_ln55_fu_1979_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            parent_address1 <= zext_ln27_2_fu_1953_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
            parent_address1 <= zext_ln27_1_fu_1899_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            parent_address1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_parent_address1;
        else 
            parent_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    parent_ce0_assign_proc : process(ap_CS_fsm_state49, ap_CS_fsm_state78, ap_CS_fsm_state46, ap_CS_fsm_state48, ap_CS_fsm_state52, ap_CS_fsm_state53, ap_CS_fsm_state55, ap_CS_fsm_state56, ap_CS_fsm_state59, icmp_ln202_reg_2881, ap_CS_fsm_state75, icmp_ln202_1_fu_2217_p2, ap_CS_fsm_state77, ap_CS_fsm_state81, ap_CS_fsm_state86, icmp_ln236_fu_2288_p2, icmp_ln237_reg_3049, grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_parent_ce0, grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_parent_ce0, grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_parent_ce0, grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_parent_ce0, ap_CS_fsm_state83, ap_CS_fsm_state85, ap_CS_fsm_state91, ap_CS_fsm_state90)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state77) or (ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state56) or (ap_const_logic_1 = ap_CS_fsm_state55) or (ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state52) or (ap_const_logic_1 = ap_CS_fsm_state48) or (ap_const_logic_1 = ap_CS_fsm_state46) or (ap_const_logic_1 = ap_CS_fsm_state78) or (ap_const_logic_1 = ap_CS_fsm_state49) or ((icmp_ln236_fu_2288_p2 = ap_const_lv1_0) and (icmp_ln202_reg_2881 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state86)) or ((icmp_ln202_1_fu_2217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state75)))) then 
            parent_ce0 <= ap_const_logic_1;
        elsif (((icmp_ln237_reg_3049 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state90))) then 
            parent_ce0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_1047_parent_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            parent_ce0 <= grp_hls_object_green_classification_Pipeline_pass_4_fu_1015_parent_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            parent_ce0 <= grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_1006_parent_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
            parent_ce0 <= grp_hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner_fu_990_parent_ce0;
        else 
            parent_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    parent_ce1_assign_proc : process(ap_CS_fsm_state51, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state80, grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_parent_ce1, ap_CS_fsm_state82, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            parent_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            parent_ce1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_parent_ce1;
        else 
            parent_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    parent_d1_assign_proc : process(reg_1152, ap_CS_fsm_state51, ap_CS_fsm_state58, ap_CS_fsm_state60, ap_CS_fsm_state80, grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_parent_d1, ra_i_0_lcssa_reg_865, rb_i_0_lcssa_reg_894, ap_CS_fsm_state82, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state82))) then 
            parent_d1 <= reg_1152;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            parent_d1 <= rb_i_0_lcssa_reg_894;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state51))) then 
            parent_d1 <= ra_i_0_lcssa_reg_865;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            parent_d1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_parent_d1;
        else 
            parent_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    parent_we1_assign_proc : process(and_ln160_reg_2651, edge_reg_2681, and_ln176_1_reg_2749, ap_CS_fsm_state51, icmp_ln26_4_reg_2835, ap_CS_fsm_state58, ap_CS_fsm_state60, icmp_ln26_5_fu_1967_p2, icmp_ln205_reg_2968, icmp_ln26_reg_2996, grp_fu_1143_p2, ap_CS_fsm_state80, grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_parent_we1, ap_CS_fsm_state82, ap_CS_fsm_state2, icmp_ln55_fu_1973_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state80) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state51) or ((ap_const_logic_1 = ap_CS_fsm_state60) and (((icmp_ln26_4_reg_2835 = ap_const_lv1_1) and (edge_reg_2681 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln176_1_reg_2749) and (ap_const_lv1_1 = and_ln160_reg_2651) and (icmp_ln55_fu_1973_p2 = ap_const_lv1_0)) or ((icmp_ln26_5_fu_1967_p2 = ap_const_lv1_1) and (edge_reg_2681 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln176_1_reg_2749) and (ap_const_lv1_1 = and_ln160_reg_2651) and (icmp_ln55_fu_1973_p2 = ap_const_lv1_0)))) or ((ap_const_logic_1 = ap_CS_fsm_state82) and (((grp_fu_1143_p2 = ap_const_lv1_1) and (icmp_ln205_reg_2968 = ap_const_lv1_0)) or ((icmp_ln26_reg_2996 = ap_const_lv1_1) and (icmp_ln205_reg_2968 = ap_const_lv1_0)))))) then 
            parent_we1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            parent_we1 <= grp_hls_object_green_classification_Pipeline_InitLoop_fu_947_parent_we1;
        else 
            parent_we1 <= ap_const_logic_0;
        end if; 
    end process;

    row_3_fu_2039_p3 <= 
        add_ln181_fu_2027_p2 when (icmp_ln181_fu_2022_p2(0) = '1') else 
        row_fu_302;
    select_ln137_1_fu_1478_p3 <= 
        sub_ln137_1_fu_1472_p2 when (tmp_37_reg_2468(0) = '1') else 
        trunc_ln137_1_fu_1468_p1;
    select_ln137_2_fu_1254_p3 <= 
        ap_const_lv32_FFFFFFFF when (tmp_36_fu_1246_p3(0) = '1') else 
        ap_const_lv32_0;
    select_ln137_3_fu_1290_p3 <= 
        ap_const_lv32_FFFFFFFF when (tmp_38_fu_1282_p3(0) = '1') else 
        ap_const_lv32_0;
    select_ln137_fu_1448_p3 <= 
        sub_ln137_fu_1442_p2 when (tmp_35_fu_1431_p3(0) = '1') else 
        trunc_ln137_fu_1438_p1;
        sext_ln141_fu_1390_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln141_fu_1384_p2),40));

        sext_ln161_fu_1624_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln161_fu_1618_p2),11));

        sext_ln162_fu_1695_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln162_1_fu_1689_p2),11));

        sext_ln163_1_fu_1711_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(gy_fu_1705_p2),21));

        sext_ln163_fu_1715_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(gx_reg_2665),21));

    shl_ln141_1_fu_1373_p3 <= (R_reg_2485 & ap_const_lv1_0);
    shl_ln161_1_fu_1628_p3 <= (middle_3_reg_2645 & ap_const_lv1_0);
    shl_ln162_1_fu_1591_p3 <= (gray_pix_1_load_load_fu_1197_p1 & ap_const_lv1_0);
    shl_ln1_fu_1569_p3 <= (p_0_0_01759_196_fu_310 & ap_const_lv1_0);
    shl_ln2_fu_1666_p3 <= (top_2_load_load_fu_1191_p1 & ap_const_lv1_0);
    shl_ln_fu_1362_p3 <= (R_reg_2485 & ap_const_lv5_0);
    sub_ln137_1_fu_1472_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(trunc_ln137_1_fu_1468_p1));
    sub_ln137_fu_1442_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(trunc_ln137_fu_1438_p1));
    sub_ln141_fu_1384_p2 <= std_logic_vector(unsigned(zext_ln141_fu_1369_p1) - unsigned(zext_ln141_1_fu_1380_p1));
    sub_ln161_1_fu_1648_p2 <= std_logic_vector(unsigned(zext_ln161_5_fu_1639_p1) - unsigned(zext_ln161_7_fu_1645_p1));
    sub_ln161_fu_1618_p2 <= std_logic_vector(unsigned(zext_ln161_1_fu_1615_p1) - unsigned(zext_ln161_fu_1611_p1));
    sub_ln162_1_fu_1689_p2 <= std_logic_vector(unsigned(zext_ln161_6_fu_1642_p1) - unsigned(zext_ln161_fu_1611_p1));
    sub_ln162_fu_1683_p2 <= std_logic_vector(unsigned(zext_ln162_3_fu_1680_p1) - unsigned(zext_ln162_fu_1673_p1));
    tmp_31_fu_1232_p3 <= (trunc_ln129_fu_1200_p1 & ap_const_lv6_0);
    tmp_32_fu_1744_p3 <= (add_ln172_fu_1739_p2 & ap_const_lv8_0);
    tmp_33_fu_1756_p3 <= (add_ln172_fu_1739_p2 & ap_const_lv6_0);
    tmp_35_fu_1431_p3 <= row_fu_302(31 downto 31);
    tmp_36_fu_1246_p3 <= row_fu_302(31 downto 31);
    tmp_38_fu_1282_p3 <= col_fu_298(31 downto 31);
    tmp_39_fu_1485_p4 <= row_fu_302(31 downto 1);
    tmp_40_fu_2071_p4 <= lbl_fu_318(15 downto 1);
    tmp_46_fu_1541_p4 <= col_fu_298(31 downto 1);
    tmp_fu_2204_p4 <= grp_fu_2065_p2(2 - 1 downto 0);
    tmp_s_fu_1224_p3 <= (trunc_ln129_1_fu_1204_p1 & ap_const_lv8_0);
    top_3_fu_1510_p3 <= 
        top_fu_1500_p4 when (icmp_ln150_fu_1494_p2(0) = '1') else 
        ap_const_lv8_0;
    trunc_ln129_1_fu_1204_p1 <= row_fu_302(9 - 1 downto 0);
    trunc_ln129_2_fu_1425_p1 <= row_fu_302(8 - 1 downto 0);
    trunc_ln129_3_fu_1220_p1 <= col_fu_298(17 - 1 downto 0);
    trunc_ln129_4_fu_1428_p1 <= row_fu_302(1 - 1 downto 0);
    trunc_ln129_fu_1200_p1 <= row_fu_302(11 - 1 downto 0);
    trunc_ln137_1_fu_1468_p1 <= grp_fu_1304_p2(2 - 1 downto 0);
    trunc_ln137_fu_1438_p1 <= grp_fu_1268_p2(2 - 1 downto 0);
    trunc_ln171_fu_1787_p1 <= label_map_q1(9 - 1 downto 0);
    trunc_ln172_fu_1791_p1 <= label_map_q0(9 - 1 downto 0);
    trunc_ln186_fu_2199_p1 <= grp_fu_2065_p2(2 - 1 downto 0);
    trunc_ln23_fu_2241_p1 <= parent_q0(9 - 1 downto 0);
    trunc_ln24_fu_2233_p1 <= cur_fu_342(9 - 1 downto 0);
    trunc_ln28_1_fu_1904_p1 <= parent_q1(9 - 1 downto 0);
    trunc_ln28_2_fu_1958_p1 <= parent_q1(9 - 1 downto 0);
    trunc_ln28_fu_2261_p1 <= parent_q1(9 - 1 downto 0);
    trunc_ln53_fu_1878_p1 <= parent_q0(9 - 1 downto 0);
    trunc_ln54_fu_1933_p1 <= parent_q0(9 - 1 downto 0);
    zext_ln137_1_fu_1402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_load_1_reg_2444),64));
    zext_ln137_2_fu_1407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(col_load_1_reg_2444),65));
    zext_ln137_fu_1398_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_fu_302),65));
    zext_ln139_fu_1354_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln139_1_fu_1350_p2),64));
    zext_ln141_1_fu_1380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln141_1_fu_1373_p3),14));
    zext_ln141_fu_1369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1362_p3),14));
    zext_ln161_1_fu_1615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(top_3_reg_2638),9));
    zext_ln161_2_fu_1577_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_1569_p3),10));
    zext_ln161_3_fu_1635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln161_1_fu_1628_p3),11));
    zext_ln161_4_fu_1581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_0_01759_298_fu_314),10));
    zext_ln161_5_fu_1639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(gray_pix_reg_2568),11));
    zext_ln161_6_fu_1642_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(gray_pix_reg_2568),9));
    zext_ln161_7_fu_1645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln161_reg_2655),11));
    zext_ln161_fu_1611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_0_0_0175994_fu_306),9));
    zext_ln162_1_fu_1677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(top_3_reg_2638),11));
    zext_ln162_2_fu_1598_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln162_1_fu_1591_p3),10));
    zext_ln162_3_fu_1680_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln162_reg_2660),11));
    zext_ln162_fu_1673_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_1666_p3),11));
    zext_ln166_fu_1456_p0 <= grp_fu_2338_p3;
    zext_ln166_fu_1456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln166_fu_1456_p0),64));
    zext_ln171_fu_1779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln171_1_reg_2694),64));
    zext_ln172_1_fu_1764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_1756_p3),17));
    zext_ln172_2_fu_1783_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln172_2_reg_2699),64));
    zext_ln172_fu_1752_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_1744_p3),17));
    zext_ln202_fu_2223_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cur_fu_342),64));
    zext_ln236_fu_2294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_5_fu_346),64));
    zext_ln24_1_fu_2245_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(parent_q0),64));
    zext_ln24_2_fu_1863_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(label_map_q1),64));
    zext_ln24_3_fu_1873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ra_1_reg_856),64));
    zext_ln24_4_fu_1882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(parent_q0),64));
    zext_ln24_5_fu_1919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(up_reg_2726),64));
    zext_ln24_6_fu_1928_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rb_1_reg_885),64));
    zext_ln24_7_fu_1937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(parent_q0),64));
    zext_ln24_fu_2236_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(root_1_reg_929),64));
    zext_ln26_1_fu_1908_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(parent_q1),64));
    zext_ln26_2_fu_1962_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(parent_q1),64));
    zext_ln26_fu_2265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(parent_q1),64));
    zext_ln27_1_fu_1899_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cur_4_reg_876),64));
    zext_ln27_2_fu_1953_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cur_7_reg_905),64));
    zext_ln27_fu_2256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(cur_1_reg_938),64));
    zext_ln55_fu_1979_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(rb_i_0_lcssa_reg_894),64));
end behav;
