Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 26 17:02:31 2021
| Host         : DESKTOP-K6VGPJ0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.130        0.000                      0                   48        0.173        0.000                      0                   48        3.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.130        0.000                      0                   48        0.173        0.000                      0                   48        3.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 2.113ns (73.354%)  route 0.768ns (26.646%))
  Logic Levels:           9  (CARRY4=9)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.850     5.924    clk_IBUF_BUFG
    SLICE_X106Y79        FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y79        FDRE (Prop_fdre_C_Q)         0.456     6.380 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.768     7.147    cnt_reg_n_0_[3]
    SLICE_X106Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.672 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    cnt_reg[0]_i_1_n_0
    SLICE_X106Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    cnt_reg[4]_i_1_n_0
    SLICE_X106Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    cnt_reg[8]_i_1_n_0
    SLICE_X106Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    cnt_reg[12]_i_1_n_0
    SLICE_X106Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    cnt_reg[16]_i_1_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    cnt_reg[20]_i_1_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    cnt_reg[24]_i_1_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.470    cnt_reg[28]_i_1_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.804 r  cnt_reg[32]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.804    cnt_reg[32]_i_1_n_6
    SLICE_X106Y87        FDRE                                         r  cnt_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.679    13.443    clk_IBUF_BUFG
    SLICE_X106Y87        FDRE                                         r  cnt_reg[33]/C
                         clock pessimism              0.464    13.908    
                         clock uncertainty           -0.035    13.872    
    SLICE_X106Y87        FDRE (Setup_fdre_C_D)        0.062    13.934    cnt_reg[33]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -8.804    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 2.092ns (73.158%)  route 0.768ns (26.842%))
  Logic Levels:           9  (CARRY4=9)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.850     5.924    clk_IBUF_BUFG
    SLICE_X106Y79        FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y79        FDRE (Prop_fdre_C_Q)         0.456     6.380 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.768     7.147    cnt_reg_n_0_[3]
    SLICE_X106Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.672 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    cnt_reg[0]_i_1_n_0
    SLICE_X106Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    cnt_reg[4]_i_1_n_0
    SLICE_X106Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    cnt_reg[8]_i_1_n_0
    SLICE_X106Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    cnt_reg[12]_i_1_n_0
    SLICE_X106Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    cnt_reg[16]_i_1_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    cnt_reg[20]_i_1_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    cnt_reg[24]_i_1_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.470    cnt_reg[28]_i_1_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.783 r  cnt_reg[32]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.783    cnt_reg[32]_i_1_n_4
    SLICE_X106Y87        FDRE                                         r  cnt_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.679    13.443    clk_IBUF_BUFG
    SLICE_X106Y87        FDRE                                         r  cnt_reg[35]/C
                         clock pessimism              0.464    13.908    
                         clock uncertainty           -0.035    13.872    
    SLICE_X106Y87        FDRE (Setup_fdre_C_D)        0.062    13.934    cnt_reg[35]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 2.018ns (72.445%)  route 0.768ns (27.555%))
  Logic Levels:           9  (CARRY4=9)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.850     5.924    clk_IBUF_BUFG
    SLICE_X106Y79        FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y79        FDRE (Prop_fdre_C_Q)         0.456     6.380 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.768     7.147    cnt_reg_n_0_[3]
    SLICE_X106Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.672 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    cnt_reg[0]_i_1_n_0
    SLICE_X106Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    cnt_reg[4]_i_1_n_0
    SLICE_X106Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    cnt_reg[8]_i_1_n_0
    SLICE_X106Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    cnt_reg[12]_i_1_n_0
    SLICE_X106Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    cnt_reg[16]_i_1_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    cnt_reg[20]_i_1_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    cnt_reg[24]_i_1_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.470    cnt_reg[28]_i_1_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.709 r  cnt_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.709    cnt_reg[32]_i_1_n_5
    SLICE_X106Y87        FDRE                                         r  cnt_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.679    13.443    clk_IBUF_BUFG
    SLICE_X106Y87        FDRE                                         r  cnt_reg[34]/C
                         clock pessimism              0.464    13.908    
                         clock uncertainty           -0.035    13.872    
    SLICE_X106Y87        FDRE (Setup_fdre_C_D)        0.062    13.934    cnt_reg[34]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  5.225    

Slack (MET) :             5.241ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 2.002ns (72.286%)  route 0.768ns (27.714%))
  Logic Levels:           9  (CARRY4=9)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.850     5.924    clk_IBUF_BUFG
    SLICE_X106Y79        FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y79        FDRE (Prop_fdre_C_Q)         0.456     6.380 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.768     7.147    cnt_reg_n_0_[3]
    SLICE_X106Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.672 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    cnt_reg[0]_i_1_n_0
    SLICE_X106Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    cnt_reg[4]_i_1_n_0
    SLICE_X106Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    cnt_reg[8]_i_1_n_0
    SLICE_X106Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    cnt_reg[12]_i_1_n_0
    SLICE_X106Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    cnt_reg[16]_i_1_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    cnt_reg[20]_i_1_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    cnt_reg[24]_i_1_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.470 r  cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.470    cnt_reg[28]_i_1_n_0
    SLICE_X106Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.693 r  cnt_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.693    cnt_reg[32]_i_1_n_7
    SLICE_X106Y87        FDRE                                         r  cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.679    13.443    clk_IBUF_BUFG
    SLICE_X106Y87        FDRE                                         r  cnt_reg[32]/C
                         clock pessimism              0.464    13.908    
                         clock uncertainty           -0.035    13.872    
    SLICE_X106Y87        FDRE (Setup_fdre_C_D)        0.062    13.934    cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                  5.241    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 1.999ns (72.256%)  route 0.768ns (27.744%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.850     5.924    clk_IBUF_BUFG
    SLICE_X106Y79        FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y79        FDRE (Prop_fdre_C_Q)         0.456     6.380 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.768     7.147    cnt_reg_n_0_[3]
    SLICE_X106Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.672 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    cnt_reg[0]_i_1_n_0
    SLICE_X106Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    cnt_reg[4]_i_1_n_0
    SLICE_X106Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    cnt_reg[8]_i_1_n_0
    SLICE_X106Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    cnt_reg[12]_i_1_n_0
    SLICE_X106Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    cnt_reg[16]_i_1_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    cnt_reg[20]_i_1_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    cnt_reg[24]_i_1_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.690 r  cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.690    cnt_reg[28]_i_1_n_6
    SLICE_X106Y86        FDRE                                         r  cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.678    13.442    clk_IBUF_BUFG
    SLICE_X106Y86        FDRE                                         r  cnt_reg[29]/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X106Y86        FDRE (Setup_fdre_C_D)        0.062    13.933    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.746ns  (logic 1.978ns (72.044%)  route 0.768ns (27.956%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.850     5.924    clk_IBUF_BUFG
    SLICE_X106Y79        FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y79        FDRE (Prop_fdre_C_Q)         0.456     6.380 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.768     7.147    cnt_reg_n_0_[3]
    SLICE_X106Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.672 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    cnt_reg[0]_i_1_n_0
    SLICE_X106Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    cnt_reg[4]_i_1_n_0
    SLICE_X106Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    cnt_reg[8]_i_1_n_0
    SLICE_X106Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    cnt_reg[12]_i_1_n_0
    SLICE_X106Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    cnt_reg[16]_i_1_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    cnt_reg[20]_i_1_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    cnt_reg[24]_i_1_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.669 r  cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.669    cnt_reg[28]_i_1_n_4
    SLICE_X106Y86        FDRE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.678    13.442    clk_IBUF_BUFG
    SLICE_X106Y86        FDRE                                         r  cnt_reg[31]/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X106Y86        FDRE (Setup_fdre_C_D)        0.062    13.933    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                          -8.669    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.338ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.672ns  (logic 1.904ns (71.269%)  route 0.768ns (28.731%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.850     5.924    clk_IBUF_BUFG
    SLICE_X106Y79        FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y79        FDRE (Prop_fdre_C_Q)         0.456     6.380 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.768     7.147    cnt_reg_n_0_[3]
    SLICE_X106Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.672 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    cnt_reg[0]_i_1_n_0
    SLICE_X106Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    cnt_reg[4]_i_1_n_0
    SLICE_X106Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    cnt_reg[8]_i_1_n_0
    SLICE_X106Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    cnt_reg[12]_i_1_n_0
    SLICE_X106Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    cnt_reg[16]_i_1_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    cnt_reg[20]_i_1_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    cnt_reg[24]_i_1_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.595 r  cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.595    cnt_reg[28]_i_1_n_5
    SLICE_X106Y86        FDRE                                         r  cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.678    13.442    clk_IBUF_BUFG
    SLICE_X106Y86        FDRE                                         r  cnt_reg[30]/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X106Y86        FDRE (Setup_fdre_C_D)        0.062    13.933    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                          -8.595    
  -------------------------------------------------------------------
                         slack                                  5.338    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 1.888ns (71.096%)  route 0.768ns (28.904%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.850     5.924    clk_IBUF_BUFG
    SLICE_X106Y79        FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y79        FDRE (Prop_fdre_C_Q)         0.456     6.380 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.768     7.147    cnt_reg_n_0_[3]
    SLICE_X106Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.672 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    cnt_reg[0]_i_1_n_0
    SLICE_X106Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    cnt_reg[4]_i_1_n_0
    SLICE_X106Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    cnt_reg[8]_i_1_n_0
    SLICE_X106Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    cnt_reg[12]_i_1_n_0
    SLICE_X106Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    cnt_reg[16]_i_1_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    cnt_reg[20]_i_1_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.356 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.356    cnt_reg[24]_i_1_n_0
    SLICE_X106Y86        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.579 r  cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.579    cnt_reg[28]_i_1_n_7
    SLICE_X106Y86        FDRE                                         r  cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.678    13.442    clk_IBUF_BUFG
    SLICE_X106Y86        FDRE                                         r  cnt_reg[28]/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X106Y86        FDRE (Setup_fdre_C_D)        0.062    13.933    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                          -8.579    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.357ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.653ns  (logic 1.885ns (71.063%)  route 0.768ns (28.937%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.850     5.924    clk_IBUF_BUFG
    SLICE_X106Y79        FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y79        FDRE (Prop_fdre_C_Q)         0.456     6.380 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.768     7.147    cnt_reg_n_0_[3]
    SLICE_X106Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.672 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    cnt_reg[0]_i_1_n_0
    SLICE_X106Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    cnt_reg[4]_i_1_n_0
    SLICE_X106Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    cnt_reg[8]_i_1_n_0
    SLICE_X106Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    cnt_reg[12]_i_1_n_0
    SLICE_X106Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    cnt_reg[16]_i_1_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    cnt_reg[20]_i_1_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.576 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.576    cnt_reg[24]_i_1_n_6
    SLICE_X106Y85        FDRE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.678    13.442    clk_IBUF_BUFG
    SLICE_X106Y85        FDRE                                         r  cnt_reg[25]/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X106Y85        FDRE (Setup_fdre_C_D)        0.062    13.933    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  5.357    

Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.632ns  (logic 1.864ns (70.833%)  route 0.768ns (29.167%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.924ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.850     5.924    clk_IBUF_BUFG
    SLICE_X106Y79        FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y79        FDRE (Prop_fdre_C_Q)         0.456     6.380 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.768     7.147    cnt_reg_n_0_[3]
    SLICE_X106Y79        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.672 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.672    cnt_reg[0]_i_1_n_0
    SLICE_X106Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.786 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.786    cnt_reg[4]_i_1_n_0
    SLICE_X106Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.900 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.900    cnt_reg[8]_i_1_n_0
    SLICE_X106Y82        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.014 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.014    cnt_reg[12]_i_1_n_0
    SLICE_X106Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.128 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.128    cnt_reg[16]_i_1_n_0
    SLICE_X106Y84        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.242 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.242    cnt_reg[20]_i_1_n_0
    SLICE_X106Y85        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.555 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.555    cnt_reg[24]_i_1_n_4
    SLICE_X106Y85        FDRE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.678    13.442    clk_IBUF_BUFG
    SLICE_X106Y85        FDRE                                         r  cnt_reg[27]/C
                         clock pessimism              0.464    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X106Y85        FDRE (Setup_fdre_C_D)        0.062    13.933    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         13.933    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  5.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cnt_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_shift/RAMB36E1_inst/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.465%)  route 0.268ns (65.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.632     1.718    clk_IBUF_BUFG
    SLICE_X106Y87        FDRE                                         r  cnt_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y87        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  cnt_reg[35]/Q
                         net (fo=2, routed)           0.268     2.127    inst_shift/ADDRARDADDR[11]
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.919     2.262    inst_shift/clk_IBUF_BUFG
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/CLKARDCLK
                         clock pessimism             -0.490     1.772    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.955    inst_shift/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_shift/RAMB36E1_inst/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.508%)  route 0.321ns (69.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    clk_IBUF_BUFG
    SLICE_X106Y86        FDRE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.321     2.179    inst_shift/ADDRARDADDR[7]
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.919     2.262    inst_shift/clk_IBUF_BUFG
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/CLKARDCLK
                         clock pessimism             -0.490     1.772    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.955    inst_shift/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_shift/RAMB36E1_inst/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.176%)  route 0.326ns (69.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    clk_IBUF_BUFG
    SLICE_X106Y85        FDRE                                         r  cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  cnt_reg[25]/Q
                         net (fo=2, routed)           0.326     2.184    inst_shift/ADDRARDADDR[1]
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.919     2.262    inst_shift/clk_IBUF_BUFG
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/CLKARDCLK
                         clock pessimism             -0.490     1.772    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.955    inst_shift/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_shift/RAMB36E1_inst/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.159%)  route 0.327ns (69.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    clk_IBUF_BUFG
    SLICE_X106Y85        FDRE                                         r  cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  cnt_reg[26]/Q
                         net (fo=2, routed)           0.327     2.185    inst_shift/ADDRARDADDR[2]
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.919     2.262    inst_shift/clk_IBUF_BUFG
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/CLKARDCLK
                         clock pessimism             -0.490     1.772    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.955    inst_shift/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 cnt_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_shift/RAMB36E1_inst/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.176%)  route 0.326ns (69.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.632     1.718    clk_IBUF_BUFG
    SLICE_X106Y87        FDRE                                         r  cnt_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y87        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  cnt_reg[33]/Q
                         net (fo=2, routed)           0.326     2.185    inst_shift/ADDRARDADDR[9]
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.919     2.262    inst_shift/clk_IBUF_BUFG
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/CLKARDCLK
                         clock pessimism             -0.490     1.772    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.955    inst_shift/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 cnt_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_shift/RAMB36E1_inst/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.141ns (30.089%)  route 0.328ns (69.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.632     1.718    clk_IBUF_BUFG
    SLICE_X106Y87        FDRE                                         r  cnt_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y87        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  cnt_reg[34]/Q
                         net (fo=2, routed)           0.328     2.187    inst_shift/ADDRARDADDR[10]
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.919     2.262    inst_shift/clk_IBUF_BUFG
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/CLKARDCLK
                         clock pessimism             -0.490     1.772    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.955    inst_shift/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_shift/RAMB36E1_inst/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.009%)  route 0.329ns (69.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    clk_IBUF_BUFG
    SLICE_X106Y86        FDRE                                         r  cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  cnt_reg[29]/Q
                         net (fo=2, routed)           0.329     2.187    inst_shift/ADDRARDADDR[5]
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.919     2.262    inst_shift/clk_IBUF_BUFG
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/CLKARDCLK
                         clock pessimism             -0.490     1.772    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.955    inst_shift/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_shift/RAMB36E1_inst/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (29.984%)  route 0.329ns (70.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    clk_IBUF_BUFG
    SLICE_X106Y86        FDRE                                         r  cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  cnt_reg[28]/Q
                         net (fo=2, routed)           0.329     2.187    inst_shift/ADDRARDADDR[4]
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.919     2.262    inst_shift/clk_IBUF_BUFG
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/CLKARDCLK
                         clock pessimism             -0.490     1.772    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.955    inst_shift/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 cnt_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_shift/RAMB36E1_inst/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.840%)  route 0.332ns (70.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.632     1.718    clk_IBUF_BUFG
    SLICE_X106Y87        FDRE                                         r  cnt_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y87        FDRE (Prop_fdre_C_Q)         0.141     1.859 r  cnt_reg[32]/Q
                         net (fo=2, routed)           0.332     2.191    inst_shift/ADDRARDADDR[8]
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.919     2.262    inst_shift/clk_IBUF_BUFG
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/CLKARDCLK
                         clock pessimism             -0.490     1.772    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.955    inst_shift/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_shift/RAMB36E1_inst/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.763%)  route 0.333ns (70.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.262ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.631     1.717    clk_IBUF_BUFG
    SLICE_X106Y85        FDRE                                         r  cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y85        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  cnt_reg[27]/Q
                         net (fo=2, routed)           0.333     2.191    inst_shift/ADDRARDADDR[3]
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.919     2.262    inst_shift/clk_IBUF_BUFG
    RAMB36_X5Y17         RAMB36E1                                     r  inst_shift/RAMB36E1_inst/CLKARDCLK
                         clock pessimism             -0.490     1.772    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.955    inst_shift/RAMB36E1_inst
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X5Y17    inst_shift/RAMB36E1_inst/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y79   cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y81   cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y81   cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y82   cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y82   cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y82   cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y82   cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X106Y83   cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y79   cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y81   cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y81   cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y79   cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y85   cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y85   cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y85   cnt_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y85   cnt_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y86   cnt_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y86   cnt_reg[29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y79   cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y81   cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y81   cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82   cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82   cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82   cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82   cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82   cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82   cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X106Y82   cnt_reg[15]/C



