{"Richard N. Zucker": [["A Performance Study of Memory Consistency Models", ["Richard N. Zucker", "Jean-Loup Baer"], "https://doi.org/10.1145/139669.139674", "isca", 1992]], "Jean-Loup Baer": [["A Performance Study of Memory Consistency Models", ["Richard N. Zucker", "Jean-Loup Baer"], "https://doi.org/10.1145/139669.139674", "isca", 1992]], "Peter J. Keleher": [["Lazy Release Consistency for Software Distributed Shared Memory", ["Peter J. Keleher", "Alan L. Cox", "Willy Zwaenepoel"], "https://doi.org/10.1145/139669.139676", "isca", 1992]], "Alan L. Cox": [["Lazy Release Consistency for Software Distributed Shared Memory", ["Peter J. Keleher", "Alan L. Cox", "Willy Zwaenepoel"], "https://doi.org/10.1145/139669.139676", "isca", 1992]], "Willy Zwaenepoel": [["Lazy Release Consistency for Software Distributed Shared Memory", ["Peter J. Keleher", "Alan L. Cox", "Willy Zwaenepoel"], "https://doi.org/10.1145/139669.139676", "isca", 1992]], "Kourosh Gharachorloo": [["Hiding Memory Latency using Dynamic Scheduling in Shared-Memory Multiprocessors", ["Kourosh Gharachorloo", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139678", "isca", 1992]], "Anoop Gupta": [["Hiding Memory Latency using Dynamic Scheduling in Shared-Memory Multiprocessors", ["Kourosh Gharachorloo", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139678", "isca", 1992], ["Comparative Performance Evaluation of Cache-Coherent NUMA and COMA Architectures", ["Per Stenstrom", "Truman Joe", "Anoop Gupta"], "https://doi.org/10.1145/139669.139705", "isca", 1992], ["The DASH Prototype: Implementation and Performance", ["Daniel Lenoski", "James Laudon", "Truman Joe", "David Nakahira", "Luis Stevens", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139706", "isca", 1992], ["Architectural and implementation tradeoffs in the design of multiple-context processors", ["James Laudon", "Anoop Gupta", "Mark Horowitz"], "https://doi.org/10.1145/146628.140564", "isca", 1992]], "John L. Hennessy": [["Hiding Memory Latency using Dynamic Scheduling in Shared-Memory Multiprocessors", ["Kourosh Gharachorloo", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139678", "isca", 1992], ["The DASH Prototype: Implementation and Performance", ["Daniel Lenoski", "James Laudon", "Truman Joe", "David Nakahira", "Luis Stevens", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139706", "isca", 1992]], "Edil S. Tavares Fernandes": [["Effects of Building Blocks on the Performance of Super-Scalar Architectures", ["Edil S. Tavares Fernandes", "Fernando M. B. Barbosa"], "https://doi.org/10.1145/139669.139681", "isca", 1992]], "Fernando M. B. Barbosa": [["Effects of Building Blocks on the Performance of Super-Scalar Architectures", ["Edil S. Tavares Fernandes", "Fernando M. B. Barbosa"], "https://doi.org/10.1145/139669.139681", "isca", 1992]], "Monica S. Lam": [["Limits of Control Flow on Parallelism", ["Monica S. Lam", "Robert P. Wilson"], "https://doi.org/10.1145/139669.139702", "isca", 1992]], "Robert P. Wilson": [["Limits of Control Flow on Parallelism", ["Monica S. Lam", "Robert P. Wilson"], "https://doi.org/10.1145/139669.139702", "isca", 1992]], "Manoj Franklin": [["The Expandable Split Window Paradigm for Exploiting Fine-Grain Parallelism", ["Manoj Franklin", "Gurindar S. Sohi"], "https://doi.org/10.1145/139669.139703", "isca", 1992]], "Gurindar S. Sohi": [["The Expandable Split Window Paradigm for Exploiting Fine-Grain Parallelism", ["Manoj Franklin", "Gurindar S. Sohi"], "https://doi.org/10.1145/139669.139703", "isca", 1992], ["Dynamic Dependency Analysis of Ordinary Programs", ["Todd M. Austin", "Gurindar S. Sohi"], "https://doi.org/10.1145/139669.140395", "isca", 1992]], "Daniel Litaize": [["Towards a Shared-Memory Massively Parallel Multiprocessor", ["Daniel Litaize", "Abdelaziz Mzoughi", "Christine Rochange", "Pascal Sainrat"], "https://doi.org/10.1145/139669.139704", "isca", 1992]], "Abdelaziz Mzoughi": [["Towards a Shared-Memory Massively Parallel Multiprocessor", ["Daniel Litaize", "Abdelaziz Mzoughi", "Christine Rochange", "Pascal Sainrat"], "https://doi.org/10.1145/139669.139704", "isca", 1992]], "Christine Rochange": [["Towards a Shared-Memory Massively Parallel Multiprocessor", ["Daniel Litaize", "Abdelaziz Mzoughi", "Christine Rochange", "Pascal Sainrat"], "https://doi.org/10.1145/139669.139704", "isca", 1992]], "Pascal Sainrat": [["Towards a Shared-Memory Massively Parallel Multiprocessor", ["Daniel Litaize", "Abdelaziz Mzoughi", "Christine Rochange", "Pascal Sainrat"], "https://doi.org/10.1145/139669.139704", "isca", 1992]], "Per Stenstrom": [["Comparative Performance Evaluation of Cache-Coherent NUMA and COMA Architectures", ["Per Stenstrom", "Truman Joe", "Anoop Gupta"], "https://doi.org/10.1145/139669.139705", "isca", 1992]], "Truman Joe": [["Comparative Performance Evaluation of Cache-Coherent NUMA and COMA Architectures", ["Per Stenstrom", "Truman Joe", "Anoop Gupta"], "https://doi.org/10.1145/139669.139705", "isca", 1992], ["The DASH Prototype: Implementation and Performance", ["Daniel Lenoski", "James Laudon", "Truman Joe", "David Nakahira", "Luis Stevens", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139706", "isca", 1992]], "Daniel Lenoski": [["The DASH Prototype: Implementation and Performance", ["Daniel Lenoski", "James Laudon", "Truman Joe", "David Nakahira", "Luis Stevens", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139706", "isca", 1992]], "James Laudon": [["The DASH Prototype: Implementation and Performance", ["Daniel Lenoski", "James Laudon", "Truman Joe", "David Nakahira", "Luis Stevens", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139706", "isca", 1992], ["Architectural and implementation tradeoffs in the design of multiple-context processors", ["James Laudon", "Anoop Gupta", "Mark Horowitz"], "https://doi.org/10.1145/146628.140564", "isca", 1992]], "David Nakahira": [["The DASH Prototype: Implementation and Performance", ["Daniel Lenoski", "James Laudon", "Truman Joe", "David Nakahira", "Luis Stevens", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139706", "isca", 1992]], "Luis Stevens": [["The DASH Prototype: Implementation and Performance", ["Daniel Lenoski", "James Laudon", "Truman Joe", "David Nakahira", "Luis Stevens", "Anoop Gupta", "John L. Hennessy"], "https://doi.org/10.1145/139669.139706", "isca", 1992]], "Gideon D. Intrater": [["Performance Evaluation of a Decoded Instruction Cache for Variable Instruction-Length Computers", ["Gideon D. Intrater", "Ilan Y. Spillinger"], "https://doi.org/10.1145/139669.139707", "isca", 1992]], "Ilan Y. Spillinger": [["Performance Evaluation of a Decoded Instruction Cache for Variable Instruction-Length Computers", ["Gideon D. Intrater", "Ilan Y. Spillinger"], "https://doi.org/10.1145/139669.139707", "isca", 1992]], "J. Bradley Chen": [["A Simulation Based Study of TLB Performance", ["J. Bradley Chen", "Anita Borg", "Norman P. Jouppi"], "https://doi.org/10.1145/139669.139708", "isca", 1992]], "Anita Borg": [["A Simulation Based Study of TLB Performance", ["J. Bradley Chen", "Anita Borg", "Norman P. Jouppi"], "https://doi.org/10.1145/139669.139708", "isca", 1992]], "Norman P. Jouppi": [["A Simulation Based Study of TLB Performance", ["J. Bradley Chen", "Anita Borg", "Norman P. Jouppi"], "https://doi.org/10.1145/139669.139708", "isca", 1992]], "Tse-Yu Yeh": [["Alternative Implementations of Two-Level Adaptive Branch Prediction", ["Tse-Yu Yeh", "Yale N. Patt"], "https://doi.org/10.1145/139669.139709", "isca", 1992]], "Yale N. Patt": [["Alternative Implementations of Two-Level Adaptive Branch Prediction", ["Tse-Yu Yeh", "Yale N. Patt"], "https://doi.org/10.1145/139669.139709", "isca", 1992]], "Hiroaki Hirata": [["An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads", ["Hiroaki Hirata", "Kozo Kimura", "Satoshi Nagamine", "Yoshiyuki Mochizuki", "Akio Nishimura", "Yoshimori Nakase", "Teiji Nishizawa"], "https://doi.org/10.1145/139669.139710", "isca", 1992]], "Kozo Kimura": [["An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads", ["Hiroaki Hirata", "Kozo Kimura", "Satoshi Nagamine", "Yoshiyuki Mochizuki", "Akio Nishimura", "Yoshimori Nakase", "Teiji Nishizawa"], "https://doi.org/10.1145/139669.139710", "isca", 1992]], "Satoshi Nagamine": [["An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads", ["Hiroaki Hirata", "Kozo Kimura", "Satoshi Nagamine", "Yoshiyuki Mochizuki", "Akio Nishimura", "Yoshimori Nakase", "Teiji Nishizawa"], "https://doi.org/10.1145/139669.139710", "isca", 1992]], "Yoshiyuki Mochizuki": [["An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads", ["Hiroaki Hirata", "Kozo Kimura", "Satoshi Nagamine", "Yoshiyuki Mochizuki", "Akio Nishimura", "Yoshimori Nakase", "Teiji Nishizawa"], "https://doi.org/10.1145/139669.139710", "isca", 1992]], "Akio Nishimura": [["An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads", ["Hiroaki Hirata", "Kozo Kimura", "Satoshi Nagamine", "Yoshiyuki Mochizuki", "Akio Nishimura", "Yoshimori Nakase", "Teiji Nishizawa"], "https://doi.org/10.1145/139669.139710", "isca", 1992]], "Yoshimori Nakase": [["An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads", ["Hiroaki Hirata", "Kozo Kimura", "Satoshi Nagamine", "Yoshiyuki Mochizuki", "Akio Nishimura", "Yoshimori Nakase", "Teiji Nishizawa"], "https://doi.org/10.1145/139669.139710", "isca", 1992]], "Teiji Nishizawa": [["An Elementary Processor Architecture with Simultaneous Instruction Issuing from Multiple Threads", ["Hiroaki Hirata", "Kozo Kimura", "Satoshi Nagamine", "Yoshiyuki Mochizuki", "Akio Nishimura", "Yoshimori Nakase", "Teiji Nishizawa"], "https://doi.org/10.1145/139669.139710", "isca", 1992]], "Mitsuhisa Sato": [["Thread-based Programming for the EM-4 Hybrid Dataflow Machine", ["Mitsuhisa Sato", "Yuetsu Kodama", "Shuichi Sakai", "Yoshinori Yamaguchi", "Yasuhito Koumura"], "https://doi.org/10.1145/139669.139712", "isca", 1992]], "Yuetsu Kodama": [["Thread-based Programming for the EM-4 Hybrid Dataflow Machine", ["Mitsuhisa Sato", "Yuetsu Kodama", "Shuichi Sakai", "Yoshinori Yamaguchi", "Yasuhito Koumura"], "https://doi.org/10.1145/139669.139712", "isca", 1992]], "Shuichi Sakai": [["Thread-based Programming for the EM-4 Hybrid Dataflow Machine", ["Mitsuhisa Sato", "Yuetsu Kodama", "Shuichi Sakai", "Yoshinori Yamaguchi", "Yasuhito Koumura"], "https://doi.org/10.1145/139669.139712", "isca", 1992]], "Yoshinori Yamaguchi": [["Thread-based Programming for the EM-4 Hybrid Dataflow Machine", ["Mitsuhisa Sato", "Yuetsu Kodama", "Shuichi Sakai", "Yoshinori Yamaguchi", "Yasuhito Koumura"], "https://doi.org/10.1145/139669.139712", "isca", 1992]], "Yasuhito Koumura": [["Thread-based Programming for the EM-4 Hybrid Dataflow Machine", ["Mitsuhisa Sato", "Yuetsu Kodama", "Shuichi Sakai", "Yoshinori Yamaguchi", "Yasuhito Koumura"], "https://doi.org/10.1145/139669.139712", "isca", 1992]], "Rishiyur S. Nikhil": [["*T: A Multithreaded Massively Parallel Architecture", ["Rishiyur S. Nikhil", "Gregory M. Papadopoulos", "Arvind"], "https://doi.org/10.1145/139669.139715", "isca", 1992]], "Gregory M. Papadopoulos": [["*T: A Multithreaded Massively Parallel Architecture", ["Rishiyur S. Nikhil", "Gregory M. Papadopoulos", "Arvind"], "https://doi.org/10.1145/139669.139715", "isca", 1992]], "Arvind": [["*T: A Multithreaded Massively Parallel Architecture", ["Rishiyur S. Nikhil", "Gregory M. Papadopoulos", "Arvind"], "https://doi.org/10.1145/139669.139715", "isca", 1992]], "Cezary Dubnicki": [["Adjustable Block Size Coherent Caches", ["Cezary Dubnicki", "Thomas J. LeBlanc"], "https://doi.org/10.1145/139669.139725", "isca", 1992]], "Thomas J. LeBlanc": [["Adjustable Block Size Coherent Caches", ["Cezary Dubnicki", "Thomas J. LeBlanc"], "https://doi.org/10.1145/139669.139725", "isca", 1992]], "Kunle Olukotun": [["Performance Optimization of Pipelined Primary Caches", ["Kunle Olukotun", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/139669.139726", "isca", 1992]], "Trevor N. Mudge": [["Performance Optimization of Pipelined Primary Caches", ["Kunle Olukotun", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/139669.139726", "isca", 1992]], "Richard B. Brown": [["Performance Optimization of Pipelined Primary Caches", ["Kunle Olukotun", "Trevor N. Mudge", "Richard B. Brown"], "https://doi.org/10.1145/139669.139726", "isca", 1992]], "Scott McFarling": [["Cache Replacement with Dynamic Exclusion", ["Scott McFarling"], "https://doi.org/10.1145/139669.139727", "isca", 1992]], "Stephen W. Keckler": [["Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism", ["Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/139669.139728", "isca", 1992]], "William J. Dally": [["Processor Coupling: Integrating Compile Time and Runtime Scheduling for Parallelism", ["Stephen W. Keckler", "William J. Dally"], "https://doi.org/10.1145/139669.139728", "isca", 1992]], "Bob Boothe": [["Improved Multithreading Techniques for Hiding Communication Latency in Multiprocessors", ["Bob Boothe", "Abhiram G. Ranade"], "https://doi.org/10.1145/139669.139729", "isca", 1992]], "Abhiram G. Ranade": [["Improved Multithreading Techniques for Hiding Communication Latency in Multiprocessors", ["Bob Boothe", "Abhiram G. Ranade"], "https://doi.org/10.1145/139669.139729", "isca", 1992]], "Alessandro De Gloria": [["Instruction-level Parallelism in Prolog: Analysis and Architectural Support", ["Alessandro De Gloria", "Paolo Faraboschi"], "https://doi.org/10.1145/139669.139730", "isca", 1992]], "Paolo Faraboschi": [["Instruction-level Parallelism in Prolog: Analysis and Architectural Support", ["Alessandro De Gloria", "Paolo Faraboschi"], "https://doi.org/10.1145/139669.139730", "isca", 1992]], "Lizyamma Kurian": [["Memory Latency Effects in Decoupled Architectures With a Single Data Memory Module", ["Lizyamma Kurian", "Paul T. Hulina", "Lee D. Coraor"], "https://doi.org/10.1145/139669.140380", "isca", 1992]], "Paul T. Hulina": [["Memory Latency Effects in Decoupled Architectures With a Single Data Memory Module", ["Lizyamma Kurian", "Paul T. Hulina", "Lee D. Coraor"], "https://doi.org/10.1145/139669.140380", "isca", 1992]], "Lee D. Coraor": [["Memory Latency Effects in Decoupled Architectures With a Single Data Memory Module", ["Lizyamma Kurian", "Paul T. Hulina", "Lee D. Coraor"], "https://doi.org/10.1145/139669.140380", "isca", 1992]], "Andre Seznec": [["Interleaved Parallel Schemes: Improving Memory Throughput on Supercomputers", ["Andre Seznec", "Jacques Lenfant"], "https://doi.org/10.1145/139669.140381", "isca", 1992], ["OPAC: A floating-point coprocessor dedicated to compute-bound kernels", ["Andre Seznec", "Karl Courtel"], "https://doi.org/10.1145/146628.140408", "isca", 1992]], "Jacques Lenfant": [["Interleaved Parallel Schemes: Improving Memory Throughput on Supercomputers", ["Andre Seznec", "Jacques Lenfant"], "https://doi.org/10.1145/139669.140381", "isca", 1992]], "Thorsten von Eicken": [["Active Messages: A Mechanism for Integrated Communication and Computation", ["Thorsten von Eicken", "David E. Culler", "Seth Copen Goldstein", "Klaus E. Schauser"], "https://doi.org/10.1145/139669.140382", "isca", 1992]], "David E. Culler": [["Active Messages: A Mechanism for Integrated Communication and Computation", ["Thorsten von Eicken", "David E. Culler", "Seth Copen Goldstein", "Klaus E. Schauser"], "https://doi.org/10.1145/139669.140382", "isca", 1992], ["Analysis of multithreaded microprocessors under multiprogramming", ["David E. Culler", "Michial Gunter", "James C. Lee"], "https://doi.org/10.1145/146628.140898", "isca", 1992]], "Seth Copen Goldstein": [["Active Messages: A Mechanism for Integrated Communication and Computation", ["Thorsten von Eicken", "David E. Culler", "Seth Copen Goldstein", "Klaus E. Schauser"], "https://doi.org/10.1145/139669.140382", "isca", 1992]], "Klaus E. Schauser": [["Active Messages: A Mechanism for Integrated Communication and Computation", ["Thorsten von Eicken", "David E. Culler", "Seth Copen Goldstein", "Klaus E. Schauser"], "https://doi.org/10.1145/139669.140382", "isca", 1992]], "Andrew A. Chien": [["Planar-Adaptive Routing: Low-cost Adaptive Networks for Multiprocessors", ["Andrew A. Chien", "Jae H. Kim"], "https://doi.org/10.1145/139669.140383", "isca", 1992]], "Jae H. Kim": [["Planar-Adaptive Routing: Low-cost Adaptive Networks for Multiprocessors", ["Andrew A. Chien", "Jae H. Kim"], "https://doi.org/10.1145/139669.140383", "isca", 1992]], "Christopher J. Glass": [["The Turn Model for Adaptive Routing", ["Christopher J. Glass", "Lionel M. Ni"], "https://doi.org/10.1145/139669.140384", "isca", 1992]], "Lionel M. Ni": [["The Turn Model for Adaptive Routing", ["Christopher J. Glass", "Lionel M. Ni"], "https://doi.org/10.1145/139669.140384", "isca", 1992]], "Toshiyuki Shimizu": [["Low-Latency Message Communication Support for the AP1000", ["Toshiyuki Shimizu", "Takeshi Horie", "Hiroaki Ishihata"], "https://doi.org/10.1145/139669.140385", "isca", 1992]], "Takeshi Horie": [["Low-Latency Message Communication Support for the AP1000", ["Toshiyuki Shimizu", "Takeshi Horie", "Hiroaki Ishihata"], "https://doi.org/10.1145/139669.140385", "isca", 1992]], "Hiroaki Ishihata": [["Low-Latency Message Communication Support for the AP1000", ["Toshiyuki Shimizu", "Takeshi Horie", "Hiroaki Ishihata"], "https://doi.org/10.1145/139669.140385", "isca", 1992]], "Barbara P. Aichinger": [["Futurebus+ as an I/O Bus: Profile B", ["Barbara P. Aichinger"], "https://doi.org/10.1145/139669.140386", "isca", 1992]], "A. L. Narasimha Reddy": [["A Study of I/O System Organizations", ["A. L. Narasimha Reddy"], "https://doi.org/10.1145/139669.140387", "isca", 1992]], "Jai Menon": [["Comparison of Sparing Alternatives for Disk Arrays", ["Jai Menon", "Dick Mattson"], "https://doi.org/10.1145/139669.140392", "isca", 1992]], "Dick Mattson": [["Comparison of Sparing Alternatives for Disk Arrays", ["Jai Menon", "Dick Mattson"], "https://doi.org/10.1145/139669.140392", "isca", 1992]], "Markus Siegle": [["Monitoring Program Behaviour on SUPRENUM", ["Markus Siegle", "Richard Hofmann"], "https://doi.org/10.1145/139669.140394", "isca", 1992]], "Richard Hofmann": [["Monitoring Program Behaviour on SUPRENUM", ["Markus Siegle", "Richard Hofmann"], "https://doi.org/10.1145/139669.140394", "isca", 1992]], "Todd M. Austin": [["Dynamic Dependency Analysis of Ordinary Programs", ["Todd M. Austin", "Gurindar S. Sohi"], "https://doi.org/10.1145/139669.140395", "isca", 1992]], "Walid A. Najjar": [["An Analysis of Loop Latency in Dataflow Execution", ["Walid A. Najjar", "William Marcus Miller", "A. P. Wim Bohm"], "https://doi.org/10.1145/139669.140397", "isca", 1992]], "William Marcus Miller": [["An Analysis of Loop Latency in Dataflow Execution", ["Walid A. Najjar", "William Marcus Miller", "A. P. Wim Bohm"], "https://doi.org/10.1145/139669.140397", "isca", 1992]], "A. P. Wim Bohm": [["An Analysis of Loop Latency in Dataflow Execution", ["Walid A. Najjar", "William Marcus Miller", "A. P. Wim Bohm"], "https://doi.org/10.1145/139669.140397", "isca", 1992]], "Qing Yang": [["A Novel Cache Design for Vector Processing", ["Qing Yang", "Liping Wu Yang"], "https://doi.org/10.1145/139669.140398", "isca", 1992]], "Liping Wu Yang": [["A Novel Cache Design for Vector Processing", ["Qing Yang", "Liping Wu Yang"], "https://doi.org/10.1145/139669.140398", "isca", 1992]], "Mateo Valero": [["Increasing the Number of Strides for Conflict-Free Vector Access", ["Mateo Valero", "Tomas Lang", "Jose M. Llaberia", "Montse Peiron", "Eduard Ayguade", "Juan J. Navarro"], "https://doi.org/10.1145/139669.140400", "isca", 1992]], "Tomas Lang": [["Increasing the Number of Strides for Conflict-Free Vector Access", ["Mateo Valero", "Tomas Lang", "Jose M. Llaberia", "Montse Peiron", "Eduard Ayguade", "Juan J. Navarro"], "https://doi.org/10.1145/139669.140400", "isca", 1992]], "Jose M. Llaberia": [["Increasing the Number of Strides for Conflict-Free Vector Access", ["Mateo Valero", "Tomas Lang", "Jose M. Llaberia", "Montse Peiron", "Eduard Ayguade", "Juan J. Navarro"], "https://doi.org/10.1145/139669.140400", "isca", 1992]], "Montse Peiron": [["Increasing the Number of Strides for Conflict-Free Vector Access", ["Mateo Valero", "Tomas Lang", "Jose M. Llaberia", "Montse Peiron", "Eduard Ayguade", "Juan J. Navarro"], "https://doi.org/10.1145/139669.140400", "isca", 1992]], "Eduard Ayguade": [["Increasing the Number of Strides for Conflict-Free Vector Access", ["Mateo Valero", "Tomas Lang", "Jose M. Llaberia", "Montse Peiron", "Eduard Ayguade", "Juan J. Navarro"], "https://doi.org/10.1145/139669.140400", "isca", 1992]], "Juan J. Navarro": [["Increasing the Number of Strides for Conflict-Free Vector Access", ["Mateo Valero", "Tomas Lang", "Jose M. Llaberia", "Montse Peiron", "Eduard Ayguade", "Juan J. Navarro"], "https://doi.org/10.1145/139669.140400", "isca", 1992]], "William A. Wulf": [["Evaluation of the WM Architecture", ["William A. Wulf"], "https://doi.org/10.1145/139669.140402", "isca", 1992]], "Kirk L. Johnson": [["The Impact of Communication Locality on Large-Scale Multiprocessor Performance", ["Kirk L. Johnson"], "https://doi.org/10.1145/139669.140403", "isca", 1992]], "Steven L. Scott": [["Performance of the SCI Ring", ["Steven L. Scott", "James R. Goodman", "Mary K. Vernon"], "https://doi.org/10.1145/139669.140404", "isca", 1992]], "James R. Goodman": [["Performance of the SCI Ring", ["Steven L. Scott", "James R. Goodman", "Mary K. Vernon"], "https://doi.org/10.1145/139669.140404", "isca", 1992]], "Mary K. Vernon": [["Performance of the SCI Ring", ["Steven L. Scott", "James R. Goodman", "Mary K. Vernon"], "https://doi.org/10.1145/139669.140404", "isca", 1992]], "Madhusudhan Talluri": [["Tradeoffs in Supporting Two Page Sizes", ["Madhusudhan Talluri", "Shing I. Kong", "Mark D. Hill", "David A. Patterson"], "https://doi.org/10.1145/139669.140406", "isca", 1992]], "Shing I. Kong": [["Tradeoffs in Supporting Two Page Sizes", ["Madhusudhan Talluri", "Shing I. Kong", "Mark D. Hill", "David A. Patterson"], "https://doi.org/10.1145/139669.140406", "isca", 1992]], "Mark D. Hill": [["Tradeoffs in Supporting Two Page Sizes", ["Madhusudhan Talluri", "Shing I. Kong", "Mark D. Hill", "David A. Patterson"], "https://doi.org/10.1145/139669.140406", "isca", 1992]], "David A. Patterson": [["Tradeoffs in Supporting Two Page Sizes", ["Madhusudhan Talluri", "Shing I. Kong", "Mark D. Hill", "David A. Patterson"], "https://doi.org/10.1145/139669.140406", "isca", 1992]], "Karl Courtel": [["OPAC: A floating-point coprocessor dedicated to compute-bound kernels", ["Andre Seznec", "Karl Courtel"], "https://doi.org/10.1145/146628.140408", "isca", 1992]], "Ahmed Louri": [["Parallel electro-optical rule-based system for fast execution of expert systems", ["Ahmed Louri", "Jongwhoa Na"], "https://doi.org/10.1145/146628.140418", "isca", 1992], ["A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation", ["Ahmed Louri", "Hongki Sung"], "https://doi.org/10.1145/146628.140426", "isca", 1992]], "Jongwhoa Na": [["Parallel electro-optical rule-based system for fast execution of expert systems", ["Ahmed Louri", "Jongwhoa Na"], "https://doi.org/10.1145/146628.140418", "isca", 1992]], "Hongki Sung": [["A new compiler-directed cache coherence scheme for shared memory multiprocessors with fast and parallel explicit invalidation", ["Ahmed Louri", "Hongki Sung"], "https://doi.org/10.1145/146628.140426", "isca", 1992]], "Der-Chung Cheng": [["The time-constrained barrier synchronizer and its applications in parallel systems", ["Der-Chung Cheng", "Kanad Ghose"], "https://doi.org/10.1145/146628.140436", "isca", 1992]], "Kanad Ghose": [["The time-constrained barrier synchronizer and its applications in parallel systems", ["Der-Chung Cheng", "Kanad Ghose"], "https://doi.org/10.1145/146628.140436", "isca", 1992]], "Ruben Yomtov": [["Performance evaluation of disk subsystems", ["Ruben Yomtov"], "https://doi.org/10.1145/146628.140479", "isca", 1992]], "Gautam B. Singh": [["Architecture of a graphics processor", ["Gautam B. Singh"], "https://doi.org/10.1145/146628.140441", "isca", 1992]], "Feipei Lai": [["Enhancing boosting with semantic register in a superscalar processor", ["Feipei Lai", "Meng-chou Chang"], "https://doi.org/10.1145/146628.140496", "isca", 1992]], "Meng-chou Chang": [["Enhancing boosting with semantic register in a superscalar processor", ["Feipei Lai", "Meng-chou Chang"], "https://doi.org/10.1145/146628.140496", "isca", 1992]], "Ivan Sklenar": [["Prefetch unit for vector operations on scalar computers", ["Ivan Sklenar"], "https://doi.org/10.1145/146628.140495", "isca", 1992]], "Gary Newman": [["Memory management support for tiled array organization", ["Gary Newman"], "https://doi.org/10.1145/146628.140498", "isca", 1992]], "Augustus K. Uht": [["Data path issues in a highly concurrent machine", ["Augustus K. Uht", "Darin B. Johnson"], "https://doi.org/10.1145/146628.140497", "isca", 1992]], "Darin B. Johnson": [["Data path issues in a highly concurrent machine", ["Augustus K. Uht", "Darin B. Johnson"], "https://doi.org/10.1145/146628.140497", "isca", 1992]], "Samuel A. Fineberg": [["Seamless - a latency-tolerant RISC-based multiprocessor architecture", ["Samuel A. Fineberg", "Thomas L. Casavant", "Brent H. Pease"], "https://doi.org/10.1145/146628.140511", "isca", 1992]], "Thomas L. Casavant": [["Seamless - a latency-tolerant RISC-based multiprocessor architecture", ["Samuel A. Fineberg", "Thomas L. Casavant", "Brent H. Pease"], "https://doi.org/10.1145/146628.140511", "isca", 1992]], "Brent H. Pease": [["Seamless - a latency-tolerant RISC-based multiprocessor architecture", ["Samuel A. Fineberg", "Thomas L. Casavant", "Brent H. Pease"], "https://doi.org/10.1145/146628.140511", "isca", 1992]], "Mohammed Azhar Sayeed": [["Performance of multiple-bus multiprocssor under non-uniform memory reference model", ["Mohammed Azhar Sayeed", "Mohammed Atiquzzaman"], "https://doi.org/10.1145/146628.140507", "isca", 1992]], "Mohammed Atiquzzaman": [["Performance of multiple-bus multiprocssor under non-uniform memory reference model", ["Mohammed Azhar Sayeed", "Mohammed Atiquzzaman"], "https://doi.org/10.1145/146628.140507", "isca", 1992]], "Anujan Varma": [["A class of prefetch schemes for on-chip data caches", ["Anujan Varma", "Gunjan Sinha"], "https://doi.org/10.1145/146628.140515", "isca", 1992]], "Gunjan Sinha": [["A class of prefetch schemes for on-chip data caches", ["Anujan Varma", "Gunjan Sinha"], "https://doi.org/10.1145/146628.140515", "isca", 1992]], "M. Tahar Kechadi": [["Performance improvement for vector pipeline multiprocessor systems using a disordered execution model", ["M. Tahar Kechadi", "Jean-Luc Dekeyser", "Philippe Marquet", "Ph. Preux"], "https://doi.org/10.1145/146628.140523", "isca", 1992]], "Jean-Luc Dekeyser": [["Performance improvement for vector pipeline multiprocessor systems using a disordered execution model", ["M. Tahar Kechadi", "Jean-Luc Dekeyser", "Philippe Marquet", "Ph. Preux"], "https://doi.org/10.1145/146628.140523", "isca", 1992]], "Philippe Marquet": [["Performance improvement for vector pipeline multiprocessor systems using a disordered execution model", ["M. Tahar Kechadi", "Jean-Luc Dekeyser", "Philippe Marquet", "Ph. Preux"], "https://doi.org/10.1145/146628.140523", "isca", 1992]], "Ph. Preux": [["Performance improvement for vector pipeline multiprocessor systems using a disordered execution model", ["M. Tahar Kechadi", "Jean-Luc Dekeyser", "Philippe Marquet", "Ph. Preux"], "https://doi.org/10.1145/146628.140523", "isca", 1992]], "Arthur Abnous": [["Pipelining and bypassing in a VLIW processor", ["Arthur Abnous", "Nader Bagherzadeh"], "https://doi.org/10.1145/146628.140527", "isca", 1992]], "Nader Bagherzadeh": [["Pipelining and bypassing in a VLIW processor", ["Arthur Abnous", "Nader Bagherzadeh"], "https://doi.org/10.1145/146628.140527", "isca", 1992]], "Shiv Prakash": [["Synthesis of application-specific heterogeneous multiprocessor systems", ["Shiv Prakash", "Alice C. Parker"], "https://doi.org/10.1145/146628.140538", "isca", 1992]], "Alice C. Parker": [["Synthesis of application-specific heterogeneous multiprocessor systems", ["Shiv Prakash", "Alice C. Parker"], "https://doi.org/10.1145/146628.140538", "isca", 1992]], "Matthew K. Farrens": [["A partitioned translation lookaside buffer approach to reducing address bandwith", ["Matthew K. Farrens", "Arvin Park", "Rob Fanfelle", "Pius Ng", "Gary S. Tyson"], "https://doi.org/10.1145/146628.140546", "isca", 1992]], "Arvin Park": [["A partitioned translation lookaside buffer approach to reducing address bandwith", ["Matthew K. Farrens", "Arvin Park", "Rob Fanfelle", "Pius Ng", "Gary S. Tyson"], "https://doi.org/10.1145/146628.140546", "isca", 1992]], "Rob Fanfelle": [["A partitioned translation lookaside buffer approach to reducing address bandwith", ["Matthew K. Farrens", "Arvin Park", "Rob Fanfelle", "Pius Ng", "Gary S. Tyson"], "https://doi.org/10.1145/146628.140546", "isca", 1992]], "Pius Ng": [["A partitioned translation lookaside buffer approach to reducing address bandwith", ["Matthew K. Farrens", "Arvin Park", "Rob Fanfelle", "Pius Ng", "Gary S. Tyson"], "https://doi.org/10.1145/146628.140546", "isca", 1992]], "Gary S. Tyson": [["A partitioned translation lookaside buffer approach to reducing address bandwith", ["Matthew K. Farrens", "Arvin Park", "Rob Fanfelle", "Pius Ng", "Gary S. Tyson"], "https://doi.org/10.1145/146628.140546", "isca", 1992]], "Mark Horowitz": [["Architectural and implementation tradeoffs in the design of multiple-context processors", ["James Laudon", "Anoop Gupta", "Mark Horowitz"], "https://doi.org/10.1145/146628.140564", "isca", 1992]], "Jaswinder Pal Singh": [["Implications of hierarchical N-body methods for multiprocessor architecture", ["Jaswinder Pal Singh"], "https://doi.org/10.1145/146628.140653", "isca", 1992]], "Brian D. Alleyne": [["Expanded delta networks for very large parallel computers", ["Brian D. Alleyne", "Isaac D. Scherson"], "https://doi.org/10.1145/146628.140895", "isca", 1992]], "Isaac D. Scherson": [["Expanded delta networks for very large parallel computers", ["Brian D. Alleyne", "Isaac D. Scherson"], "https://doi.org/10.1145/146628.140895", "isca", 1992]], "Wen-Hann Wang": [["Revisit the case for direct-mapped chaches: a case for two-way set-associative level-two caches", ["Wen-Hann Wang", "Jim Quinlan", "Konrad Lai"], "https://doi.org/10.1145/146628.140897", "isca", 1992]], "Jim Quinlan": [["Revisit the case for direct-mapped chaches: a case for two-way set-associative level-two caches", ["Wen-Hann Wang", "Jim Quinlan", "Konrad Lai"], "https://doi.org/10.1145/146628.140897", "isca", 1992]], "Konrad Lai": [["Revisit the case for direct-mapped chaches: a case for two-way set-associative level-two caches", ["Wen-Hann Wang", "Jim Quinlan", "Konrad Lai"], "https://doi.org/10.1145/146628.140897", "isca", 1992]], "Wisam Michael": [["Directory-based cache coherency protocol for a ring-connected multiprocessor-array", ["Wisam Michael"], "https://doi.org/10.1145/146628.140896", "isca", 1992]], "Craig M. Wittenbrink": [["Cache write generate for high performance parallel processing", ["Craig M. Wittenbrink", "Arun K. Somani", "C. H. Chen"], "https://doi.org/10.1145/146628.140899", "isca", 1992]], "Arun K. Somani": [["Cache write generate for high performance parallel processing", ["Craig M. Wittenbrink", "Arun K. Somani", "C. H. Chen"], "https://doi.org/10.1145/146628.140899", "isca", 1992]], "C. H. Chen": [["Cache write generate for high performance parallel processing", ["Craig M. Wittenbrink", "Arun K. Somani", "C. H. Chen"], "https://doi.org/10.1145/146628.140899", "isca", 1992]], "Michial Gunter": [["Analysis of multithreaded microprocessors under multiprogramming", ["David E. Culler", "Michial Gunter", "James C. Lee"], "https://doi.org/10.1145/146628.140898", "isca", 1992]], "James C. Lee": [["Analysis of multithreaded microprocessors under multiprogramming", ["David E. Culler", "Michial Gunter", "James C. Lee"], "https://doi.org/10.1145/146628.140898", "isca", 1992]], "Walter H. Burkhardt": [["Integrated computer architecture development system", ["Walter H. Burkhardt", "Stefan Rust"], "https://doi.org/10.1145/146628.140900", "isca", 1992]], "Stefan Rust": [["Integrated computer architecture development system", ["Walter H. Burkhardt", "Stefan Rust"], "https://doi.org/10.1145/146628.140900", "isca", 1992]]}