{
  "cells": [
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "U3hEioPDLSI8"
      },
      "source": [
        "<div align='center'>\n",
        "<font size = 7><font face=\"Product-Sans\"><b><font color= \"4285F4\">G</font><font color= \"DB4437\">o</font><font color = \"F4B400\">o</font><font color= \"4285F4\">g</font><font color= \"0F9D58\">l</font><font color= \"DB4437\">e</font></b></font> - <font color = \"C99700\">Notre Dame</font></a> <font color = \"4285F4\">XLS Playground</font></font>\n",
        "</div>\n",
        "\n",
        "<div align='center'>\n",
        "<img src='https://google.github.io/xls/images/xls_logo.svg' alt='XLS Logo' width=400><img src='https://raw.githubusercontent.com/mmorri22/cse30342/main/ND%20Chip%20Logo.png' alt='ND Chip Logo' width=180>\n",
        "<img src=\"https://opensource.google/static/images/os-anim-main.gif\" width=180>\n",
        "</div>\n",
        "\n",
        "<div align='center'>\n",
        "<font size = 6><font color = \"00843D\">Reading 13 - Introduction to High-Level Synthesis</font></a></font>\n",
        "</div>"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Google Chip Design in the News\n",
        "\n",
        "Just a few days ago, the Wall Street Journal published an article called \"<a href = \"https://www.wsj.com/tech/google-expands-in-house-chip-efforts-in-costly-ai-battle-3121c852\">Google Expands In-House Chip Efforts in Costly AI Battle</a>.\" The byline sums up the challenge:\n",
        "\n",
        "> Tech giant develops new chips to cut reliance on outside vendors as the AI arms race intensifies.\n",
        "\n",
        "This article discusses their work with the new <a href = \"https://cloud.google.com/blog/products/compute/introducing-googles-new-arm-based-cpu\">Axion chip</a>, which is a Tensor Processing Unit first designed in 2018 for improving Video Coding Unit (VCU), achieving up to <a href = \"https://dl.acm.org/doi/abs/10.1145/3445814.3446723\">33x</a> more efficiency for video transcoding\n",
        "\n",
        "> What is a Tensor Processing Unit (TPU)? An AI accelerator application-specific integrated circuit (ASIC) developed by Google for neural network machine learning, using Google's own TensorFlow software\n",
        "\n",
        "Google owed much of its early success to an investment in the chips necessary to fuel the company‚Äôs web search algorithm. That often meant piecing together cheap, commercially available hardware in novel ways.\n",
        "\n",
        "The boom in AI and its need for vastly more computing resources has pushed Google further in the direction of custom solutions. It has credited specialized AI chips it built, known as tensor processing units, or TPUs, with helping save money on services that make heavy use of AI.\n",
        "\n",
        "> Click on this image to watch a news report on CNBC regarding Google's New AI Chip Designs\n",
        "\n",
        "[![Google Axion Chips](https://img.youtube.com/vi/F7S3VfJ7XAk/0.jpg)](https://www.youtube.com/watch?v=F7S3VfJ7XAk)\n",
        "\n",
        "## The Challenge\n",
        "\n",
        "For decades, the trend towards higher-levels of abstraction in computing education to meet software developer needs led universities to transition from the lower levels (assembly, C) to higher levels (Java, Python). Computer Science enrollments skyrocketed while Computer and Electrical Enginerring enrollments stagnated.\n",
        "\n",
        "Recently, as the need has turned back toward chip development, we (meaning teachers and professors) spent so much time abstracting the hardware complexity away from students that - when we needed to turn back - the students were understandably frustrated. In no small part because conventional chip design courses start at the <b>bottom up</b> when students have been trained to think at the higher levels of abstraction.\n",
        "\n",
        "> In other words, students are starting to feel like the industry is leaving them behind. That's not supposed to happen to 20 year olds. That's supposed to happen to peoplemy age. And I want to make a difference.\n",
        "\n",
        "## High Level Synthesis as a solution\n",
        "\n",
        "The development of the Google XLS materials are designed to work from the <b>top down</b> to address both the need to train computing professionals with an understanding of hardware while understanding the difference in background that modern students have.\n",
        "\n",
        "These modules are part of a curriculum I am in the process of developing as a <a href = \"https://engineering.nd.edu/news/matthew-morrison-awarded-google-visiting-faculty-research-fellowship-to-advance-digital-hardware-education/\">Visiting Faculty Researcher</a> with Google's Custom Silicon Group.\n",
        "\n",
        "<b>And you are a member of the first 40 students to ever work on this!</b> You will have the opportunity to hear and meet Google hardware engineers who will provide you context on the concepts you learned in this course.\n",
        "\n",
        "\n"
      ],
      "metadata": {
        "id": "VXszVwEyIyAi"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## The Google Open Source Project\n",
        "\n",
        "The XLS flow we will use has been made open source as part of the <a href = \"https://opensource.google/\">Google Open Source program</a>. Some of you may aspire to work at Google, and since we will be using Google's XLS tool flow for the next assignments, it is important to understand Google's Open Source Community Guidelines.\n",
        "\n",
        "> <b>Optional:</b> <a href = \"https://opensource.google/about\">Learn more</a> about Google's Open Source program.\n",
        "\n",
        "## Google Open Source Community Guidelines\n",
        "\n",
        "At Google, we recognize and celebrate the creativity and collaboration of open source contributors and the diversity of skills, experiences, cultures, and opinions they bring to the projects and communities they participate in.\n",
        "\n",
        "Every one of Google's open source projects and communities are inclusive environments, based on treating all individuals respectfully, regardless of gender identity and expression, sexual orientation, disabilities, neurodiversity, physical appearance, body size, ethnicity, nationality, race, age, religion, or similar personal characteristic.\n",
        "\n",
        "We value diverse opinions, but we value respectful behavior more.\n",
        "\n",
        "Some Google open source projects <a href = \"https://opensource.google/docs/releasing/preparing/#conduct\">may adopt</a> an explicit project code of conduct, which may have additional detailed expectations for participants. Most of those projects will use our <a href=\"https://opensource.google/docs/releasing/template/CODE_OF_CONDUCT/\">modified Contributor Covenant</a>.\n",
        "\n",
        "### Resolve peacefully\n",
        "\n",
        "We do not believe that all conflict is necessarily bad; healthy debate and disagreement often yields positive results. However, it is never okay to be disrespectful.\n",
        "\n",
        "If you see someone behaving disrespectfully, you are encouraged to address the behavior directly with those involved. Many issues can be resolved quickly and easily, and this gives people more control over the outcome of their dispute. If you are unable to resolve the matter for any reason, or if the behavior is threatening or harassing, report it. We are dedicated to providing an environment where participants feel welcome and safe.\n",
        "\n",
        "### Reporting problems\n",
        "\n",
        "Some Google open source projects may adopt a project-specific code of conduct. In those cases, a Google employee will be identified as the Project Steward, who will receive and handle reports of code of conduct violations. In the event that a project hasn‚Äôt identified a Project Steward, you can report problems by emailing opensource@google.com.\n",
        "\n",
        "We will investigate every complaint, but you may not receive a direct response. We will use our discretion in determining when and how to follow up on reported incidents, which may range from not taking action to permanent expulsion from the project and project-sponsored spaces. We will notify the accused of the report and provide them an opportunity to discuss it before any action is taken. The identity of the reporter will be omitted from the details of the report supplied to the accused. In potentially harmful situations, such as ongoing harassment or threats to anyone's safety, we may take action without notice."
      ],
      "metadata": {
        "id": "m6BVLcSbVj60"
      }
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "t_K-8i5W1EXx"
      },
      "source": [
        "# High-Level Synthesis Background and XLS Motivation\n",
        "\n",
        "<b>High-level synthesis</b> is the process of taking an abstract functional-only design description and translating and optimizing it into a logic-synthesizable register transfer language (RTL) description.\n",
        "\n",
        "In this tutorial, we will study the hardware and software aspects of integrating heterogeneous components into a complete system. You will observe the benefits of architectural design in:\n",
        "<ul>\n",
        "  <li>Evaluating designs in a multi-objective optimization space</li>\n",
        "  <li>Design new components that are reusable across different systems, product generations, and implementation platforms.</li>\n",
        "</ul>\n",
        "\n",
        "## Moore's Law\n",
        "\n",
        "At the 1965 IEEE International Electron Devices Meeting, <a href = \"https://en.wikipedia.org/wiki/Gordon_Moore\">Gordon Moore</a> extrapolated that computing would dramatically increase in power, and decrease in relative cost, at an exponential pace. In his seminal work, \"<a href = \"https://www.chiphistory.org/20-moore-s-law-original-draft-1965\">The Future of Integrated Circuits</a>, he observed that strongest correlator in improvement of chip design was that the number of transistors on a chip doubled every 18 months.\n",
        "\n",
        "> Note: Gordon Moore's observation was of the product of the engineers, not a natural law.\n",
        "\n",
        "In order to meet this demand, designers had to meet the following Compound Annual Growth Rate (CAGR):\n",
        "\n",
        "$CAGR =  (\\frac{Ending Balance}{Beginning Balance})^{\\frac{1}{2}} - 1 = 2^{\\frac{1}{2}}-1 = 58.74\\% $\n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "V5cyieIzIqlB"
      },
      "source": [
        "## Diminishing Returns on Moore's Law.\n",
        "\n",
        "Regardless of where you stand on the debate on the question \"<a href = \"https://www.economist.com/science-and-technology/2023/12/13/jensen-huang-says-moores-law-is-dead-not-quite-yet\">Is Moore's Law Dead?</a>\", it is becoming clear that the economic benefits of Moore's Law as we know it are dwindling.\n",
        "<ul>\n",
        "  <li>New fab construction for every reduction in transistor size</li>\n",
        "  <li>Can cost <a href = \"https://www.intel.com/content/www/us/en/newsroom/news/intel-announces-next-us-site-landmark-investment-ohio.html#gs.655hgj\">billions</a></li>\n",
        "  <li>Challenging to identify products that would leverage new technologies that will justify that level of investment</li>\n",
        "</ul>\n",
        "\n",
        "Recently, transistor sizes have been observed to increase only once every 3.5 years.\n",
        "\n",
        "$CAGR =  (\\frac{Ending Balance}{Beginning Balance})^{\\frac{1}{3.5}} - 1 = 2^{\\frac{1}{3.5}}-1 = 21.9\\% $\n",
        "\n",
        "Gordon Moore himself indicated that he only foresaw the impact of transistor design lasting 10 years, and yet its efficacy lasted well over 50 years\n",
        "\n",
        "So instead of asking the question \"Is Moore's Law Dead?\", we should be asking: what are the next trends in integrated circuit design that will put computer and electrical engineers in the best position to deliver chips that meet the future economic needs?"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "l3__WnZRIt-1"
      },
      "source": [
        "## One Potential Approach: More IP Blocks\n",
        "\n",
        "One potential approach is addressing this challenge is to include more Intellectual Property blocks per core.\n",
        "\n",
        "### Benefits\n",
        "<ul>\n",
        "  <li>More computing devices per unit area makes up for Moore‚Äôs gap</li>\n",
        "  <li>More robust designs</li>\n",
        "</ul>\n",
        "\n",
        "### Drawbacks\n",
        "<ul>\n",
        "  <li>Not beneficial for all devices</li>\n",
        "  <li>Preservation of IP - Risk of IP Theft</li>\n",
        "</ul>"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "3scILNd7JvSX"
      },
      "source": [
        "## Another Potential Approach: More Engineers\n",
        "\n",
        "Another was to approach this challenge is to simply hire more engineers\n",
        "\n",
        "### Benefits\n",
        "<ul>\n",
        "  <li>More people can address problems</li>\n",
        "  <li>More jobs</li>\n",
        "</ul>\n",
        "\n",
        "### Drawbacks\n",
        "<ul>\n",
        "  <li>Cost passed to customer</li>\n",
        "  <li>Beware the <a href = \"https://en.wikipedia.org/wiki/The_Mythical_Man-Month\">Mythical Man-Month</a> <ul><li>More engineers does not always necessarily equate to more products. Ask anyone who has ever been on a group project.</li></ul></li>\n",
        "</ul>"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "637ff3LiKc91"
      },
      "source": [
        "## System on Chip Platforms\n",
        "\n",
        "As a result of these changes, many increasingly combined into what used to be a microprocessor, known as a <b>System on Chip</b> (SoC). Traditionally, SoCs have been the dominant processor architectures in most embedded system domains, from automotive electronics and avionics to the Internet-of-Things.\n",
        "<ul>\n",
        "  <li>General-purpose processors</li>\n",
        "  <li>Special-purpose processors</li>\n",
        "  <li>Application-specific hardware accelerators</li>\n",
        "  <li>Reconfigurable hardware blocks</li>\n",
        "  <li>Analog/mixed-signal components</li>\n",
        "</ul>\n",
        "\n",
        "The goal of SOC design is to <b>maximize reuse</b> of existing blocks or ‚Äúcores‚Äù in order to minimize the amount of the chip that is newly or directly created.\n",
        "\n",
        "SoC is a <b>product class and design style</b> that integrates technology and design elements from other system driver classes. A key challenge is to invent, create and maintain reusable blocks or cores so that they are available to SOC designers through the use of <b>platforms</b>"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "pXgBYu2SLIHF"
      },
      "source": [
        "## Wait, what is a Platform?\n",
        "\n",
        "A <b>platform</b> is a library of components together with composition rules\n",
        "<ul>\n",
        "  The library includes <b>computational</b> and <b>communication</b> components\n",
        "\n",
        "  Each component is characterized in terms of <b>performance parameters</b> together with the <b>functionality</b> it can support\n",
        "</ul>"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "f8FABtotMBlA"
      },
      "source": [
        "## Electronic System‚ÄêLevel Design\n",
        "\n",
        "In recent years, the market for Electronic System‚ÄêLevel Design has been by far the <a href = \"https://www.gminsights.com/industry-analysis/electronic-design-automation-eda-market#:~:text=Electronic%20Design%20Automation%20Market%20was,10%25%20between%202023%20and%202032.\">fastest growing market</a> in the Electronic Design Automation industry\n",
        "<ul>\n",
        "  <li>CAGR for ESLD ‚Äì 27.9%</li>\n",
        "  <li>CAGR for RTL and Below ‚Äì 4%</li>\n",
        "  <li>CAGR for IC Computer Aided Design ‚Äì 8.4%</li>\n",
        "  <li>CAGR for Process Control Boards ‚Äì 6.9%</li>\n",
        "</ul>"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "zj1IKkM-Mja3"
      },
      "source": [
        "## International Technology Roadmap for Semiconductors\n",
        "\n",
        "The <a href = \"https://irds.ieee.org/\">International Technology Roadmap for Semiconductors</a> serves as a 15-year assessment of the semiconductor industry‚Äôs future technology requirements. The goal of the ITRS is to ensure cost-effective advancements in the performance of integrated circuits by ensuring future needs drive present‚Äêday strategies.\n",
        "\n",
        "To accomplish this task the International Roadmap Committee (IRC) developed in the 2013-2014 timeframe and identified the following International Focus Teams (IFT) for System Integration:\n",
        "<ul>\n",
        "  <li><a href = \"https://irds.ieee.org/images/files/pdf/2022/2022IRDS_OSC.pdf\">Outside System Connectivity</a> - the assessment of communication requirements and technology for products\n",
        "and devices on the Internet of Things (IoT)</li>\n",
        "  <li><a href = \"https://www.semi.org/en/communities/heterogeneous_integration_roadmap\">Heterogeneous Integration</a> - the integration of separately manufactured components into a higher level assembly to provide enhanced functionality and improved operating characteristics.</li>\n",
        "  <li><a href = \"https://irds.ieee.org/images/files/pdf/2022/2022IRDS_WP-MtM.pdf\">More-than-Moore</a> - Function diversification of integrated circuits where improvements beyond feature size are sought</li>\n",
        "  <li><a href = \"https://irds.ieee.org/images/files/pdf/2022/2022IRDS_BC.pdf\">Beyond CMOS</a> - stimulating invention of new information processing\n",
        "paradigms and emerging technologies such as quantum computing</li>\n",
        "  <li><a href = \"https://irds.ieee.org/images/files/pdf/2022/2022IRDS_FAC.pdf\">Factory Integration</a> - ensuring that the microelectronics manufacturing infrastructure contains the necessary components to produce items at affordable cost and high volume.</li>\n",
        "<ul>"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "Ea1QF2DMRoO8"
      },
      "source": [
        "## Tutorial Objectives\n",
        "\n",
        "In this course, students learn the principles of:\n",
        "<ol>\n",
        "  <li>Raising the <b>level of abstraction</b> in the SoC design process</li>\n",
        "  <li>Mastering the hardware and software aspects of <b>integrating heterogeneous components</b> into a complete computing system through a <b>compositional approach</b></li>\n",
        "  <li>Designing new components that are <b>reusable</b> across different systems, <b>product generations</b>, and <b>implementation technologies</b></li>\n",
        "</ol>\n"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "WC0Ku_ZvTTHQ"
      },
      "source": [
        "## Raising the Level of Abstraction\n",
        "\n",
        "What does raising the level of abstraction in the design process mean?\n",
        "\n",
        "For design specification, move from hardware-description languages like Verilog or VHDL to high-level programming languages like <a href = \"https://google.github.io/xls/dslx_reference/\">DSLX</a>\n",
        "\n",
        "For design simulation, move from register-transfer level (RTL) simulators to virtual platforms that enable faster simulation times under more significant environment conditions.\n",
        "\n",
        "Early start of the software development with more detailed hardware models, which do not need to be manually ‚Äútranslated‚Äù into RTL.\n",
        "\n",
        "For design optimization, move from logic synthesis to high-level synthesis, which provides a rich set of knobs for a better exploration of the design space."
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "jCnAL7ydTVYy"
      },
      "source": [
        "## Important Note on RTL\n",
        "\n",
        "I am not claiming that we abandon of RTL design under all possible circumstances. Sometimes, RTL design gives the best results:\n",
        "<ul>\n",
        "Some important parts of any digital circuit that are best designed with Verilog/VHDL\n",
        "\n",
        "Design simulated at the RTL level\n",
        "\n",
        "Optimized with logic synthesis.\n",
        "\n",
        "For a device with desired best size, power, latency constraints\n",
        "</ul>"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "fiI5y1mlTY1O"
      },
      "source": [
        "## So why study High Level Synthesis?\n",
        "\n",
        "For the design of hundreds of heterogeneous components, working at the proposed higher level of abstraction is a better way of <b>investing the bulk of the design effort</b>. Integrated these devices into a billion-transistor SoC is daunting by hand.\n",
        "\n",
        "In any HLS design, we must consider the following:\n",
        "\n",
        "#### 1) Separation of Concerns\n",
        "\n",
        "The various aspects of design are decoupled to allow a more effective exploration of alternative solutions, which is good for design <b>robustness</b>\n",
        "\n",
        "#### 2) Correct‚Äêby‚ÄêConstruction Design\n",
        "\n",
        "A system is built through a sequence of precise steps to combine simpler components into more complex ones while constraining their interactions to preserve key properties. This principle is known as <b>compositionality</b>"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "LpWZ-0ChUSZ-"
      },
      "source": [
        "## What took HLS so long? A Brief History\n",
        "\n",
        "If HLS and the XLS platform we will learn about has so much potential, then why has it taken so long to implement?\n",
        "\n",
        "#### 1980s and 1990s ‚Äì Era of Hardware Description Languages\n",
        "\n",
        "Automatic placement and routing technologies were revolutionizing back-end design. Most designers were just learning how to use RTL synthesis effectively, so bringing in new flows just caused headaches.\n",
        "<ul>\n",
        "<a href = \"https://en.wikipedia.org/wiki/VHDL\">VHDL</a> invented in 1983, and was designed to be similar to <a href=\"https://ada-lang.io/\">Ada</a>.\n",
        "\n",
        "<a href = \"https://en.wikipedia.org/wiki/Verilog\">Verilog</a> invented in 1984 and was designed to be similar to <a href = \"https://en.wikipedia.org/wiki/C%2B%2B\">C++</a>.\n",
        "</ul>\n",
        "\n",
        "> <u>Interest fact</u>: Did you ever think about what VHDL and Verilog mean? VHDL was designed for the Department of Defense and is an acronym within an acronym. The \"V\" is short for \"VHSIC\" meaning \"Very High Speed Integrated Circuit\" and \"HDL\" is short for \"Hardware Description Language.\" For Verilog, it is short for \"<b>Veri</b>fying <b>Log</b>ic\"\n",
        "\n",
        "At the time, engineers simply felt that the idea of behavioral synthesis filling a design productivity need was an unlikely one."
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "pSRJ3pp_WIjw"
      },
      "source": [
        "### Late 1990s-2000s ‚Äì First round of Industry products\n",
        "\n",
        "Failed for several reasons. First, the tools did not provide substantial improvement with a gentle learning curve. Remember, the idea behind Moore's Law was to optimize engineer effort, so anything that detracted from that progress was seen as a negative.\n",
        "\n",
        "The EDA customers preferred complementing RTL synthesis by building a flow that would use both HLS and RTL synthesis, for ease of use in both chips and FPGAs. The problem was that early HLS tools required synthesizing all the way down to the gate level, and not enough attention paid to intermediates and interfaces. The results were hard to validate, and the early HLS flows struggled to recognize the difference between dataflow and control"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "CpGk6Xi0Wugl"
      },
      "source": [
        "### Modern HLS Flows\n",
        "\n",
        "So, why are modern HLS flows succeeding where other attempts failed. First, HLS moved their focus from synthsizing down to the gate level to the <b>domain of application</b>, means they implemented algorithms with system designers and the right input languages.\n",
        "\n",
        "> You will learn about DSLX, which is one such input language. The benefit is that vendors are not forced to learn complicated RTL.\n",
        "\n",
        "Second, HLS simply produced improved quality of results.\n",
        "\n",
        "Third, computing design domains have shifted, which is why the need to meet CAGR as RTL design is dropping. Two major innovations that have driven the need for HLS are the rise of FPGAs and Embedded Systems since 2007, as well as the Internet of Things."
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "3z_k3qXgTbPd"
      },
      "source": [
        "## XLS: Accelerated HW Synthesis\n",
        "\n",
        "<img src = \"https://google.github.io/xls/images/xls_logo.svg\" width=300 height=150>\n",
        "\n",
        "<a href = \"https://google.github.io/xls/\">XLS</a> implements a High Level Synthesis toolchain that produces synthesizable designs (Verilog and SystemVerilog) from flexible, high-level descriptions of functionality.\n",
        "\n",
        "We will go through two different \"tracks\" throughout this tutorial:\n",
        "\n",
        "<b>Principles Track</b> - Discussions on the principles of system‚Äêlevel design, models of computations and <a href=\"https://en.wikipedia.org/wiki/System_on_a_chip\">System-on-Chip</a> (SoC) platform architectures\n",
        "\n",
        "<b>Practice Track</b> - Practice on the <a href = \"https://google.github.io/xls/dslx_reference/\">DSLX language</a>, a domain specific, dataflow-oriented functional language used to build hardware from flexible, high-level descriptions of functionality.\n",
        "\n",
        "<img src = \"https://google.github.io/xls/images/xls_stack_diagram.png\" width=\"325\" height=\"400\">\n"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "# <font color = \"red\">Design Run Setup</font>\n",
        "\n",
        "## To set up the design flow, run the next two cells to set up the back end of XLS\n",
        "\n",
        "> You will need to run <b>both</b> Start-Up Steps at every new runtime instance.\n",
        "\n",
        "> Note: When you run the next cell, you may get a pop-up that says \"This notebook was authored by mmorri22@nd.edu. It may request access to your data stored with Google, or read data and credentials from other sessions.\" The only data collection is that the `%%dslx` cell execution <i>count</i> is tracked using [Google Analytics](https://developers.google.com/analytics). That is a global counter and no individual counts are being conducted. No other data is being collected. Please select <b>Run Anyway</b> to continue."
      ],
      "metadata": {
        "id": "ErjZAtDQKAaB"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Start-up Step 1: XLS and OpenRoad scripts {run:\"auto\"}\n",
        "\n",
        "!rm -rf *\n",
        "\n",
        "# Import required Python libraries\n",
        "import os\n",
        "import pathlib\n",
        "import sys\n",
        "import jinja2\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "import graphviz\n",
        "import pathlib\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "\n",
        "# Set Stable XLS Version for classroom environment\n",
        "xls_version = 'v0.0.0-4699-gfb023174' #@param {type:\"string\"}\n",
        "\n",
        "!echo 'üì¶ downloading xls-{xls_version}'\n",
        "!curl --show-error -L https://github.com/proppy/xls/releases/download/{xls_version}/xls-{xls_version}-linux-x64.tar.gz | tar xzf - --strip-components=1\n",
        "!echo 'üß™ setting up colab integration'\n",
        "!python -m pip install --quiet --no-cache-dir --ignore-installed https://github.com/proppy/xls/releases/download/{xls_version}/xls_colab-0.0.0-py3-none-any.whl\n",
        "!python -m pip install logger\n",
        "!python -m pip install colabtools\n",
        "import logger\n",
        "import xls.contrib.colab\n",
        "_ = xls.contrib.colab.register_dslx_magic()\n",
        "\n",
        "# Must verify xls_work_dir is created\n",
        "!if test -d xls_work_dir; then echo \"xls_work_dir exists\"; else mkdir xls_work_dir;  fi\n",
        "\n",
        "#@title  First Run Only #4 - OpenRoad Setup {run:\"auto\"}\n",
        "\n",
        "yosys_version = '0.38_93_g84116c9a3' #@param {type:\"string\"}\n",
        "openroad_version = '2.0_12381_g01bba3695' #@param {type:\"string\"}\n",
        "rules_hdl_version = '2eb050e80a5c42ac3ffdb7e70392d86a6896dfc7' #@param {type:\"string\"}\n",
        "\n",
        "# Install stable OpenROAD Version\n",
        "!echo 'üõ£Ô∏è installing openroad and friends'\n",
        "!curl -L -O https://repo.anaconda.com/miniconda/Miniconda3-py310_24.1.2-0-Linux-x86_64.sh\n",
        "!bash Miniconda3-py310_24.1.2-0-Linux-x86_64.sh -b -p conda-env/\n",
        "import pathlib\n",
        "conda_prefix_path = pathlib.Path('conda-env')\n",
        "CONDA_PREFIX = str(conda_prefix_path.resolve())\n",
        "%env CONDA_PREFIX={CONDA_PREFIX}\n",
        "!conda-env/bin/conda install -yq -c \"litex-hub\" openroad={openroad_version} yosys={yosys_version}\n",
        "\n",
        "!python -m pip install gdstk tqdm\n",
        "\n",
        "!gsutil cp gs://proppy-eda/pdk_info_asap7.zip .\n",
        "!gsutil cp gs://proppy-eda/pdk_info_sky130.zip .\n",
        "\n",
        "!unzip -q -o pdk_info_asap7.zip\n",
        "!unzip -q -o pdk_info_sky130.zip\n",
        "\n",
        "!echo 'üß∞ generating PDK metadata'\n",
        "!curl --show-error -L  https://github.com/hdl/bazel_rules_hdl/archive/{rules_hdl_version}.tar.gz | tar xzf - --strip-components=1\n",
        "!curl -L -O https://github.com/protocolbuffers/protobuf/releases/download/v24.3/protoc-24.3-linux-x86_64.zip\n",
        "!unzip -q -o protoc-24.3-linux-x86_64.zip\n",
        "!{sys.executable} -m pip install protobuf\n",
        "\n",
        "!echo 'üìÅ organizing PDK for XLS and OpenROAD Flows'\n",
        "!wget https://raw.githubusercontent.com/mmorri22/cse30321/main/xls/xls_setup.py\n",
        "!python xls_setup.py\n",
        "\n",
        "\n",
        "!echo 'üñºÔ∏è Setup for viewing 3D GDSII File'\n",
        "!python -m pip install numpy\n",
        "!python -m pip install gdspy\n",
        "!python -m pip install numpy-stl\n",
        "!python -m pip install triangle\n",
        "!python -m pip install k3d\n",
        "\n",
        "# gdspy is used to open the gds file\n",
        "import gdspy\n",
        "\n",
        "# Used to write the output stl file (Why we installed numpy-stl)\n",
        "from stl import mesh\n",
        "\n",
        "# Using numpy will permit fast calculations on lots of points\n",
        "import numpy as np\n",
        "import matplotlib\n",
        "\n",
        "# Required to triangulate polygons\n",
        "import triangle\n",
        "\n",
        "# To render in 3d\n",
        "import k3d"
      ],
      "metadata": {
        "id": "hRDyLt_TmQQs",
        "cellView": "form"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Start-up Step 2: Select your PDK {run:\"auto\"}\n",
        "\n",
        "pdk = 'sky130' #@param [\"asap7\", \"sky130\"] {allow-input: false}\n",
        "\n",
        "xls.contrib.colab.pdk = pdk\n",
        "\n",
        "\n",
        "#@title Select your PDK {run:\"auto\"}\n",
        "\n",
        "!bin/protoc --python_out=. pdk/proto/pdk_info.proto\n",
        "!ln -sf pdk/proto/pdk_info_pb2.py\n",
        "import pdk_info_pb2\n",
        "\n",
        "import enum\n",
        "import dataclasses\n",
        "import json\n",
        "import pathlib\n",
        "import subprocess\n",
        "from typing import Any, Callable, Dict, Optional, Union\n",
        "\n",
        "from google.colab import widgets\n",
        "from google.protobuf import text_format\n",
        "import pandas as pd\n",
        "\n",
        "yosys = conda_prefix_path / 'bin/yosys'\n",
        "openroad = conda_prefix_path / 'bin/openroad'\n",
        "yosys_tcl = 'synthesis/synth.tcl'\n",
        "\n",
        "default_work_dir = xls.contrib.colab.default_work_dir\n",
        "\n",
        "def pdk_info_proto(\n",
        "    path: pathlib.Path, optional: bool = False\n",
        ") -> Optional[pdk_info_pb2.PdkInfoProto]:\n",
        "  \"\"\"Load PDK info from prototext.\n",
        "\n",
        "  Args:\n",
        "    path: path to prototext file.\n",
        "    optional: if True, failure to access the pdk info will not produce an error.\n",
        "\n",
        "  Returns:\n",
        "    Decoded pdk info proto or None if optional.\n",
        "  \"\"\"\n",
        "  if optional and not path.exists():\n",
        "    return None\n",
        "  with path.open('r') as f:\n",
        "    proto = pdk_info_pb2.PdkInfoProto()\n",
        "    text_format.Parse(f.read(), proto)\n",
        "    return proto\n",
        "\n",
        "pdks = {\n",
        "\n",
        "    'asap7': {\n",
        "        'delay_model': 'asap7',\n",
        "        'pdk_info': pdk_info_proto(\n",
        "            pathlib.Path('asap7/asap7_data_pdk_info.textproto'),\n",
        "        ),\n",
        "    },\n",
        "\n",
        "    'sky130': {\n",
        "        'delay_model': 'sky130',\n",
        "        'pdk_info': pdk_info_proto(\n",
        "            pathlib.Path('sky130/sky130_data_pdk_info.textproto'),\n",
        "        ),\n",
        "    },\n",
        "}\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class RelativeCoreArea:\n",
        "  utilization_percent: float\n",
        "\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class AbsoluteCoreArea:\n",
        "  core_width_microns: int\n",
        "  core_padding_microns: int\n",
        "\n",
        "\n",
        "@enum.unique\n",
        "class ImplementationStep(enum.Enum):\n",
        "  \"\"\"Steps in the implementation flow.\"\"\"\n",
        "\n",
        "  XLS = 'xls'\n",
        "  SYNTHESIS = 'synthesis'\n",
        "  PLACEMENT = 'placement'\n",
        "\n",
        "\n",
        "class PdkRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "class OpenroadRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "class OpenstaRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "class YosysRuntimeError(RuntimeError):\n",
        "  pass\n",
        "\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class SynthesisResults:\n",
        "  synth_v: pathlib.Path\n",
        "  design_stats: pd.DataFrame\n",
        "  cell_stats: pd.DataFrame\n",
        "\n",
        "\n",
        "def run_synthesis(\n",
        "    *,\n",
        "    selected_pdk: Optional[str] = None,\n",
        "    work_dir: pathlib.Path = default_work_dir,\n",
        "    silent: bool = False,\n",
        ") -> SynthesisResults:\n",
        "  \"\"\"Run synthesis with Yosys.\n",
        "\n",
        "  Args:\n",
        "    selected_pdk: The pdk to use.\n",
        "    work_dir: Directory that contains verilog and will be where outputs are put.\n",
        "    silent: Suppress output.\n",
        "\n",
        "  Returns:\n",
        "    Metrics from running synthesis.\n",
        "\n",
        "  Raises:\n",
        "    PdkRuntimeError: on PDK error.\n",
        "    YosysRuntimeError: on yosys error.\n",
        "  \"\"\"\n",
        "  if selected_pdk is None:\n",
        "    selected_pdk = pdk\n",
        "  pdk_info = pdks[selected_pdk]['pdk_info']\n",
        "  if pdk_info is None:\n",
        "    raise PdkRuntimeError(f'PDK \"{selected_pdk}\" is restricted')\n",
        "\n",
        "  liberty = (pathlib.Path(pdk) / pathlib.Path(pdk_info.liberty_path).name).resolve()\n",
        "  synth_v = (work_dir / 'user_module_synth.v').resolve()\n",
        "  synth_v_flist = (work_dir / 'user_module_synth_v.flist').resolve()\n",
        "  synth_uhdm_flist = (work_dir / 'user_module_synth_uhdm.flist').resolve()\n",
        "  synth_uhdm_flist.touch()\n",
        "  synth_stats_json = (work_dir / 'user_module_synth_stats.json').resolve()\n",
        "  dont_use_args = ' '.join(\n",
        "      f'-dont_use {pat}'\n",
        "      for pat in pdk_info.do_not_use_cell_list\n",
        "  )\n",
        "  # run yosys synthesis\n",
        "  with synth_v_flist.open('w') as f:\n",
        "    top_v = work_dir / 'user_module.sv'\n",
        "    f.write(str(top_v.resolve()))\n",
        "  !FLIST='{synth_v_flist}' ABC_SCRIPT='' CONSTR='' TOP='user_module' OUTPUT='{synth_v}' UHDM_FLIST='{synth_uhdm_flist}' LIBERTY='{liberty}' STATS_JSON='{synth_stats_json}' DONT_USE_ARGS='{dont_use_args}' {yosys} -c '{yosys_tcl}'\n",
        "  with synth_stats_json.open('r') as f:\n",
        "    synth_stats = json.load(f)\n",
        "  design_stats = synth_stats['design']\n",
        "  cells_stats = design_stats.pop('num_cells_by_type')\n",
        "  design_stats = pd.DataFrame.from_dict(\n",
        "      design_stats, orient='index', columns=['cells']\n",
        "  )\n",
        "  cells_stats = pd.DataFrame.from_dict(\n",
        "      cells_stats, orient='index', columns=['stats']\n",
        "  )\n",
        "\n",
        "  return SynthesisResults(\n",
        "      synth_v=synth_v, design_stats=design_stats, cell_stats=cells_stats\n",
        "  )\n",
        "\n",
        "\n",
        "def run_opensta(\n",
        "    *,\n",
        "    selected_pdk: Optional[str] = None,\n",
        "    work_dir: pathlib.Path = default_work_dir,\n",
        "    silent: bool = False,\n",
        ") -> pd.DataFrame:\n",
        "  \"\"\"Run OpenSta and collect timing metrics.\n",
        "\n",
        "  Args:\n",
        "    selected_pdk: The pdk to use.\n",
        "    work_dir: Directory that contains verilog.\n",
        "    silent: Suppress output.\n",
        "\n",
        "  Returns:\n",
        "    Dataframe containing timing report.\n",
        "\n",
        "  Raises:\n",
        "    OpenstaRuntimeError: on OpenSTA error.\n",
        "    PdkRuntimeError: on PDK error.\n",
        "  \"\"\"\n",
        "  if selected_pdk is None:\n",
        "    selected_pdk = pdk\n",
        "  pdk_info = pdks[selected_pdk]['pdk_info']\n",
        "  if pdk_info is None:\n",
        "    raise PdkRuntimeError(f'PDK \"{selected_pdk}\" is restricted')\n",
        "\n",
        "  liberty = pathlib.Path(pdk) / pdk_info.liberty_path\n",
        "  tech_lef = pathlib.Path(pdk) / pdk_info.tech_lef_path\n",
        "  read_cell_lefs = '\\n'.join(\n",
        "      f'read_lef {pathlib.Path(pdk) / cell_lef_path}'\n",
        "      for cell_lef_path in pdk_info.cell_lef_paths\n",
        "  )\n",
        "  synth_v = work_dir / 'user_module_synth.v'\n",
        "  top = 'user_module'\n",
        "  opensta_log = work_dir / 'user_module_sta.log'\n",
        "\n",
        "  openroad_script = f\"\"\"\n",
        "  sta::redirect_file_begin {opensta_log}\n",
        "  read_lef {tech_lef}\n",
        "  {read_cell_lefs}\n",
        "  read_liberty {liberty}\n",
        "  read_verilog {synth_v}\n",
        "  link_design  {top}\n",
        "  report_checks -unconstrained\n",
        "  sta::redirect_file_end\n",
        "  \"\"\"\n",
        "  openroad_tcl = work_dir / 'openroad_sta.tcl'\n",
        "  with openroad_tcl.open('w') as f:\n",
        "    f.write(openroad_script)\n",
        "\n",
        "  # run opensta static timing analysis\n",
        "  !{openroad} {openroad_tcl} -exit\n",
        "\n",
        "  columns = ['delay', 'time', 'edge', 'net', 'gate']\n",
        "\n",
        "  import re\n",
        "  def sta_report_paths(opensta_log):\n",
        "    with open(opensta_log) as f:\n",
        "      sta_report = f.read()\n",
        "    m = re.search(r'---+(.*)---+', sta_report, flags=re.M | re.S)\n",
        "    for path in m.group(1).split('\\n')[1:-2]:\n",
        "      parts = path.split(None, maxsplit=len(columns) - 1)\n",
        "      yield float(parts[0]), float(parts[1]), parts[2], parts[3], parts[4]\n",
        "\n",
        "  df = pd.DataFrame.from_records(sta_report_paths(opensta_log), columns=columns)\n",
        "  df['gate'] = df['gate'].str.replace('[()]', '', regex=True)\n",
        "\n",
        "  return df\n",
        "\n",
        "\n",
        "@dataclasses.dataclass(frozen=True)\n",
        "class PlacementResults:\n",
        "  openroad_global_placement_layout: pathlib.Path\n",
        "  area: pd.DataFrame\n",
        "  metrics: pd.DataFrame\n",
        "  power: pd.DataFrame\n",
        "\n",
        "\n",
        "def run_placement(\n",
        "    *,\n",
        "    clock_period_ps: int,\n",
        "    placement_density: float,\n",
        "    core_area: Union[RelativeCoreArea, AbsoluteCoreArea],\n",
        "    selected_pdk: Optional[str] = None,\n",
        "    work_dir: pathlib.Path = default_work_dir,\n",
        "    silent: bool = False,\n",
        ") -> PlacementResults:\n",
        "  \"\"\"Run OpenRoad placement.\n",
        "\n",
        "  Args:\n",
        "    clock_period_ps: Clock period in picoseconds.\n",
        "    placement_density: Placement density in [0.0, 1.0].\n",
        "    core_area: Relative or absolute core area specification.\n",
        "    selected_pdk: The pdk to use.\n",
        "    work_dir: Directory that contains verilog and will be where outputs are put.\n",
        "    silent: Suppress output.\n",
        "\n",
        "  Returns:\n",
        "    Outputs from running placement.\n",
        "\n",
        "  Raises:\n",
        "    OpenroadRuntimeError: on OpenRoad error.\n",
        "    OpenstaRuntimeError: on OpenSTA error.\n",
        "    PdkRuntimeError: on PDK error.\n",
        "    ValueError: on invalid inputs.\n",
        "    YosysRuntimeError: on yosys error.\n",
        "  \"\"\"\n",
        "  clock_period_ns = clock_period_ps / 1000.0\n",
        "  if selected_pdk is None:\n",
        "    selected_pdk = pdk\n",
        "  pdk_info = pdks[selected_pdk]['pdk_info']\n",
        "  if pdk_info is None:\n",
        "    raise PdkRuntimeError(f'PDK \"{selected_pdk}\" is restricted')\n",
        "\n",
        "  liberty = pathlib.Path(pdk) / pdk_info.liberty_path\n",
        "  tech_lef = pathlib.Path(pdk) / pdk_info.tech_lef_path\n",
        "  read_cell_lefs = '\\n'.join(\n",
        "      f'read_lef {pathlib.Path(pdk) / cell_lef_path}'\n",
        "      for cell_lef_path in pdk_info.cell_lef_paths\n",
        "  )\n",
        "\n",
        "  if isinstance(core_area, AbsoluteCoreArea):\n",
        "    die_side_microns = (\n",
        "        core_area.core_width_microns + core_area.core_padding_microns * 2\n",
        "    )\n",
        "    core_side_microns = (\n",
        "        core_area.core_width_microns + core_area.core_padding_microns\n",
        "    )\n",
        "    initialize_floorplan_args = (\n",
        "        f' -die_area \"0 0 {die_side_microns} {die_side_microns}\" -core_area'\n",
        "        f' \"{core_area.core_padding_microns} {core_area.core_padding_microns} {core_side_microns} {core_side_microns}\"'\n",
        "    )\n",
        "  elif isinstance(core_area, RelativeCoreArea):\n",
        "    initialize_floorplan_args = (\n",
        "        f' -utilization {core_area.utilization_percent} -aspect_ratio 1.0'\n",
        "    )\n",
        "  else:\n",
        "    raise ValueError(\n",
        "        'Expected core_area to be AbsoluteCoreArea or RelativeCoreArea, got'\n",
        "        f' {core_area!r}'\n",
        "    )\n",
        "\n",
        "  initialize_floorplan_command = (\n",
        "      f'initialize_floorplan -site \"{pdk_info.cell_site}\"'\n",
        "      f' {initialize_floorplan_args}'\n",
        "  )\n",
        "\n",
        "  def source_pdk_info_tcl(path):\n",
        "    return f'source {pathlib.Path(pdk) / path}' if path else ''\n",
        "\n",
        "  source_tracks_file = source_pdk_info_tcl(pdk_info.tracks_file_path)\n",
        "  source_rc_script_configuration = source_pdk_info_tcl(\n",
        "      pdk_info.rc_script_configuration_path\n",
        "  )\n",
        "  source_pdn_config = source_pdk_info_tcl(pdk_info.pdn_config_path)\n",
        "  if pdk_info.tapcell_tcl_path:\n",
        "    tapcell_command = source_pdk_info_tcl(pdk_info.tapcell_tcl_path)\n",
        "  else:\n",
        "    tapcell_command = (\n",
        "        f'tapcell -distance {pdk_info.tapcell_distance} -tapcell_master'\n",
        "        f' {pdk_info.tap_cell}'\n",
        "    )\n",
        "\n",
        "  synth_v = work_dir / 'user_module_synth.v'\n",
        "  openroad_metrics = work_dir / 'openroad_metrics.json'\n",
        "  openroad_global_placement_layout = work_dir / 'openroad_global_placement.png'\n",
        "\n",
        "  openroad_script = f\"\"\"\n",
        "  read_lef {tech_lef}\n",
        "  {read_cell_lefs}\n",
        "  read_liberty {liberty}\n",
        "  read_verilog {synth_v}\n",
        "  link_design user_module\n",
        "  {initialize_floorplan_command}\n",
        "  {source_tracks_file}\n",
        "  insert_tiecells {pdk_info.tie_high_port} -prefix \"TIE_ONE_\"\n",
        "  insert_tiecells {pdk_info.tie_low_port} -prefix \"TIE_ZERO_\"\n",
        "  create_clock [get_ports clk] -period {clock_period_ns}\n",
        "  {source_rc_script_configuration}\n",
        "  set_wire_rc -signal -layer \"{pdk_info.wire_rc_signal_metal_layer}\"\n",
        "  set_wire_rc -clock  -layer \"{pdk_info.wire_rc_clock_metal_layer}\"\n",
        "  place_pins -hor_layers {pdk_info.pin_horizontal_metal_layer} -ver_layers {pdk_info.pin_vertical_metal_layer}\n",
        "  {tapcell_command}\n",
        "  {source_pdn_config}\n",
        "  pdngen -verbose\n",
        "  global_placement -timing_driven -routability_driven -density {placement_density} -pad_left {pdk_info.global_placement_cell_pad} -pad_right {pdk_info.global_placement_cell_pad}\n",
        "  remove_buffers\n",
        "  estimate_parasitics -placement\n",
        "  repair_design\n",
        "  repair_timing\n",
        "  utl::metric \"utilization_percent\" [rsz::utilization]\n",
        "  utl::metric \"design_area\" [rsz::design_area]\n",
        "  utl::metric \"power\" [sta::design_power [sta::parse_corner {{}}]]\n",
        "  utl::metric \"wns\" [sta::worst_slack -max]\n",
        "  report_power\n",
        "  report_design_area\n",
        "  if {{[info procs save_image] == \"save_image\"}} {{\n",
        "    save_image -resolution 0.005 \"{openroad_global_placement_layout}\"\n",
        "  }}\n",
        "  \"\"\"\n",
        "  openroad_tcl = work_dir / 'place.tcl'\n",
        "  with openroad_tcl.open('w') as f:\n",
        "    f.write(openroad_script)\n",
        "  !QT_QPA_PLATFORM=minimal {openroad} -metrics {openroad_metrics} -exit {openroad_tcl}\n",
        "\n",
        "  with open(work_dir / 'openroad_metrics.json', 'r') as f:\n",
        "    metrics = json.loads(f.read())\n",
        "  df_area = pd.DataFrame.from_dict(\n",
        "      {\n",
        "          'global placement': [\n",
        "              float(metrics['design_area']) * 1e12,\n",
        "              float(metrics['utilization_percent']) * 100,\n",
        "          ]\n",
        "      },\n",
        "      columns=['area', 'utilization'],\n",
        "      orient='index',\n",
        "  )\n",
        "  metrics_power = [float(m) * 1e6 for m in metrics['power'].split(' ')]\n",
        "  df_power = pd.DataFrame().from_dict(\n",
        "      {\n",
        "          'sequential': metrics_power[4:8],\n",
        "          'combinational': metrics_power[8:12],\n",
        "          'clock': metrics_power[12:16],\n",
        "          'macro': metrics_power[16:20],\n",
        "          'pad': metrics_power[20:],\n",
        "          'total': metrics_power[0:4],\n",
        "      },\n",
        "      orient='index',\n",
        "      columns=['internal', 'switching', 'leakage', 'total'],\n",
        "  )\n",
        "  df_metrics = (\n",
        "      pd.DataFrame.from_records([metrics])\n",
        "      .transpose()\n",
        "      .set_axis(['metrics'], axis=1)\n",
        "  )\n",
        "  return PlacementResults(\n",
        "      openroad_global_placement_layout=openroad_global_placement_layout,\n",
        "      area=df_area,\n",
        "      metrics=df_metrics,\n",
        "      power=df_power,\n",
        "  )"
      ],
      "metadata": {
        "id": "Rdbx_tFs08rl",
        "cellView": "form"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Quick Aside: The Skywater 130 Process Development Kit (PDK)\n",
        "\n",
        "<a href = \"https://skywater-pdk.readthedocs.io/en/main/rules/background.html\">SKY130</a> is a mature 180nm-130nm hybrid technology developed by Cypress Semiconductor (now Infineon) that has been used for many production parts. SKY130 is now available as a foundry technology through <a href = \"https://www.skywatertechnology.com/\">SkyWater Technology Foundry</a>.\n",
        "\n",
        "> <b>Process Development Kit</b> - A set of files used within the semiconductor industry to model a fabrication process for the design tools used to design an integrated circuit.\n",
        "\n",
        "> <b>What this means</b>: When you render the architecture design image in this tutorial and your final project, these are <b>real</b> and <b>fabricable</b> designs. You will design a chip!\n",
        "\n",
        "> Optional: SKY130 <a href = \"https://skywater-pdk.readthedocs.io/en/main/rules/assumptions.html\">Criteria and Assumptions</a>"
      ],
      "metadata": {
        "id": "rC6HeGrB7qbB"
      }
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "dxrMREUr0hSR"
      },
      "source": [
        "## The DSLX Reference Language\n",
        "\n",
        "DSLX is a domain specific, dataflow-oriented functional language used to build hardware that can also run effectively as host software.\n",
        "<ul>\n",
        "  <li>A <a href = \"https://en.wikipedia.org/wiki/Domain-specific_language\">domain-specific language</a> (DSL) is a computer language specialized to a particular application domain. Most programming languages you have worked with in your coursework, such as C, C++, and Python are <a href = \"https://en.wikipedia.org/wiki/General-purpose_language\">General-purpose languages</a>.</li>\n",
        "</ul>\n",
        "\n",
        "Within the XLS project, DSLX is also referred to as \"the DSL\". The DSL targets the XLS compiler (via conversion to XLS IR) to enable flows for FPGAs and ASICs.\n",
        "\n",
        "DSLX mimics <a href = \"https://www.rust-lang.org/\">Rust</a>, while being an immutable expression-based dataflow DSL with hardware-oriented features\n",
        "\n",
        "We will build upon our basic understanding of logic design to build basic gates in DSLX.\n",
        "\n",
        "### Setting the Top Module\n",
        "\n",
        "To run a cell using DSLX, you must include a \"<a href = \"https://nbviewer.org/github/ipython/ipython/blob/1.x/examples/notebooks/Cell%20Magics.ipynb\">Magic</a>\", which is a shorthand annotation. that change how a cell's text is executed.\n",
        "\n",
        "Here is the fundamental Magic example of the DSLX [prompt]:<p>\n",
        "<code>%%dslx --top=and --pipeline_stages=1 --flop_inputs=false --flop_outputs=false</code><p>\n",
        "<ul>\n",
        "  <li><code>%%dslx</code> - Indicates we are using the domain-specific language XLS</li>\n",
        "  <li><code>--top=and</code> - Indicates the top module for HLS is the <b>and</b> module</li>\n",
        "  <li><code>--pipeline_stages=1</code> - Sets the number of stages of pipelining to 1</li>\n",
        "  <li><code>--flop_inputs=false</code> - This means will not have any flip-flop inputs</li>\n",
        "  <li><code>--flop_outputs=false</code> - This means will not have any flip-flop inputs.</li>\n",
        "</ul>\n",
        "\n",
        "> In the initial set of examples before we review pipelining, we will use the <code>--pipeline_stages=1 --flop_inputs=false --flop_outputs=false</code> to perform combinational operations\n",
        "\n",
        "### Fundamental DSLX module\n",
        "\n",
        "We will build upon our basic understanding of logic design to build basic gates in DSLX.\n",
        "\n",
        "<code>fn and(a: u1, b: u1) -> u1 {</br>\n",
        "&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;a & b</br>\n",
        "}</code>\n",
        "\n",
        "<b>Module Breakdown:</b>\n",
        "<ul>\n",
        "  <li><code>fn</code> - The key word to indicate an XLS module</li>\n",
        "  <li><code>and</code> - The name of the XLS module</li>\n",
        "  <li><code>a: u1</code> - Input <b>a</b> is a one-bit unsigned value</li>\n",
        "  <li><code>b: u1</code> - Input <b>b</b> is a one-bit unsigned value</li>\n",
        "  <li><code> -> u1 </code> - The output is a one-bit unsigned value</li>\n",
        "</ul>\n",
        "\n",
        "\n",
        "### DSLX Test Module\n",
        "\n",
        "You will perform testing in the DSLX environment by using the <code>assert_eq</code> keyword. The example for testing the <code>and</code> module is shown below.\n",
        "\n",
        "> <b>Note:</b> You <i>must</i> put the <code>#[test]</code> before the test module\n",
        "\n",
        "<code>#[test]<br>\n",
        "fn and_test() {<br>\n",
        "&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;assert_eq(and(u1:0, u1:0), u1:0);<br>\n",
        "&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;assert_eq(and(u1:0, u1:1), u1:0);<br>\n",
        "&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;assert_eq(and(u1:1, u1:0), u1:0);<br>\n",
        "&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;assert_eq(and(u1:1, u1:1), u1:1);<br>\n",
        "}</code><br>\n",
        "\n",
        "<b>Module Breakdown:</b>\n",
        "<ul>\n",
        "  <li><code>assert_eq</code> - The key word to indicate an XLS Testing module call</li>\n",
        "  <li><code>and</code> - The name of the XLS module</li>\n",
        "  <li><code>(u1:0, u1:0), u1:0</code> - Everything in the parenthesis correspond to the inputs <b>a</b> and <b>b</b> and the <code>, u1:0</code> is the output.</li>\n",
        "</ul>\n",
        "\n",
        "Run the module below for a classic AND gate. The code produces <b>Verilog</b> modules that match the corresponding PDK, the timing in the <b>schedule</b> and the underlying logic structures under <b>born</b>"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "gJD2LM7uaCcN"
      },
      "outputs": [],
      "source": [
        "#@title Example of \"and\" module in DSLX. Press the ‚ñ∑ to run {run:\"auto\"}\n",
        "\n",
        "%%dslx --top=and --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "fn and(a: u1, b: u1) -> u1 {\n",
        "    a & b\n",
        "}\n",
        "\n",
        "\n",
        "#[test]\n",
        "fn and_test() {\n",
        "  assert_eq(and(u1:0, u1:0), u1:0);\n",
        "  assert_eq(and(u1:0, u1:1), u1:0);\n",
        "  assert_eq(and(u1:1, u1:0), u1:0);\n",
        "  assert_eq(and(u1:1, u1:1), u1:1);\n",
        "}"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## What Each Tab Means\n",
        "\n",
        "When you successfully run a DSLX cell, you will get an output with six tabs. These tabs show important steps in the XLS flow.\n",
        "\n",
        "### interpreter\n",
        "\n",
        "The interpreter shows the result of the XLS run. An example of a successful run is shown below:\n",
        "\n",
        "<code>[ RUN UNITTEST  ] and_test<br>\n",
        "[&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbsp&nbspOK ]<br>\n",
        "[===============] 1 test(s) ran; 0 failed; 0 skipped.</code>\n",
        "\n",
        "Here is an example of an unsuccessful run. In this case, I forgot the <code>{</code> in the <code>and</code> module.\n",
        "\n",
        "<code>\n",
        "xls_work_dir/user_module.x:4:5-4:6<br>\n",
        "0002:<br>\n",
        "0003: fn and(a: u1, b: u1) -> u1<br>\n",
        "0004:     a & b<br>\n",
        "~~~~~~^ ParseError: Expected '{', got 'identifier'<br>\n",
        "0005: }<br>\n",
        "0006:<br>\n",
        "</code>\n",
        "\n",
        "You may notice the error message says <code>user_module.x</code>. In the XLS flow, the tool will take the module we declare as <b>top</b> (in this case, <code>--top=and</code>) and sets it in the <b>user_module</b>.\n",
        "\n",
        "### ir\n",
        "\n",
        "An <b>ir</b> is an <a href = \"https://en.wikipedia.org/wiki/Intermediate_representation\">Intermediate representation</a>, which is data structure or code used internally by a compiler or virtual machine to represent source code. An IR is designed to be conducive to further processing, such as optimization and translation.\n",
        "\n",
        "While we will not learn specific details about the DSLX IR in this course, it is useful to refer to the IR occassionally \"look under the hood\" to see the benefits of synthesis and optimization.\n",
        "\n",
        "As opposed to most other compiler infrastructures, the XLS IR data structure is not a <a href = \"\">control-flow graph</a> (CFG). The insight is that the CFG abstraction was developed to model serial execution on a CPU.\n",
        "\n",
        "In hardware, however, everything happens at all times and in parallel. The XLS IR is a sea-of-nodes (SoN) representation, which much more closely resembles this reality.\n",
        "\n",
        "### opt\n",
        "\n",
        "A version of the <b>ir</b> of your initial code that is the result of the first-pass of synthesis optimization. At this stage, the <b>ir</b> and <b>opt</b> are identical for the <b>and</b> module.\n",
        "\n",
        "### verilog\n",
        "\n",
        "The opt ir is translated into a Verilog representation using the specified Process Development Kit\n",
        "\n",
        "### schedule\n",
        "\n",
        "This tab shows the use of gates and cells in the PDK and their <code>node_delay_ps</code> which is the delay on the specific node itself, and the <code>path_delay_ps</code> which is the amount of time it takes from the start of the combinational operation to the end of this specific node.\n",
        "\n",
        "### bom\n",
        "\n",
        "This tab shows the number of input and output signals for each of the elements."
      ],
      "metadata": {
        "id": "9yCHHDo9cuQQ"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Running the XLS flow for the first time\n",
        "\n",
        "In the cell below, you will be able to generate a representation of the AND gate. The XLS flow is targeting a final chip in the <a href = \"https://caravel-harness.readthedocs.io/en/latest/\">eFabless Caravel Harness</a>.\n",
        "\n",
        "Because the XLS flow is targeting the Harness, there are horizontal and vertical metal rails to connect the <b>standard cells</b>, so the final synthesized design will be larger than the and gate itself.\n",
        "\n",
        "> <b>Standard cells</b> - pre-designed cells meeting power, performance used to connect logic in synthesis"
      ],
      "metadata": {
        "id": "_bhQhDyci_I2"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Run the XLS Flow for the First Time! {display-mode: \"form\"}\n",
        "#@markdown - Click the ‚ñ∑ button to run synthesis, static timing analysis and global placement\n",
        "#@markdown - These sizes are picked to show the small AND logic structure up close\n",
        "\n",
        "placement_density = 1 #@param {type:\"slider\", min:0, max:1.0, step:0.01}\n",
        "clock_period_ps = 10000 #@param {type:\"slider\", min:0, max:100000, step:1}\n",
        "clock_period_ns = clock_period_ps / 1000.0\n",
        "core_area = 'absolute' # @param [\"relative\", \"absolute\"]\n",
        "\n",
        "# @markdown ### core_area_relative\n",
        "# @markdown compute core area from the design size\n",
        "utilization_percent = 100 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "# @markdown ### core_area_absolute\n",
        "# @markdown set core area explicitly\n",
        "core_width_microns = 30 #@param {type:\"slider\", min:0, max:1000, step:1}\n",
        "core_padding_microns = 0 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "if core_area == 'relative':\n",
        "  core_area_value = RelativeCoreArea(utilization_percent)\n",
        "else:\n",
        "  core_area_value = AbsoluteCoreArea(core_width_microns, core_padding_microns)\n",
        "\n",
        "tb = widgets.TabBar(['synthesis', 'netlist', 'timing', 'placement', 'area', 'power'])\n",
        "\n",
        "# run yosys synthesis\n",
        "with tb.output_to('synthesis', select=True):\n",
        "  synth_results = run_synthesis()\n",
        "  tb.clear_tab()\n",
        "\n",
        "with tb.output_to('synthesis', select=False):\n",
        "  grid = widgets.Grid(1, 2, header_row=False, header_column=False)\n",
        "  with grid.output_to(0, 0):\n",
        "    display(synth_results.cell_stats)\n",
        "  with grid.output_to(0, 1):\n",
        "    display(synth_results.design_stats)\n",
        "\n",
        "# display gate level netlist\n",
        "with tb.output_to('netlist', select=False):\n",
        "  with synth_results.synth_v.open('r') as f:\n",
        "    print(f.read())\n",
        "\n",
        "\n",
        "# run opensta static timing analysis\n",
        "with tb.output_to('timing', select=True):\n",
        "  opensta_results = run_opensta()\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display opensta report\n",
        "with tb.output_to('timing', select=False):\n",
        "  display(\n",
        "      opensta_results.style.hide(axis='index')\n",
        "      .background_gradient(subset=['delay'], cmap='Oranges')\n",
        "      .bar(subset=['time'], color='lightblue')\n",
        "  )\n",
        "\n",
        "# run openroad placement\n",
        "with tb.output_to('placement', select=True):\n",
        "  placement_results = run_placement(\n",
        "      clock_period_ps=clock_period_ps,\n",
        "      placement_density=placement_density,\n",
        "      core_area=core_area_value,\n",
        "  )\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display global placement layout\n",
        "with tb.output_to('placement', select=False):\n",
        "  if placement_results.openroad_global_placement_layout.exists():\n",
        "    img = PIL.Image.open(placement_results.openroad_global_placement_layout)\n",
        "    img = img.resize((500, 500))\n",
        "    display_png(img)\n",
        "\n",
        "# display area estimate\n",
        "with tb.output_to('area', select=False):\n",
        "  display(\n",
        "      placement_results.area.style.format('{:.3f} Œºm¬≤', subset=['area'])\n",
        "      .format('{:.2f} %', subset=['utilization'])\n",
        "      .bar(subset=['utilization'], color='lightblue', vmin=0, vmax=100)\n",
        "  )\n",
        "\n",
        "# display power metrics\n",
        "with tb.output_to('power', select=False):\n",
        "  display(\n",
        "      placement_results.power.style.format('{:.3f} uW')\n",
        "      .background_gradient(\n",
        "          subset=pd.IndexSlice[\n",
        "              placement_results.power.index[:-1], ['internal', 'switching', 'leakage']\n",
        "          ],\n",
        "          cmap='Oranges',\n",
        "          axis=None,\n",
        "      )\n",
        "      .bar(subset=['total'], color='lightcoral')\n",
        "      .bar(\n",
        "          subset=pd.IndexSlice[placement_results.power.index[-1:], :],\n",
        "          color='lightcoral',\n",
        "          axis='columns',\n",
        "      )\n",
        "  )"
      ],
      "metadata": {
        "id": "dhpciqzJjh8N"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "r5R_uU8bZ7J9"
      },
      "source": [
        "## Exploring the output of the XLS run\n",
        "\n",
        "After the completion of the run, an image of the chip design is shown. Most of the layout consists of the horizontal and vertical metal rails (in dark and light red). Towards the bottom, you will see two short light red metal with dark and light blue metals. That is the and gate itself!\n",
        "\n",
        "Click through each tab of the output to see key aspects of the synthesis results.\n",
        "\n",
        "### synthesis\n",
        "\n",
        "This tab shows how many wires, memory elements, processes, and cores are used, as well as the area of the logic structure.\n",
        "\n",
        "### netlist\n",
        "\n",
        "This tab shows the final synthesized verilog netlist. Towards the bottom, you will see <code>sky130_fd_sc_hd__and2_0</code>, which is the standard cell in the Sky130 PDK we use for a 2-input AND gate. The XLS flow placed the <code>sky130_fd_sc_hd__and2_0</code> cell you requested into the chip itself!\n",
        "\n",
        "### timing\n",
        "\n",
        "This tab shows the amount of physical time it takes for an input signal to propagate through the and gate. As we develop larger designs, this tab will show more details (especially as we input pipelining). For now, we see a delay of 0.07ns.\n",
        "\n",
        "### area\n",
        "\n",
        "This tab shows the area of the chip\n",
        "\n",
        "### power\n",
        "\n",
        "This tab shows data regarding the power consumption of the chip. We see that the AND gate consumes $0.008 \\mu W$ of power for each operation."
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "lASo5895_xIx"
      },
      "source": [
        "### Adding Pipelining Stages\n",
        "\n",
        "For the <code>and</code> module, we see that we synthesized an <b>AND</b> gate, as well as two <b>INPUT_PORTS</b> and one <b>OUTPUT_PORT</b>.\n",
        "\n",
        "Go back to the <b>and</b> module cell and remove the <code>--flop_inputs=false --flop_outputs=false</code>. Then re-run the cell.\n",
        "\n",
        "Notice now in the Verilog module that flip flops for Registers are added! And that there are Register Read and Register Write signals under bom.\n",
        "\n",
        "Next, re-run the \"Run the XLS Flow for the First Time!\" Observe all the changes in the size when we insert registers.\n",
        "\n",
        "Do the same by changing <code>--pipeline_stages=1</code> to <code>--pipeline_stages=2</code>.\n",
        "\n",
        "The maximum number of stages allowed in XLS is 9. So try <code>--pipeline_stages=9</code>. That's a lot of registers around an and gate!"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "kiWVdpTA17fT"
      },
      "outputs": [],
      "source": [
        "#@title Now let's investigate the same with an \"or\" module in DSLX {run:\"auto\"}\n",
        "\n",
        "%%dslx --top=or --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "fn or(a: u1, b: u1) -> u1 {\n",
        "    a | b\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn or_test() {\n",
        "  assert_eq(or(u1:0, u1:0), u1:0);\n",
        "  assert_eq(or(u1:0, u1:1), u1:1);\n",
        "  assert_eq(or(u1:1, u1:0), u1:1);\n",
        "  assert_eq(or(u1:1, u1:1), u1:1);\n",
        "}"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "NkPqZtqh2Tlr"
      },
      "outputs": [],
      "source": [
        "#@title Next, we will run a \"nand\" module in DSLX {run:\"auto\"}\n",
        "\n",
        "%%dslx --top=nand --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "fn nand(a: u1, b: u1) -> u1 {\n",
        "    !(a & b)\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn nand_test() {\n",
        "  assert_eq(nand(u1:0, u1:0), u1:1);\n",
        "  assert_eq(nand(u1:0, u1:1), u1:1);\n",
        "  assert_eq(nand(u1:1, u1:0), u1:1);\n",
        "  assert_eq(nand(u1:1, u1:1), u1:0);\n",
        "}"
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "0XwrDpRc3Vjy"
      },
      "outputs": [],
      "source": [
        "#@title And now let's do a \"nor\" module in DSLX {run:\"auto\"}\n",
        "\n",
        "%%dslx --top=nor --pipeline_stages=1  --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "fn nor(a: u1, b: u1) -> u1 {\n",
        "    !(a | b)\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn nor_test() {\n",
        "  assert_eq(nor(u1:0, u1:0), u1:1);\n",
        "  assert_eq(nor(u1:0, u1:1), u1:0);\n",
        "  assert_eq(nor(u1:1, u1:0), u1:0);\n",
        "  assert_eq(nor(u1:1, u1:1), u1:0);\n",
        "}"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "64hoycxJ31aU"
      },
      "source": [
        "## Comparing AND and OR logic by size\n",
        "\n",
        "When you run these commands, you will see that we pass all the tests and we meet all of our logical requirements. But if we look underneath the hood, we will start to see some benefits of understanding logic design and digital integrated circuits.\n",
        "\n",
        "### Look for yourself\n",
        "\n",
        "Run all four test suites, and select \"schedule\" on each one. What do you notice about the <code>node_delay_ps</code> and <code>path_delay_ps</code> values?\n",
        "\n",
        "### Logic and different levels of abstraction\n",
        "\n",
        "In a Digital Integrated Circuits course, you would learn that logic flows through a circuit via electrons and holes. Because the mobility of electrons (negative values) is much higher than the mobility of holes (positive values), the size of a NAND gate is smaller than the size of a NOR gate. As a result, synthesis flows tend towards NAND and AND gates as opposed to NOR and OR gates.\n",
        "\n",
        "You observed the consequences of this physical phenomenon in the node and path delay results. The outcome for OR is always bigger than the outcome for NAND.\n",
        "\n",
        "|PDK|and|or|nand|nor|\n",
        "|:--|:--|:--|:--|:--|\n",
        "|sky130|81ps|110ps|81ps|110ps|\n",
        "\n",
        "### Reviewing DeMorgan's Law and its impact of Digital Logic Synthesis\n",
        "\n",
        "We now can see the benefit of understanding DeMorgan's Law beyond simple logic reductions. We can improve the performance is optimize our understanding of the physical details and the logical details\n",
        "\n",
        "$-(a \\wedge b ) = -a  \\vee -b$\n",
        "\n",
        "$-(a \\vee b ) = -a  \\wedge -b$\n",
        "\n",
        "Notice how when we use <code>a & b</code> in the module below, that we get the same node delay for <code>(a | b)</code> This is because the tool recognizes the opportunity to reduce the logic from two inverters and an AND gate to one NOR gate."
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "KzG-d4_G8TqZ"
      },
      "outputs": [],
      "source": [
        "%%dslx --top=nor_demorgan --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "fn nor_demorgan(a: u1, b: u1) -> u1 {\n",
        "    !a & !b\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn nor_demorgan_test() {\n",
        "  assert_eq(nor_demorgan(u1:0, u1:0), u1:1);\n",
        "  assert_eq(nor_demorgan(u1:0, u1:1), u1:0);\n",
        "  assert_eq(nor_demorgan(u1:1, u1:0), u1:0);\n",
        "  assert_eq(nor_demorgan(u1:1, u1:1), u1:0);\n",
        "}"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "m77_NaZ7-MR6"
      },
      "source": [
        "> Re-run the <code>nor_demorgan</code>, and you will see that the logic matches to the NOR node and path delays.\n",
        "\n",
        "The true benefit is when we run <code>nand_demorgan</code>. We see that the node and path delays match the <code>and</code> and <code>nand</code> path delays. Whenever we can reduce to a nand, we can gain improvements in performance.\n",
        "\n",
        "> When you select <b>ir</b> after running the program, you will see two not structures and an or. When you select <b>opt</b>, you will see it reduced to <b>nand</b>. DeMorgan's Law in action."
      ]
    },
    {
      "cell_type": "code",
      "execution_count": null,
      "metadata": {
        "id": "k6CfQZWp-mSR"
      },
      "outputs": [],
      "source": [
        "%%dslx --top=nand_demorgan --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "fn nand_demorgan(a: u1, b: u1) -> u1 {\n",
        "    !a | !b\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn nor_demorgan_test() {\n",
        "  assert_eq(nand_demorgan(u1:0, u1:0), u1:1);\n",
        "  assert_eq(nand_demorgan(u1:0, u1:1), u1:1);\n",
        "  assert_eq(nand_demorgan(u1:1, u1:0), u1:1);\n",
        "  assert_eq(nand_demorgan(u1:1, u1:1), u1:0);\n",
        "}"
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Reviewing Karnaugh Maps and Quine-McCluskey Reduction\n",
        "\n",
        "In Logic Design, you learned about the importance of Karnaugh Maps (aka K-Maps) and how we use them to reduce logic. Intuitively, we understood that we were able to observe the logic size by reducing the number of logic gates.\n",
        "\n",
        "But now we can go a step further! Consider the following logic statement:\n",
        "\n",
        "$(-a \\wedge b ) \\vee (b \\wedge -c ) \\vee (b \\wedge c ) \\vee (a \\wedge -b \\wedge -c)$\n",
        "\n",
        "In the next cell, we have a DSLX statement called <code>K_map_before</code> which implements this logic."
      ],
      "metadata": {
        "id": "lvcZpfI8WEc5"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=K_map_before --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "fn K_map_before(a: u1, b: u1, c:u1) -> u1 {\n",
        "\n",
        "  (!a & b) | (b & !c) | (b & c) | (a & !b & !c)\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn K_map_before_test() {\n",
        "  assert_eq(K_map_before(u1:0, u1:0, u1:0), u1:0);\n",
        "  assert_eq(K_map_before(u1:0, u1:0, u1:1), u1:0);\n",
        "  assert_eq(K_map_before(u1:0, u1:1, u1:0), u1:1);\n",
        "  assert_eq(K_map_before(u1:0, u1:1, u1:1), u1:1);\n",
        "  assert_eq(K_map_before(u1:1, u1:0, u1:0), u1:1);\n",
        "  assert_eq(K_map_before(u1:1, u1:0, u1:1), u1:0);\n",
        "  assert_eq(K_map_before(u1:1, u1:1, u1:0), u1:1);\n",
        "  assert_eq(K_map_before(u1:1, u1:1, u1:1), u1:1);\n",
        "}"
      ],
      "metadata": {
        "id": "tLf06gCSXjUl"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Synthesis for K_map_before {display-mode: \"form\"}\n",
        "#@markdown - Click the ‚ñ∑ button to run synthesis, static timing analysis and global placement\n",
        "\n",
        "placement_density = 1 #@param {type:\"slider\", min:0, max:1.0, step:0.01}\n",
        "clock_period_ps = 6954 #@param {type:\"slider\", min:0, max:100000, step:1}\n",
        "clock_period_ns = clock_period_ps / 1000.0\n",
        "core_area = 'absolute' # @param [\"relative\", \"absolute\"]\n",
        "\n",
        "# @markdown ### core_area_relative\n",
        "# @markdown compute core area from the design size\n",
        "utilization_percent = 100 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "# @markdown ### core_area_absolute\n",
        "# @markdown set core area explicitly\n",
        "core_width_microns = 30 #@param {type:\"slider\", min:0, max:1000, step:1}\n",
        "core_padding_microns = 0 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "if core_area == 'relative':\n",
        "  core_area_value = RelativeCoreArea(utilization_percent)\n",
        "else:\n",
        "  core_area_value = AbsoluteCoreArea(core_width_microns, core_padding_microns)\n",
        "\n",
        "tb = widgets.TabBar(['synthesis', 'netlist', 'timing', 'placement', 'area', 'power'])\n",
        "\n",
        "# run yosys synthesis\n",
        "with tb.output_to('synthesis', select=True):\n",
        "  synth_results = run_synthesis()\n",
        "  tb.clear_tab()\n",
        "\n",
        "with tb.output_to('synthesis', select=False):\n",
        "  grid = widgets.Grid(1, 2, header_row=False, header_column=False)\n",
        "  with grid.output_to(0, 0):\n",
        "    display(synth_results.cell_stats)\n",
        "  with grid.output_to(0, 1):\n",
        "    display(synth_results.design_stats)\n",
        "\n",
        "# display gate level netlist\n",
        "with tb.output_to('netlist', select=False):\n",
        "  with synth_results.synth_v.open('r') as f:\n",
        "    print(f.read())\n",
        "\n",
        "\n",
        "# run opensta static timing analysis\n",
        "with tb.output_to('timing', select=True):\n",
        "  opensta_results = run_opensta()\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display opensta report\n",
        "with tb.output_to('timing', select=False):\n",
        "  display(\n",
        "      opensta_results.style.hide(axis='index')\n",
        "      .background_gradient(subset=['delay'], cmap='Oranges')\n",
        "      .bar(subset=['time'], color='lightblue')\n",
        "  )\n",
        "\n",
        "# run openroad placement\n",
        "with tb.output_to('placement', select=True):\n",
        "  placement_results = run_placement(\n",
        "      clock_period_ps=clock_period_ps,\n",
        "      placement_density=placement_density,\n",
        "      core_area=core_area_value,\n",
        "  )\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display global placement layout\n",
        "with tb.output_to('placement', select=False):\n",
        "  if placement_results.openroad_global_placement_layout.exists():\n",
        "    img = PIL.Image.open(placement_results.openroad_global_placement_layout)\n",
        "    img = img.resize((500, 500))\n",
        "    display_png(img)\n",
        "\n",
        "# display area estimate\n",
        "with tb.output_to('area', select=False):\n",
        "  display(\n",
        "      placement_results.area.style.format('{:.3f} Œºm¬≤', subset=['area'])\n",
        "      .format('{:.2f} %', subset=['utilization'])\n",
        "      .bar(subset=['utilization'], color='lightblue', vmin=0, vmax=100)\n",
        "  )\n",
        "\n",
        "# display power metrics\n",
        "with tb.output_to('power', select=False):\n",
        "  display(\n",
        "      placement_results.power.style.format('{:.3f} uW')\n",
        "      .background_gradient(\n",
        "          subset=pd.IndexSlice[\n",
        "              placement_results.power.index[:-1], ['internal', 'switching', 'leakage']\n",
        "          ],\n",
        "          cmap='Oranges',\n",
        "          axis=None,\n",
        "      )\n",
        "      .bar(subset=['total'], color='lightcoral')\n",
        "      .bar(\n",
        "          subset=pd.IndexSlice[placement_results.power.index[-1:], :],\n",
        "          color='lightcoral',\n",
        "          axis='columns',\n",
        "      )\n",
        "  )"
      ],
      "metadata": {
        "id": "O2MwYjEKur-R"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "### K-Map Reduction\n",
        "\n",
        "The solution to the K-Map example above is $B \\vee (A \\wedge C)$\n",
        "\n",
        "<b>Review:</b> Here is the resulting K-Map:<br>\n",
        "<center><img src = \"https://raw.githubusercontent.com/mmorri22/cse30321/main/xls/kmap.png\" width=250></center>\n",
        "\n",
        "Run the next cell, and observe the ir, opt, verilog, schedule, and bom results. The benefits of K-map reduction become clear. We gain improvements in node delay and path delay."
      ],
      "metadata": {
        "id": "Tj_zChuTud6s"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "%%dslx --top=K_map_after --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "fn K_map_after(a: u1, b: u1, c:u1) -> u1 {\n",
        "\n",
        "  b | (a & !c)\n",
        "}\n",
        "\n",
        "#[test]\n",
        "fn K_map_after_test() {\n",
        "  assert_eq(K_map_after(u1:0, u1:0, u1:0), u1:0);\n",
        "  assert_eq(K_map_after(u1:0, u1:0, u1:1), u1:0);\n",
        "  assert_eq(K_map_after(u1:0, u1:1, u1:0), u1:1);\n",
        "  assert_eq(K_map_after(u1:0, u1:1, u1:1), u1:1);\n",
        "  assert_eq(K_map_after(u1:1, u1:0, u1:0), u1:1);\n",
        "  assert_eq(K_map_after(u1:1, u1:0, u1:1), u1:0);\n",
        "  assert_eq(K_map_after(u1:1, u1:1, u1:0), u1:1);\n",
        "  assert_eq(K_map_after(u1:1, u1:1, u1:1), u1:1);\n",
        "}"
      ],
      "metadata": {
        "id": "TrbGwFm4YmEX"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Synthesis for K_map_after {display-mode: \"form\"}\n",
        "#@markdown - Click the ‚ñ∑ button to run synthesis, static timing analysis and global placement\n",
        "#@markdown - Compare the outputs of k_map_before and k_map_after. What do you see?\n",
        "\n",
        "\n",
        "placement_density = 1 #@param {type:\"slider\", min:0, max:1.0, step:0.01}\n",
        "clock_period_ps = 6954 #@param {type:\"slider\", min:0, max:100000, step:1}\n",
        "clock_period_ns = clock_period_ps / 1000.0\n",
        "core_area = 'absolute' # @param [\"relative\", \"absolute\"]\n",
        "\n",
        "# @markdown ### core_area_relative\n",
        "# @markdown compute core area from the design size\n",
        "utilization_percent = 100 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "# @markdown ### core_area_absolute\n",
        "# @markdown set core area explicitly\n",
        "core_width_microns = 30 #@param {type:\"slider\", min:0, max:1000, step:1}\n",
        "core_padding_microns = 0 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "if core_area == 'relative':\n",
        "  core_area_value = RelativeCoreArea(utilization_percent)\n",
        "else:\n",
        "  core_area_value = AbsoluteCoreArea(core_width_microns, core_padding_microns)\n",
        "\n",
        "tb = widgets.TabBar(['synthesis', 'netlist', 'timing', 'placement', 'area', 'power'])\n",
        "\n",
        "# run yosys synthesis\n",
        "with tb.output_to('synthesis', select=True):\n",
        "  synth_results = run_synthesis()\n",
        "  tb.clear_tab()\n",
        "\n",
        "with tb.output_to('synthesis', select=False):\n",
        "  grid = widgets.Grid(1, 2, header_row=False, header_column=False)\n",
        "  with grid.output_to(0, 0):\n",
        "    display(synth_results.cell_stats)\n",
        "  with grid.output_to(0, 1):\n",
        "    display(synth_results.design_stats)\n",
        "\n",
        "# display gate level netlist\n",
        "with tb.output_to('netlist', select=False):\n",
        "  with synth_results.synth_v.open('r') as f:\n",
        "    print(f.read())\n",
        "\n",
        "\n",
        "# run opensta static timing analysis\n",
        "with tb.output_to('timing', select=True):\n",
        "  opensta_results = run_opensta()\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display opensta report\n",
        "with tb.output_to('timing', select=False):\n",
        "  display(\n",
        "      opensta_results.style.hide(axis='index')\n",
        "      .background_gradient(subset=['delay'], cmap='Oranges')\n",
        "      .bar(subset=['time'], color='lightblue')\n",
        "  )\n",
        "\n",
        "# run openroad placement\n",
        "with tb.output_to('placement', select=True):\n",
        "  placement_results = run_placement(\n",
        "      clock_period_ps=clock_period_ps,\n",
        "      placement_density=placement_density,\n",
        "      core_area=core_area_value,\n",
        "  )\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display global placement layout\n",
        "with tb.output_to('placement', select=False):\n",
        "  if placement_results.openroad_global_placement_layout.exists():\n",
        "    img = PIL.Image.open(placement_results.openroad_global_placement_layout)\n",
        "    img = img.resize((500, 500))\n",
        "    display_png(img)\n",
        "\n",
        "# display area estimate\n",
        "with tb.output_to('area', select=False):\n",
        "  display(\n",
        "      placement_results.area.style.format('{:.3f} Œºm¬≤', subset=['area'])\n",
        "      .format('{:.2f} %', subset=['utilization'])\n",
        "      .bar(subset=['utilization'], color='lightblue', vmin=0, vmax=100)\n",
        "  )\n",
        "\n",
        "# display power metrics\n",
        "with tb.output_to('power', select=False):\n",
        "  display(\n",
        "      placement_results.power.style.format('{:.3f} uW')\n",
        "      .background_gradient(\n",
        "          subset=pd.IndexSlice[\n",
        "              placement_results.power.index[:-1], ['internal', 'switching', 'leakage']\n",
        "          ],\n",
        "          cmap='Oranges',\n",
        "          axis=None,\n",
        "      )\n",
        "      .bar(subset=['total'], color='lightcoral')\n",
        "      .bar(\n",
        "          subset=pd.IndexSlice[placement_results.power.index[-1:], :],\n",
        "          color='lightcoral',\n",
        "          axis='columns',\n",
        "      )\n",
        "  )"
      ],
      "metadata": {
        "id": "n7w_CLsfSWgX"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## They are the same!\n",
        "\n",
        "It turns out that the XLS flow performs the K-Map reduction in synthesis. We see that the flow was able to identify the opportunity to perform logic reduction and managed to succeed in 100% optimization in this case.\n",
        "\n",
        "### So does XLS eliminate the need for us to learn K-Maps? (Please say yes, please say yes...)\n",
        "\n",
        "No.\n",
        "\n",
        "### I was afraid you were going to say that. Why not?\n",
        "\n",
        "The last three words were crucial: \"in this case.\" Because the synthesis tool is only but so effective. As the circuits get larger, we lose the ability to find every possible optimization.\n",
        "\n",
        "In the Algorithms course, you will learn about <a href = \"https://en.wikipedia.org/wiki/NP-hardness\">NP-Hard</a> problems and <a href = \"https://en.wikipedia.org/wiki/Approximation_algorithm\">approximation algorithms</a>. Without digging into the weeds, an <b>NP-Hard</b> problem a computing problem where the efficient solution currently does not exist.\n",
        "\n",
        "An <b>approximation algorithm</b> leverages <a href = \"https://en.wikipedia.org/wiki/Heuristic\">heuristics</a>, which are not fully optimized, perfected, or rationalized, but is nevertheless sufficient for reaching an immediate, short-term goal.\n",
        "\n",
        "XLS is trying to approximately solve a NP-hard problem. Which means if you know an optimization at the DSLX level, your optimization will propagate down the levels of abstraction.\n",
        "\n",
        "Let's go through an example where the approximation algorithm output becomes clearer."
      ],
      "metadata": {
        "id": "y2FvlGUSw4oF"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Larger K Map Reduction with 4 Variables - Before {run:\"auto\"}\n",
        "%%dslx --top=large_reduction_before --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "fn large_reduction_before(a: u1, b: u1, c:u1, d:u1) -> u1 {\n",
        "\n",
        "  (!a & b & c & !d) | (a & !b & !c & !d) |(a & !b & c & !d) |(a & !b & c & d) |(a & b & !c & !d)| (a & b & c & d)\n",
        "}"
      ],
      "metadata": {
        "id": "rlHbC_HAznsx"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Synthesis for large_reduction_before {display-mode: \"form\"}\n",
        "#@markdown - Click the ‚ñ∑ button to run synthesis, static timing analysis and global placement\n",
        "\n",
        "placement_density = 1 #@param {type:\"slider\", min:0, max:1.0, step:0.01}\n",
        "clock_period_ps = 6954 #@param {type:\"slider\", min:0, max:100000, step:1}\n",
        "clock_period_ns = clock_period_ps / 1000.0\n",
        "core_area = 'absolute' # @param [\"relative\", \"absolute\"]\n",
        "\n",
        "# @markdown ### core_area_relative\n",
        "# @markdown compute core area from the design size\n",
        "utilization_percent = 100 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "# @markdown ### core_area_absolute\n",
        "# @markdown set core area explicitly\n",
        "core_width_microns = 30 #@param {type:\"slider\", min:0, max:1000, step:1}\n",
        "core_padding_microns = 0 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "if core_area == 'relative':\n",
        "  core_area_value = RelativeCoreArea(utilization_percent)\n",
        "else:\n",
        "  core_area_value = AbsoluteCoreArea(core_width_microns, core_padding_microns)\n",
        "\n",
        "tb = widgets.TabBar(['synthesis', 'netlist', 'timing', 'placement', 'area', 'power'])\n",
        "\n",
        "# run yosys synthesis\n",
        "with tb.output_to('synthesis', select=True):\n",
        "  synth_results = run_synthesis()\n",
        "  tb.clear_tab()\n",
        "\n",
        "with tb.output_to('synthesis', select=False):\n",
        "  grid = widgets.Grid(1, 2, header_row=False, header_column=False)\n",
        "  with grid.output_to(0, 0):\n",
        "    display(synth_results.cell_stats)\n",
        "  with grid.output_to(0, 1):\n",
        "    display(synth_results.design_stats)\n",
        "\n",
        "# display gate level netlist\n",
        "with tb.output_to('netlist', select=False):\n",
        "  with synth_results.synth_v.open('r') as f:\n",
        "    print(f.read())\n",
        "\n",
        "\n",
        "# run opensta static timing analysis\n",
        "with tb.output_to('timing', select=True):\n",
        "  opensta_results = run_opensta()\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display opensta report\n",
        "with tb.output_to('timing', select=False):\n",
        "  display(\n",
        "      opensta_results.style.hide(axis='index')\n",
        "      .background_gradient(subset=['delay'], cmap='Oranges')\n",
        "      .bar(subset=['time'], color='lightblue')\n",
        "  )\n",
        "\n",
        "# run openroad placement\n",
        "with tb.output_to('placement', select=True):\n",
        "  placement_results = run_placement(\n",
        "      clock_period_ps=clock_period_ps,\n",
        "      placement_density=placement_density,\n",
        "      core_area=core_area_value,\n",
        "  )\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display global placement layout\n",
        "with tb.output_to('placement', select=False):\n",
        "  if placement_results.openroad_global_placement_layout.exists():\n",
        "    img = PIL.Image.open(placement_results.openroad_global_placement_layout)\n",
        "    img = img.resize((500, 500))\n",
        "    display_png(img)\n",
        "\n",
        "# display area estimate\n",
        "with tb.output_to('area', select=False):\n",
        "  display(\n",
        "      placement_results.area.style.format('{:.3f} Œºm¬≤', subset=['area'])\n",
        "      .format('{:.2f} %', subset=['utilization'])\n",
        "      .bar(subset=['utilization'], color='lightblue', vmin=0, vmax=100)\n",
        "  )\n",
        "\n",
        "# display power metrics\n",
        "with tb.output_to('power', select=False):\n",
        "  display(\n",
        "      placement_results.power.style.format('{:.3f} uW')\n",
        "      .background_gradient(\n",
        "          subset=pd.IndexSlice[\n",
        "              placement_results.power.index[:-1], ['internal', 'switching', 'leakage']\n",
        "          ],\n",
        "          cmap='Oranges',\n",
        "          axis=None,\n",
        "      )\n",
        "      .bar(subset=['total'], color='lightcoral')\n",
        "      .bar(\n",
        "          subset=pd.IndexSlice[placement_results.power.index[-1:], :],\n",
        "          color='lightcoral',\n",
        "          axis='columns',\n",
        "      )\n",
        "  )"
      ],
      "metadata": {
        "id": "zKiZTFSz2ALL"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#@title XLS module for K-Map large reduction after {run:\"auto\"}\n",
        "%%dslx --top=large_reduction_after --pipeline_stages=1 --flop_inputs=false --flop_outputs=false\n",
        "\n",
        "fn large_reduction_after(a: u1, b: u1, c:u1, d:u1) -> u1 {\n",
        "\n",
        "  (b & !c & !d) | (a & !d) |(a & c)\n",
        "}"
      ],
      "metadata": {
        "id": "8tz9cIFZ1eUO"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Synthesis for large_reduction_after {display-mode: \"form\"}\n",
        "#@markdown - Click the ‚ñ∑ button to run synthesis, static timing analysis and global placement\n",
        "#@markdown - Compare the outputs of k_map_before and k_map_after. What do you see?\n",
        "\n",
        "\n",
        "placement_density = 1 #@param {type:\"slider\", min:0, max:1.0, step:0.01}\n",
        "clock_period_ps = 6954 #@param {type:\"slider\", min:0, max:100000, step:1}\n",
        "clock_period_ns = clock_period_ps / 1000.0\n",
        "core_area = 'absolute' # @param [\"relative\", \"absolute\"]\n",
        "\n",
        "# @markdown ### core_area_relative\n",
        "# @markdown compute core area from the design size\n",
        "utilization_percent = 100 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "# @markdown ### core_area_absolute\n",
        "# @markdown set core area explicitly\n",
        "core_width_microns = 30 #@param {type:\"slider\", min:0, max:1000, step:1}\n",
        "core_padding_microns = 0 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "if core_area == 'relative':\n",
        "  core_area_value = RelativeCoreArea(utilization_percent)\n",
        "else:\n",
        "  core_area_value = AbsoluteCoreArea(core_width_microns, core_padding_microns)\n",
        "\n",
        "tb = widgets.TabBar(['synthesis', 'netlist', 'timing', 'placement', 'area', 'power'])\n",
        "\n",
        "# run yosys synthesis\n",
        "with tb.output_to('synthesis', select=True):\n",
        "  synth_results = run_synthesis()\n",
        "  tb.clear_tab()\n",
        "\n",
        "with tb.output_to('synthesis', select=False):\n",
        "  grid = widgets.Grid(1, 2, header_row=False, header_column=False)\n",
        "  with grid.output_to(0, 0):\n",
        "    display(synth_results.cell_stats)\n",
        "  with grid.output_to(0, 1):\n",
        "    display(synth_results.design_stats)\n",
        "\n",
        "# display gate level netlist\n",
        "with tb.output_to('netlist', select=False):\n",
        "  with synth_results.synth_v.open('r') as f:\n",
        "    print(f.read())\n",
        "\n",
        "\n",
        "# run opensta static timing analysis\n",
        "with tb.output_to('timing', select=True):\n",
        "  opensta_results = run_opensta()\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display opensta report\n",
        "with tb.output_to('timing', select=False):\n",
        "  display(\n",
        "      opensta_results.style.hide(axis='index')\n",
        "      .background_gradient(subset=['delay'], cmap='Oranges')\n",
        "      .bar(subset=['time'], color='lightblue')\n",
        "  )\n",
        "\n",
        "# run openroad placement\n",
        "with tb.output_to('placement', select=True):\n",
        "  placement_results = run_placement(\n",
        "      clock_period_ps=clock_period_ps,\n",
        "      placement_density=placement_density,\n",
        "      core_area=core_area_value,\n",
        "  )\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display global placement layout\n",
        "with tb.output_to('placement', select=False):\n",
        "  if placement_results.openroad_global_placement_layout.exists():\n",
        "    img = PIL.Image.open(placement_results.openroad_global_placement_layout)\n",
        "    img = img.resize((500, 500))\n",
        "    display_png(img)\n",
        "\n",
        "# display area estimate\n",
        "with tb.output_to('area', select=False):\n",
        "  display(\n",
        "      placement_results.area.style.format('{:.3f} Œºm¬≤', subset=['area'])\n",
        "      .format('{:.2f} %', subset=['utilization'])\n",
        "      .bar(subset=['utilization'], color='lightblue', vmin=0, vmax=100)\n",
        "  )\n",
        "\n",
        "# display power metrics\n",
        "with tb.output_to('power', select=False):\n",
        "  display(\n",
        "      placement_results.power.style.format('{:.3f} uW')\n",
        "      .background_gradient(\n",
        "          subset=pd.IndexSlice[\n",
        "              placement_results.power.index[:-1], ['internal', 'switching', 'leakage']\n",
        "          ],\n",
        "          cmap='Oranges',\n",
        "          axis=None,\n",
        "      )\n",
        "      .bar(subset=['total'], color='lightcoral')\n",
        "      .bar(\n",
        "          subset=pd.IndexSlice[placement_results.power.index[-1:], :],\n",
        "          color='lightcoral',\n",
        "          axis='columns',\n",
        "      )\n",
        "  )"
      ],
      "metadata": {
        "id": "TOONA4x42UeZ"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Comparison\n",
        "\n",
        "Here is the comparison of the synthesis data for <code>large_reduction_before</code> and <code>large_reduction_after</code>. Each of these improvements are approximately 12%. We now observe the importance of logic reduction, even in relatively smaller circuits.\n",
        "\n",
        "|Metric|<code>large_reduction_before</code>|<code>large_reduction_after</code>|Improvement|\n",
        "|:--|:--|:--|:--|\n",
        "|global placement - area|40.038 um<sup>2</sup>|35.034 um<sup>2</sup>|12.49%|\n",
        "|global placement - utilization|4.48%|3.92%|12.5%|\n",
        "|power - combinational|0.025uW|0.022uW|12.0%|\n",
        "\n",
        "## Moving up to 32 bit inputs\n",
        "\n",
        "This need becomes even clearer when we move from one bit to larger bus widths. Go back to <code>large_reduction_before</code> and <code>large_reduction_after</code> cells and perform the following:\n",
        "<ul>\n",
        "  <li>Change each <code>u1</code> to <code>u32</code></li>\n",
        "  <li>Before you run the synthesis, change <code>core_width_microns</code> from 30 to 50 (otherwise it will not compile since the design will exceed the area)</li>\n",
        "</ul>\n",
        "\n",
        "<br>\n",
        "\n",
        "|32-bit Metric|<code>large_reduction_before</code>|<code>large_reduction_after</code>|Improvement|\n",
        "|:--|:--|:--|:--|\n",
        "|global placement - area|798.266 um<sup>2</sup>|638.112 um<sup>2</sup>|20.06%|\n",
        "|global placement - utilization|32.82%|26.23%|20.20%|\n",
        "|power - combinational|0.788uW|0.712uW|9.6%|\n",
        "\n",
        "## Moving up to 64 bit inputs\n",
        "\n",
        "Let's do the same with 64 bits. Change the <code>core_width_microns</code> from 50 to 90 in order to get a successful compilation.\n",
        "\n",
        "|64-bit Metric|<code>large_reduction_before</code>|<code>large_reduction_after</code>|Improvement|\n",
        "|:--|:--|:--|:--|\n",
        "|global placement - area|1652.835 um<sup>2</sup>|1332.528 um<sup>2</sup>|19.37%|\n",
        "|global placement - utilization|20.53%|16.55%|19.39%|\n",
        "|power - combinational|1.578uW|1.423uW|9.8%|\n",
        "\n",
        "## Moral of the Story\n",
        "\n",
        "Even as computing algorithms rapidly improve, they are still not as good at logic reduction as you are. When you implement your best practices you learned in logic design, these have a tangible impact on the power, performance, and area of the circuits.\n",
        "\n",
        "And as we have learned so far in this course, improvement at this level of abstraction has impact on the cycle time through reduction of pipelining stage delay, which improves the throughput of the assembly code, reduces average memory access time, cache hit and cache miss times, and improves the throughput of the virtual machine.\n",
        "\n",
        "In other words, understanding logic design benefits the entire world of computing."
      ],
      "metadata": {
        "id": "zh8OLYpb44ww"
      }
    },
    {
      "cell_type": "markdown",
      "source": [
        "## Try It Yourself\n",
        "\n",
        "Write your own DSLX module and test bench for the truth table.\n",
        "\n",
        "|a|b|c|result|\n",
        "|:--|:--|:--|:--|\n",
        "|0|0|0|1|\n",
        "|0|0|1|0|\n",
        "|0|1|0|0|\n",
        "|0|1|1|0|\n",
        "|1|0|0|1|\n",
        "|1|0|1|0|\n",
        "|1|1|0|1|\n",
        "|1|1|1|0|"
      ],
      "metadata": {
        "id": "SGAuNGc1O1Yf"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Try It Yourself - DSLX Module Cell {run:\"auto\"}\n"
      ],
      "metadata": {
        "id": "MkpWu5XZOrJB"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "#@title Try It Yourself - Synthesis - Make Your First Chip! {display-mode: \"form\"}\n",
        "#@markdown - Click the ‚ñ∑ button to run synthesis, static timing analysis and global placement\n",
        "\n",
        "placement_density = 1 #@param {type:\"slider\", min:0, max:1.0, step:0.01}\n",
        "clock_period_ps = 6954 #@param {type:\"slider\", min:0, max:100000, step:1}\n",
        "clock_period_ns = clock_period_ps / 1000.0\n",
        "core_area = 'absolute' # @param [\"relative\", \"absolute\"]\n",
        "\n",
        "# @markdown ### core_area_relative\n",
        "# @markdown compute core area from the design size\n",
        "utilization_percent = 100 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "# @markdown ### core_area_absolute\n",
        "# @markdown set core area explicitly\n",
        "core_width_microns = 30 #@param {type:\"slider\", min:0, max:1000, step:1}\n",
        "core_padding_microns = 0 #@param {type:\"slider\", min:0, max:100, step:1}\n",
        "\n",
        "from IPython.display import display, display_png\n",
        "import IPython.display\n",
        "import PIL.Image\n",
        "\n",
        "if core_area == 'relative':\n",
        "  core_area_value = RelativeCoreArea(utilization_percent)\n",
        "else:\n",
        "  core_area_value = AbsoluteCoreArea(core_width_microns, core_padding_microns)\n",
        "\n",
        "tb = widgets.TabBar(['synthesis', 'netlist', 'timing', 'placement', 'area', 'power'])\n",
        "\n",
        "# run yosys synthesis\n",
        "with tb.output_to('synthesis', select=True):\n",
        "  synth_results = run_synthesis()\n",
        "  tb.clear_tab()\n",
        "\n",
        "with tb.output_to('synthesis', select=False):\n",
        "  grid = widgets.Grid(1, 2, header_row=False, header_column=False)\n",
        "  with grid.output_to(0, 0):\n",
        "    display(synth_results.cell_stats)\n",
        "  with grid.output_to(0, 1):\n",
        "    display(synth_results.design_stats)\n",
        "\n",
        "# display gate level netlist\n",
        "with tb.output_to('netlist', select=False):\n",
        "  with synth_results.synth_v.open('r') as f:\n",
        "    print(f.read())\n",
        "\n",
        "\n",
        "# run opensta static timing analysis\n",
        "with tb.output_to('timing', select=True):\n",
        "  opensta_results = run_opensta()\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display opensta report\n",
        "with tb.output_to('timing', select=False):\n",
        "  display(\n",
        "      opensta_results.style.hide(axis='index')\n",
        "      .background_gradient(subset=['delay'], cmap='Oranges')\n",
        "      .bar(subset=['time'], color='lightblue')\n",
        "  )\n",
        "\n",
        "# run openroad placement\n",
        "with tb.output_to('placement', select=True):\n",
        "  placement_results = run_placement(\n",
        "      clock_period_ps=clock_period_ps,\n",
        "      placement_density=placement_density,\n",
        "      core_area=core_area_value,\n",
        "  )\n",
        "  tb.clear_tab()\n",
        "\n",
        "# display global placement layout\n",
        "with tb.output_to('placement', select=False):\n",
        "  if placement_results.openroad_global_placement_layout.exists():\n",
        "    img = PIL.Image.open(placement_results.openroad_global_placement_layout)\n",
        "    img = img.resize((500, 500))\n",
        "    display_png(img)\n",
        "\n",
        "# display area estimate\n",
        "with tb.output_to('area', select=False):\n",
        "  display(\n",
        "      placement_results.area.style.format('{:.3f} Œºm¬≤', subset=['area'])\n",
        "      .format('{:.2f} %', subset=['utilization'])\n",
        "      .bar(subset=['utilization'], color='lightblue', vmin=0, vmax=100)\n",
        "  )\n",
        "\n",
        "# display power metrics\n",
        "with tb.output_to('power', select=False):\n",
        "  display(\n",
        "      placement_results.power.style.format('{:.3f} uW')\n",
        "      .background_gradient(\n",
        "          subset=pd.IndexSlice[\n",
        "              placement_results.power.index[:-1], ['internal', 'switching', 'leakage']\n",
        "          ],\n",
        "          cmap='Oranges',\n",
        "          axis=None,\n",
        "      )\n",
        "      .bar(subset=['total'], color='lightcoral')\n",
        "      .bar(\n",
        "          subset=pd.IndexSlice[placement_results.power.index[-1:], :],\n",
        "          color='lightcoral',\n",
        "          axis='columns',\n",
        "      )\n",
        "  )"
      ],
      "metadata": {
        "id": "8EAq-QTRPINp"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "KQ-T1l3-UHxE"
      },
      "source": [
        "# üìÑ README\n",
        "\n",
        "Like what you see? ü§ù [Contact us](https://docs.google.com/forms/d/e/1FAIpQLSd1DNMoOxxr73mkIrZXhDWd1gn-jSsL7SMQry6y_JK0caDKlg/viewform?resourcekey=0-1YtZY34PHo-vug_UmFrMQg) üí¨ [Join the chat](https://chat.google.com/room/AAAA8aUpxQc?cls=4)"
      ]
    },
    {
      "cell_type": "markdown",
      "metadata": {
        "id": "MZmtJz7yczHf"
      },
      "source": [
        "# üîí Privacy\n",
        "\n",
        " `%%dslx` cell execution count is tracked using [Google Analytics](https://developers.google.com/analytics)."
      ]
    }
  ],
  "metadata": {
    "colab": {
      "provenance": []
    },
    "kernelspec": {
      "display_name": "Python 3 (ipykernel)",
      "language": "python",
      "name": "python3"
    },
    "language_info": {
      "codemirror_mode": {
        "name": "ipython",
        "version": 3
      },
      "file_extension": ".py",
      "mimetype": "text/x-python",
      "name": "python",
      "nbconvert_exporter": "python",
      "pygments_lexer": "ipython3",
      "version": "3.9.13"
    }
  },
  "nbformat": 4,
  "nbformat_minor": 0
}