;D:\MyDucuments\_Junior_1\ElectricSystemDesign\ISP_lab6_sun\ISP6-src\LAB2.wav - Save data for Waveform Viewer


[NameRules]
Language=VHDL
LeadingInstancePrefix=No
InstanceSeparator=^
BusParentheses=[:]

[Waves]
Count=16
Net0=KET2
Net1=KEY1
Net2=CLK2
Net3=bcd3
Type3=Composite
Net4=bcd2
Type4=Composite
Net5=bcd1
Type5=Composite
Net6=NUM
Type6=Composite
Net7=AD0
Net8=AD1
Net9=AD2
Net10=AD3
Net11=AD4
Net12=AD5
Net13=AD6
Net14=AD7
Net15=shumaguan
Type15=Composite

[Triggers]
Count=0

[$AD_Input]
Count=8
Net0=AD7
Net1=AD6
Net2=AD5
Net3=AD4
Net4=AD3
Net5=AD2
Net6=AD1
Net7=AD0

[shumaguan]
Count=4
Net0=D^N_29
Net1=D^N_30
Net2=D^N_31
Net3=D^N_32

[NUM]
Count=8
Net0=AD0
Net1=AD1
Net2=AD2
Net3=AD3
Net4=AD4
Net5=AD5
Net6=AD6
Net7=AD7

[bcd1]
Count=4
Net0=D^N_170
Net1=D^N_169
Net2=D^N_168
Net3=D^N_167

[bcd2]
Count=4
Net0=D^N_171
Net1=D^N_174
Net2=D^N_173
Net3=D^N_172

[bcd3]
Count=4
Net0=D^N_175
Net1=D^N_178
Net2=D^N_176
Net3=D^N_177
