#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Feb  6 12:56:00 2026
# Process ID: 12108
# Current directory: C:/ECE385/Lab2/lab2_2_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6388 C:\ECE385\Lab2\lab2_2_test\lab2_2_test.xpr
# Log file: C:/ECE385/Lab2/lab2_2_test/vivado.log
# Journal file: C:/ECE385/Lab2/lab2_2_test\vivado.jou
# Running On: DESKTOP-6V711SS, OS: Windows, CPU Frequency: 1498 MHz, CPU Physical cores: 4, Host memory: 16940 MB
#-----------------------------------------------------------
start_gui
open_project C:/ECE385/Lab2/lab2_2_test/lab2_2_test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/ECE385/Lab2/lab2_2_test/lab2_2_test.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:01:30 ; elapsed = 00:00:39 . Memory (MB): peak = 1123.344 ; gain = 335.426
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.2
  **** Build date : Oct 14 2022 at 05:18:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.2.0
  ****** Build date   : Oct 04 2022-18:25:37
    **** Build number : 2022.2.1664925937
      ** Copyright 2017-2026 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1133.941 ; gain = 4.012
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000005A
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3287.340 ; gain = 2153.398
set_property PROGRAM.FILE {C:/ECE385/Lab2/lab2_2_test/lab2_2_test.runs/impl_1/Processor.bit} [get_hw_devices xc7s50_0]
set_property PROBES.FILE {C:/ECE385/Lab2/lab2_2_test/lab2_2_test.runs/impl_1/Processor.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/ECE385/Lab2/lab2_2_test/lab2_2_test.runs/impl_1/Processor.ltx} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {C:/ECE385/Lab2/lab2_2_test/lab2_2_test.runs/impl_1/Processor.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/ECE385/Lab2/lab2_2_test/lab2_2_test.runs/impl_1/Processor.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/ECE385/Lab2/lab2_2_test/lab2_2_test.runs/impl_1/Processor.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Feb-06 12:58:16
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Feb-06 12:58:52
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE385/Lab2/lab2_2_test/lab2_2_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench8'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE385/Lab2/lab2_2_test/lab2_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE385/Lab2/lab2_2_test/lab2_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench8_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/HexDriver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HexDriver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Processor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Reg_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Register_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Router.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Synchronizers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'q' is not allowed [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Synchronizers.sv:20]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/compute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module compute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sim_1/imports/sim_sources/testbench_8.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/ECE385/Lab2/lab2_2_test/lab2_2_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3376.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE385/Lab2/lab2_2_test/lab2_2_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench8_behav xil_defaultlib.testbench8 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench8_behav xil_defaultlib.testbench8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sim_1/imports/sim_sources/testbench_8.sv" Line 1. Module testbench8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sim_1/imports/sim_sources/testbench_8.sv" Line 1. Module testbench8 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/ECE385/Lab2/lab2_2_test/lab2_2_test.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/ECE385/Lab2/lab2_2_test/lab2_2_test.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Control_sv_1411822023
Compiling module xil_defaultlib.reg_4
Compiling module xil_defaultlib.register_unit
Compiling module xil_defaultlib.compute
Compiling module xil_defaultlib.router
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nibble_to_hex
Compiling module xil_defaultlib.HexDriver_default
Compiling module xil_defaultlib.sync_debounce
Compiling module xil_defaultlib.Processor_default
Compiling module xil_defaultlib.testbench8
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench8_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3376.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE385/Lab2/lab2_2_test/lab2_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench8_behav -key {Behavioral:sim_1:Functional:testbench8} -tclbatch {testbench8.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench8.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
WARNING: 0ns : none of the conditions were true for unique case from File:C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/compute.sv:14
WARNING: 0ns : none of the conditions were true for unique case from File:C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Router.sv:13
WARNING: 0ns : none of the conditions were true for unique case from File:C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Router.sv:23
WARNING: 0ns : none of the conditions were true for unique case from File:C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Control.sv:63
$finish called at time : 1620 ns : File "C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sim_1/imports/sim_sources/testbench_8.sv" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench8_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 3391.566 ; gain = 14.777
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/887100000005A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/887100000005A
INFO: [Labtools 27-1434] Device xc7s50 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/ECE385/Lab2/lab2_2_test/lab2_2_test.runs/impl_1/Processor.ltx} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {C:/ECE385/Lab2/lab2_2_test/lab2_2_test.runs/impl_1/Processor.ltx} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/ECE385/Lab2/lab2_2_test/lab2_2_test.runs/impl_1/Processor.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
INFO: [Labtools 27-2302] Device xc7s50 (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2026-Feb-06 13:22:37
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7s50_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2026-Feb-06 13:22:59
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/ECE385/Lab2/lab2_2_test/lab2_2_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s50csga324-1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3732.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 3732.207 ; gain = 331.891
INFO: [Common 17-344] 'open_run' was cancelled
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s50csga324-1
Top: Processor
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'q' is not allowed [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Synchronizers.sv:20]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4128.211 ; gain = 396.004
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Processor.sv:8]
INFO: [Synth 8-6157] synthesizing module 'register_unit' [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Register_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_4' [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Reg_4.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_4' (0#1) [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Reg_4.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'register_unit' (0#1) [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Register_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'compute' [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/compute.sv:1]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/compute.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'compute' (0#1) [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/compute.sv:1]
INFO: [Synth 8-6157] synthesizing module 'router' [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Router.sv:1]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Router.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Router.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'router' (0#1) [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Router.sv:1]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Control.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Control.sv:34]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Control.sv:63]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Control.sv:3]
INFO: [Synth 8-6157] synthesizing module 'HexDriver' [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/HexDriver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/HexDriver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/HexDriver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/HexDriver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/HexDriver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/HexDriver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/HexDriver.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/HexDriver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/HexDriver.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'HexDriver' (0#1) [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/HexDriver.sv:1]
INFO: [Synth 8-6157] synthesizing module 'sync_debounce' [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Synchronizers.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'sync_debounce' (0#1) [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Synchronizers.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (0#1) [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Processor.sv:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 4214.434 ; gain = 482.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 4232.359 ; gain = 500.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 4232.359 ; gain = 500.152
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4232.359 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC]
WARNING: [Vivado 12-507] No nets matched 'Clk_IBUF_BUFG'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'LED_OBUF[0]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'LED_OBUF[1]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'LED_OBUF[2]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'LED_OBUF[3]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Bval_OBUF[0]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Bval_OBUF[1]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Bval_OBUF[2]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Bval_OBUF[3]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Bval_OBUF[4]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Bval_OBUF[5]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Bval_OBUF[6]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Bval_OBUF[7]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Aval_OBUF[0]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Aval_OBUF[1]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Aval_OBUF[2]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Aval_OBUF[3]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Aval_OBUF[4]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Aval_OBUF[5]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Aval_OBUF[6]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Aval_OBUF[7]'. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/constrs_1/imports/Downloads/pin.XDC]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4345.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4353.031 ; gain = 620.824
33 Infos, 22 Warnings, 21 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4353.031 ; gain = 620.824
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench8'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/ECE385/Lab2/lab2_2_test/lab2_2_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench8' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/ECE385/Lab2/lab2_2_test/lab2_2_test.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj testbench8_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 4353.031 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/ECE385/Lab2/lab2_2_test/lab2_2_test.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench8_behav xil_defaultlib.testbench8 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench8_behav xil_defaultlib.testbench8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/ECE385/Lab2/lab2_2_test/lab2_2_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench8_behav -key {Behavioral:sim_1:Functional:testbench8} -tclbatch {testbench8.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench8.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
WARNING: 0ns : none of the conditions were true for unique case from File:C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/compute.sv:14
WARNING: 0ns : none of the conditions were true for unique case from File:C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Router.sv:13
WARNING: 0ns : none of the conditions were true for unique case from File:C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Router.sv:23
WARNING: 0ns : none of the conditions were true for unique case from File:C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sources_1/imports/design_source/Control.sv:63
$finish called at time : 1620 ns : File "C:/ECE385/Lab2/lab2_2_test/lab2_2_test.srcs/sim_1/imports/sim_sources/testbench_8.sv" Line 127
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench8_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 4362.020 ; gain = 8.988
close_sim
INFO: [Simtcl 6-16] Simulation closed
save_wave_config {C:/ECE385/Lab2/lab2_2_test/lab2_2_test.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb  6 13:26:08 2026...
