[2021-09-09 09:59:27,716]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-09 09:59:27,716]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:01:28,374]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; ".

Peak memory: 63778816 bytes

[2021-09-09 10:01:28,375]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:01:30,527]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.18 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.18 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.19 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.17 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.29 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.29 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.46 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53710848 bytes

[2021-09-09 10:01:30,656]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-09 10:01:30,656]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:01:39,640]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :33307
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :33307
score:100
	Report mapping result:
		klut_size()     :36127
		klut.num_gates():33336
		max delay       :18
		max area        :33307
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :573
		LUT fanins:3	 numbers :652
		LUT fanins:4	 numbers :32110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 269639680 bytes

[2021-09-09 10:01:39,641]mapper_test.py:220:[INFO]: area: 33336 level: 18
[2021-09-09 11:57:17,320]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-09 11:57:17,320]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:59:26,648]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; ".

Peak memory: 63832064 bytes

[2021-09-09 11:59:26,649]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:59:28,792]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.18 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.18 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.19 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.17 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.28 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.28 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.45 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53755904 bytes

[2021-09-09 11:59:28,922]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-09 11:59:28,922]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:00:15,975]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :33307
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47309
score:100
	Report mapping result:
		klut_size()     :36127
		klut.num_gates():33336
		max delay       :18
		max area        :33307
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :573
		LUT fanins:3	 numbers :652
		LUT fanins:4	 numbers :32110
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 562069504 bytes

[2021-09-09 12:00:15,976]mapper_test.py:220:[INFO]: area: 33336 level: 18
[2021-09-09 13:27:20,625]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-09 13:27:20,626]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:29:23,220]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; ".

Peak memory: 63492096 bytes

[2021-09-09 13:29:23,221]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:29:25,316]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.18 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.18 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.19 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.17 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.29 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.28 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.45 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53784576 bytes

[2021-09-09 13:29:25,445]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-09 13:29:25,445]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:30:12,792]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:20
area :33010
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :46840
score:100
	Report mapping result:
		klut_size()     :49631
		klut.num_gates():46840
		max delay       :17
		max area        :46840
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1872
		LUT fanins:3	 numbers :1413
		LUT fanins:4	 numbers :43554
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 561963008 bytes

[2021-09-09 13:30:12,793]mapper_test.py:220:[INFO]: area: 46840 level: 17
[2021-09-09 15:05:30,707]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-09 15:05:30,707]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:05:30,708]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:05:33,017]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.20 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.20 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.21 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.05 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.18 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.05 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.31 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.31 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.60 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53886976 bytes

[2021-09-09 15:05:33,137]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-09 15:05:33,137]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:06:24,340]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35227
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47487
score:100
	Report mapping result:
		klut_size()     :38026
		klut.num_gates():35235
		max delay       :18
		max area        :35227
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8559
		LUT fanins:3	 numbers :10402
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 562061312 bytes

[2021-09-09 15:06:24,341]mapper_test.py:220:[INFO]: area: 35235 level: 18
[2021-09-09 15:34:34,775]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-09 15:34:34,775]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:34:34,775]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:34:37,070]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.20 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.20 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.21 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.05 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.18 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.05 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.31 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.31 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.59 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53940224 bytes

[2021-09-09 15:34:37,200]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-09 15:34:37,200]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:35:28,229]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35227
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47487
score:100
	Report mapping result:
		klut_size()     :38026
		klut.num_gates():35235
		max delay       :18
		max area        :35227
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8559
		LUT fanins:3	 numbers :10402
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 562073600 bytes

[2021-09-09 15:35:28,230]mapper_test.py:220:[INFO]: area: 35235 level: 18
[2021-09-09 16:12:38,209]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-09 16:12:38,209]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:12:38,209]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:12:40,532]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.20 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.21 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.21 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.05 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.18 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.05 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.31 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.31 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.60 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 54001664 bytes

[2021-09-09 16:12:40,661]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-09 16:12:40,661]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:13:32,075]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35227
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47476
score:100
	Report mapping result:
		klut_size()     :38026
		klut.num_gates():35235
		max delay       :18
		max area        :35227
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8561
		LUT fanins:3	 numbers :10400
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 562012160 bytes

[2021-09-09 16:13:32,076]mapper_test.py:220:[INFO]: area: 35235 level: 18
[2021-09-09 16:47:21,722]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-09 16:47:21,723]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:47:21,723]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:47:24,148]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.19 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.20 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.26 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.05 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.19 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.05 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.34 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.05 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.33 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.05 sec
Total time =     1.71 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 54026240 bytes

[2021-09-09 16:47:24,246]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-09 16:47:24,246]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:48:15,729]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35227
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47476
score:100
	Report mapping result:
		klut_size()     :38026
		klut.num_gates():35235
		max delay       :18
		max area        :35227
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8561
		LUT fanins:3	 numbers :10400
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 561926144 bytes

[2021-09-09 16:48:15,729]mapper_test.py:220:[INFO]: area: 35235 level: 18
[2021-09-09 17:23:42,010]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-09 17:23:42,010]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:23:42,011]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:23:44,344]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.20 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.20 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.21 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.05 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.18 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.05 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.31 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.31 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.60 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53678080 bytes

[2021-09-09 17:23:44,482]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-09 17:23:44,482]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:24:35,239]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47674
score:100
	Report mapping result:
		klut_size()     :38030
		klut.num_gates():35239
		max delay       :18
		max area        :35231
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8559
		LUT fanins:3	 numbers :10406
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 562069504 bytes

[2021-09-09 17:24:35,239]mapper_test.py:220:[INFO]: area: 35239 level: 18
[2021-09-13 23:28:58,410]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-13 23:28:58,412]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:28:58,412]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:29:00,509]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.18 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.30 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.05 sec
Total time =     1.42 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53637120 bytes

[2021-09-13 23:29:00,638]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-13 23:29:00,638]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:29:39,843]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:40
	current map manager:
		current min nodes:67810
		current min depth:40
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:16
area :60023
score:100
	Report mapping result:
		klut_size()     :38030
		klut.num_gates():35239
		max delay       :18
		max area        :35231
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8559
		LUT fanins:3	 numbers :10406
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 494907392 bytes

[2021-09-13 23:29:39,844]mapper_test.py:220:[INFO]: area: 35239 level: 18
[2021-09-13 23:42:10,047]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-13 23:42:10,047]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:10,047]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:12,124]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.18 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.39 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53436416 bytes

[2021-09-13 23:42:12,217]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-13 23:42:12,218]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:20,196]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35231
score:100
	Report mapping result:
		klut_size()     :38030
		klut.num_gates():35239
		max delay       :18
		max area        :35231
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8559
		LUT fanins:3	 numbers :10406
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 263671808 bytes

[2021-09-13 23:42:20,197]mapper_test.py:220:[INFO]: area: 35239 level: 18
[2021-09-14 08:58:43,751]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-14 08:58:43,752]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:58:43,752]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:58:45,835]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.28 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.40 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53510144 bytes

[2021-09-14 08:58:45,951]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-14 08:58:45,951]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:59:30,332]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47674
score:100
	Report mapping result:
		klut_size()     :38030
		klut.num_gates():35239
		max delay       :18
		max area        :35231
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8559
		LUT fanins:3	 numbers :10406
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 561999872 bytes

[2021-09-14 08:59:30,333]mapper_test.py:220:[INFO]: area: 35239 level: 18
[2021-09-14 09:21:08,534]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-14 09:21:08,534]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:08,534]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:10,589]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.18 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.40 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53735424 bytes

[2021-09-14 09:21:10,718]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-14 09:21:10,719]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:18,783]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35231
score:100
	Report mapping result:
		klut_size()     :38030
		klut.num_gates():35239
		max delay       :18
		max area        :35231
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8559
		LUT fanins:3	 numbers :10406
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 268972032 bytes

[2021-09-14 09:21:18,784]mapper_test.py:220:[INFO]: area: 35239 level: 18
[2021-09-15 15:32:21,693]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-15 15:32:21,695]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:32:21,695]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:32:23,537]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.16 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.03 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.03 sec
Total time =     1.27 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53587968 bytes

[2021-09-15 15:32:23,663]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-15 15:32:23,664]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:00,589]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47643
score:100
	Report mapping result:
		klut_size()     :38030
		klut.num_gates():35239
		max delay       :18
		max area        :35231
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8559
		LUT fanins:3	 numbers :10406
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 490037248 bytes

[2021-09-15 15:33:00,590]mapper_test.py:220:[INFO]: area: 35239 level: 18
[2021-09-15 15:54:32,506]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-15 15:54:32,506]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:32,507]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:34,353]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.16 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.28 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53526528 bytes

[2021-09-15 15:54:34,474]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-15 15:54:34,474]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:41,436]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35231
score:100
	Report mapping result:
		klut_size()     :38030
		klut.num_gates():35239
		max delay       :18
		max area        :35231
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8559
		LUT fanins:3	 numbers :10406
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 88989696 bytes

[2021-09-15 15:54:41,437]mapper_test.py:220:[INFO]: area: 35239 level: 18
[2021-09-18 14:02:54,007]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-18 14:02:54,009]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:02:54,009]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:02:55,885]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.29 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53800960 bytes

[2021-09-18 14:02:56,001]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-18 14:02:56,002]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:03:30,543]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47731
score:100
	Report mapping result:
		klut_size()     :38030
		klut.num_gates():35239
		max delay       :18
		max area        :35231
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8559
		LUT fanins:3	 numbers :10406
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 447680512 bytes

[2021-09-18 14:03:30,543]mapper_test.py:220:[INFO]: area: 35239 level: 18
[2021-09-18 16:27:27,542]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-18 16:27:27,542]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:27:27,542]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:27:29,451]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.03 sec
Total time =     1.28 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53518336 bytes

[2021-09-18 16:27:29,581]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-18 16:27:29,581]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:03,378]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:41
	current map manager:
		current min nodes:67810
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35231
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :54964
score:100
	Report mapping result:
		klut_size()     :38030
		klut.num_gates():35239
		max delay       :18
		max area        :35231
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8559
		LUT fanins:3	 numbers :10406
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 364285952 bytes

[2021-09-18 16:28:03,379]mapper_test.py:220:[INFO]: area: 35239 level: 18
[2021-09-22 08:58:20,134]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-22 08:58:20,135]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:20,135]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:22,004]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.28 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53575680 bytes

[2021-09-22 08:58:22,135]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-22 08:58:22,135]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:41,727]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	Report mapping result:
		klut_size()     :38025
		klut.num_gates():35234
		max delay       :19
		max area        :35226
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8557
		LUT fanins:3	 numbers :10402
		LUT fanins:4	 numbers :16274
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 227786752 bytes

[2021-09-22 08:58:41,728]mapper_test.py:220:[INFO]: area: 35234 level: 19
[2021-09-22 11:26:09,052]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-22 11:26:09,052]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:26:09,053]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:26:10,977]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.29 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53669888 bytes

[2021-09-22 11:26:11,105]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-22 11:26:11,105]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:26:44,357]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47979
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 275935232 bytes

[2021-09-22 11:26:44,358]mapper_test.py:220:[INFO]: area: 35237 level: 18
[2021-09-23 16:45:04,707]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-23 16:45:04,707]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:45:04,707]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:45:06,564]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.16 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.28 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53821440 bytes

[2021-09-23 16:45:06,683]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-23 16:45:06,683]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:45:44,926]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
balancing!
	current map manager:
		current min nodes:67810
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67810
		current min depth:42
balancing!
	current map manager:
		current min nodes:67810
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47979
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 282599424 bytes

[2021-09-23 16:45:44,926]mapper_test.py:220:[INFO]: area: 35237 level: 18
[2021-09-23 17:08:10,627]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-23 17:08:10,628]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:08:10,628]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:08:12,528]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.30 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53436416 bytes

[2021-09-23 17:08:12,656]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-23 17:08:12,657]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:08:46,730]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
balancing!
	current map manager:
		current min nodes:67810
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67810
		current min depth:42
balancing!
	current map manager:
		current min nodes:67810
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47979
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 275972096 bytes

[2021-09-23 17:08:46,731]mapper_test.py:220:[INFO]: area: 35237 level: 18
[2021-09-23 18:09:41,924]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-23 18:09:41,925]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:09:41,925]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:09:43,802]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.29 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53829632 bytes

[2021-09-23 18:09:43,929]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-23 18:09:43,930]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:10:21,799]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
balancing!
	current map manager:
		current min nodes:67810
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67810
		current min depth:42
balancing!
	current map manager:
		current min nodes:67810
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47979
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 282550272 bytes

[2021-09-23 18:10:21,800]mapper_test.py:220:[INFO]: area: 35237 level: 18
[2021-09-27 16:36:51,505]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-27 16:36:51,511]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:36:51,511]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:36:53,404]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.30 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53579776 bytes

[2021-09-27 16:36:53,532]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-27 16:36:53,532]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:37:29,325]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
balancing!
	current map manager:
		current min nodes:67810
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67810
		current min depth:42
balancing!
	current map manager:
		current min nodes:67810
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47979
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 282787840 bytes

[2021-09-27 16:37:29,326]mapper_test.py:220:[INFO]: area: 35237 level: 18
[2021-09-27 17:43:34,993]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-27 17:43:34,994]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:43:34,994]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:43:36,949]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.29 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53403648 bytes

[2021-09-27 17:43:37,080]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-27 17:43:37,080]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:44:13,179]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
balancing!
	current map manager:
		current min nodes:67810
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67810
		current min depth:42
balancing!
	current map manager:
		current min nodes:67810
		current min depth:42
rewriting!
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47993
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 282423296 bytes

[2021-09-27 17:44:13,179]mapper_test.py:220:[INFO]: area: 35237 level: 18
[2021-09-28 02:09:50,713]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-28 02:09:50,713]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:09:50,714]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:09:52,555]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.16 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.14 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.03 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.03 sec
Total time =     1.27 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53932032 bytes

[2021-09-28 02:09:52,666]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-28 02:09:52,666]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:10:28,471]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47979
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 287322112 bytes

[2021-09-28 02:10:28,471]mapper_test.py:220:[INFO]: area: 35237 level: 18
[2021-09-28 16:49:18,380]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-28 16:49:18,380]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:49:18,380]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:49:20,329]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.31 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53428224 bytes

[2021-09-28 16:49:20,449]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-28 16:49:20,449]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:49:53,825]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47979
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 276025344 bytes

[2021-09-28 16:49:53,825]mapper_test.py:220:[INFO]: area: 35237 level: 18
[2021-09-28 17:28:19,913]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-09-28 17:28:19,913]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:28:19,913]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:28:21,800]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.29 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53669888 bytes

[2021-09-28 17:28:21,928]mapper_test.py:156:[INFO]: area: 24202 level: 18
[2021-09-28 17:28:21,928]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:28:55,848]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47979
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 419217408 bytes

[2021-09-28 17:28:55,849]mapper_test.py:220:[INFO]: area: 35237 level: 18
[2021-10-09 10:42:05,532]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-09 10:42:05,533]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:05,533]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:07,441]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.28 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53817344 bytes

[2021-10-09 10:42:07,570]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-09 10:42:07,570]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:27,990]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :58942
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 149577728 bytes

[2021-10-09 10:42:27,991]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-09 11:24:39,284]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-09 11:24:39,284]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:24:39,285]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:41,166]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.30 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53964800 bytes

[2021-10-09 11:24:41,292]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-09 11:24:41,292]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:00,861]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :58948
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 179724288 bytes

[2021-10-09 11:25:00,861]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-09 16:32:26,980]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-09 16:32:26,980]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:26,980]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:28,877]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.16 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.16 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.25 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.32 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53403648 bytes

[2021-10-09 16:32:29,006]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-09 16:32:29,006]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:41,213]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 122118144 bytes

[2021-10-09 16:32:41,214]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-09 16:49:34,643]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-09 16:49:34,644]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:34,644]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:36,627]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.18 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.38 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53477376 bytes

[2021-10-09 16:49:36,757]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-09 16:49:36,758]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:48,881]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 122007552 bytes

[2021-10-09 16:49:48,882]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-12 10:59:34,398]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-12 10:59:34,400]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:59:34,400]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:59:36,381]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53497856 bytes

[2021-10-12 10:59:36,513]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-12 10:59:36,513]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:00:12,354]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47972
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 206204928 bytes

[2021-10-12 11:00:12,355]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-12 11:18:52,489]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-12 11:18:52,489]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:52,490]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:54,520]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.18 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.37 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53276672 bytes

[2021-10-12 11:18:54,609]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-12 11:18:54,609]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:16,052]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:41
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :58942
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 149327872 bytes

[2021-10-12 11:19:16,052]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-12 13:35:02,572]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-12 13:35:02,573]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:35:02,573]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:35:04,587]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53927936 bytes

[2021-10-12 13:35:04,711]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-12 13:35:04,711]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:35:40,466]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47972
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 206094336 bytes

[2021-10-12 13:35:40,467]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-12 15:05:42,452]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-12 15:05:42,452]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:05:42,452]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:05:44,476]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53628928 bytes

[2021-10-12 15:05:44,606]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-12 15:05:44,606]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:06:20,991]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47972
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 207273984 bytes

[2021-10-12 15:06:20,992]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-12 18:50:37,604]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-12 18:50:37,605]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:50:37,605]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:50:39,630]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53424128 bytes

[2021-10-12 18:50:39,757]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-12 18:50:39,757]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:51:17,259]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47972
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 162627584 bytes

[2021-10-12 18:51:17,259]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-18 11:44:09,887]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-18 11:44:09,889]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:44:09,889]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:44:11,923]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53420032 bytes

[2021-10-18 11:44:12,053]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-18 11:44:12,054]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:44:49,623]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47972
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 162746368 bytes

[2021-10-18 11:44:49,624]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-18 12:04:07,433]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-18 12:04:07,434]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:07,434]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:09,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53501952 bytes

[2021-10-18 12:04:09,522]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-18 12:04:09,523]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:14,436]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 83640320 bytes

[2021-10-18 12:04:14,437]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-19 14:12:04,417]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-19 14:12:04,419]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:04,419]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:06,418]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53473280 bytes

[2021-10-19 14:12:06,548]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-19 14:12:06,548]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:11,371]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 83554304 bytes

[2021-10-19 14:12:11,372]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-22 13:33:56,521]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-22 13:33:56,521]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:56,521]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:58,513]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53825536 bytes

[2021-10-22 13:33:58,639]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-22 13:33:58,640]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:21,100]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 86417408 bytes

[2021-10-22 13:34:21,101]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-22 13:54:49,283]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-22 13:54:49,283]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:54:49,283]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:51,228]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53465088 bytes

[2021-10-22 13:54:51,356]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-22 13:54:51,356]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:13,876]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 86683648 bytes

[2021-10-22 13:55:13,877]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-22 14:02:25,210]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-22 14:02:25,211]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:25,211]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:27,154]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53293056 bytes

[2021-10-22 14:02:27,283]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-22 14:02:27,283]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:32,131]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 83632128 bytes

[2021-10-22 14:02:32,132]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-22 14:05:46,134]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-22 14:05:46,135]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:46,135]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:48,084]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53510144 bytes

[2021-10-22 14:05:48,212]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-22 14:05:48,212]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:53,038]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 83755008 bytes

[2021-10-22 14:05:53,039]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-23 13:33:39,923]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-23 13:33:39,923]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:33:39,923]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:33:41,875]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53579776 bytes

[2021-10-23 13:33:42,003]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-23 13:33:42,003]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:34:17,892]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :50996
score:100
	Report mapping result:
		klut_size()     :53641
		klut.num_gates():50850
		max delay       :18
		max area        :50996
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :13435
		LUT fanins:3	 numbers :14625
		LUT fanins:4	 numbers :22789
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 162717696 bytes

[2021-10-23 13:34:17,892]mapper_test.py:224:[INFO]: area: 50850 level: 18
[2021-10-24 17:45:17,421]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-24 17:45:17,421]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:45:17,422]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:45:19,371]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53440512 bytes

[2021-10-24 17:45:19,500]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-24 17:45:19,501]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:45:56,651]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :50996
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 162623488 bytes

[2021-10-24 17:45:56,651]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-24 18:05:43,716]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-24 18:05:43,717]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:05:43,717]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:05:45,718]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53497856 bytes

[2021-10-24 18:05:45,837]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-24 18:05:45,837]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:06:22,710]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
	current map manager:
		current min nodes:67810
		current min depth:42
process set_nodes_refs()
process derive_final_mapping()
delay:18
area :35229
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:17
area :47972
score:100
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 162836480 bytes

[2021-10-24 18:06:22,710]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-26 10:25:37,789]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-26 10:25:37,790]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:37,790]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:39,787]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53534720 bytes

[2021-10-26 10:25:39,909]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-26 10:25:39,909]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:44,818]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	current map manager:
		current min nodes:67810
		current min depth:49
	Report mapping result:
		klut_size()     :36063
		klut.num_gates():33272
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :683
		LUT fanins:3	 numbers :12784
		LUT fanins:4	 numbers :19804
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 83582976 bytes

[2021-10-26 10:25:44,819]mapper_test.py:224:[INFO]: area: 33272 level: 18
[2021-10-26 11:03:32,184]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-26 11:03:32,184]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:03:32,185]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:03:34,190]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53882880 bytes

[2021-10-26 11:03:34,320]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-26 11:03:34,320]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:04:13,976]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	Report mapping result:
		klut_size()     :36063
		klut.num_gates():33272
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :683
		LUT fanins:3	 numbers :12784
		LUT fanins:4	 numbers :19804
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 162717696 bytes

[2021-10-26 11:04:13,976]mapper_test.py:224:[INFO]: area: 33272 level: 18
[2021-10-26 11:24:19,049]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-26 11:24:19,050]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:24:19,050]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:24:21,043]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53379072 bytes

[2021-10-26 11:24:21,171]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-26 11:24:21,171]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:24:56,636]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	Report mapping result:
		klut_size()     :49784
		klut.num_gates():46993
		max delay       :18
		max area        :50996
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2089
		LUT fanins:3	 numbers :18728
		LUT fanins:4	 numbers :26175
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 162422784 bytes

[2021-10-26 11:24:56,637]mapper_test.py:224:[INFO]: area: 46993 level: 18
[2021-10-26 12:22:25,094]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-26 12:22:25,094]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:22:25,094]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:22:27,101]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53493760 bytes

[2021-10-26 12:22:27,226]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-26 12:22:27,226]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:02,526]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	Report mapping result:
		klut_size()     :38028
		klut.num_gates():35237
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8555
		LUT fanins:3	 numbers :10408
		LUT fanins:4	 numbers :16273
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 162611200 bytes

[2021-10-26 12:23:02,527]mapper_test.py:224:[INFO]: area: 35237 level: 18
[2021-10-26 14:13:07,486]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-26 14:13:07,486]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:07,487]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:09,425]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53592064 bytes

[2021-10-26 14:13:09,555]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-26 14:13:09,555]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:13,724]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	Report mapping result:
		klut_size()     :36063
		klut.num_gates():33272
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :683
		LUT fanins:3	 numbers :12784
		LUT fanins:4	 numbers :19804
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 83832832 bytes

[2021-10-26 14:13:13,725]mapper_test.py:224:[INFO]: area: 33272 level: 18
[2021-10-29 16:10:12,590]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-10-29 16:10:12,591]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:12,591]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:14,555]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53555200 bytes

[2021-10-29 16:10:14,684]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-10-29 16:10:14,684]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:19,044]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	Report mapping result:
		klut_size()     :48945
		klut.num_gates():46154
		max delay       :19
		max area        :46103
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1187
		LUT fanins:3	 numbers :19546
		LUT fanins:4	 numbers :25420
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
Peak memory: 84660224 bytes

[2021-10-29 16:10:19,045]mapper_test.py:224:[INFO]: area: 46154 level: 19
[2021-11-03 09:51:58,827]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-03 09:51:58,828]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:58,828]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:00,833]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.38 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53563392 bytes

[2021-11-03 09:52:00,958]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-03 09:52:00,958]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:09,387]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	Report mapping result:
		klut_size()     :48945
		klut.num_gates():46154
		max delay       :18
		max area        :35229
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1187
		LUT fanins:3	 numbers :19546
		LUT fanins:4	 numbers :25420
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig_output.v
	Peak memory: 96837632 bytes

[2021-11-03 09:52:09,388]mapper_test.py:226:[INFO]: area: 46154 level: 18
[2021-11-03 10:04:08,863]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-03 10:04:08,863]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:08,863]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:10,843]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.37 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53477376 bytes

[2021-11-03 10:04:10,962]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-03 10:04:10,962]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:19,886]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	Report mapping result:
		klut_size()     :51566
		klut.num_gates():48775
		max delay       :18
		max area        :35226
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1241
		LUT fanins:3	 numbers :16783
		LUT fanins:4	 numbers :30750
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig_output.v
	Peak memory: 97341440 bytes

[2021-11-03 10:04:19,887]mapper_test.py:226:[INFO]: area: 48775 level: 18
[2021-11-03 13:44:08,496]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-03 13:44:08,497]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:08,497]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:10,523]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.38 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53657600 bytes

[2021-11-03 13:44:10,642]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-03 13:44:10,642]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:19,597]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	Report mapping result:
		klut_size()     :51566
		klut.num_gates():48775
		max delay       :18
		max area        :35226
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1241
		LUT fanins:3	 numbers :16783
		LUT fanins:4	 numbers :30750
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig_output.v
	Peak memory: 97492992 bytes

[2021-11-03 13:44:19,598]mapper_test.py:226:[INFO]: area: 48775 level: 18
[2021-11-03 13:50:24,055]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-03 13:50:24,056]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:24,056]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:26,041]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.37 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53510144 bytes

[2021-11-03 13:50:26,174]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-03 13:50:26,175]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:35,077]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	Report mapping result:
		klut_size()     :51566
		klut.num_gates():48775
		max delay       :18
		max area        :35226
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1241
		LUT fanins:3	 numbers :16783
		LUT fanins:4	 numbers :30750
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig_output.v
	Peak memory: 97206272 bytes

[2021-11-03 13:50:35,078]mapper_test.py:226:[INFO]: area: 48775 level: 18
[2021-11-04 15:57:19,823]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-04 15:57:19,825]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:19,825]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:21,847]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.38 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53694464 bytes

[2021-11-04 15:57:21,973]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-04 15:57:21,973]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:31,174]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
	Report mapping result:
		klut_size()     :37025
		klut.num_gates():34234
		max delay       :18
		max area        :35226
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :793
		LUT fanins:3	 numbers :10772
		LUT fanins:4	 numbers :22668
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig_output.v
	Peak memory: 94236672 bytes

[2021-11-04 15:57:31,175]mapper_test.py:226:[INFO]: area: 34234 level: 18
[2021-11-16 12:28:17,268]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-16 12:28:17,270]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:17,270]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:19,228]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53522432 bytes

[2021-11-16 12:28:19,356]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-16 12:28:19,356]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:23,975]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
Mapping time: 1.59868 secs
	Report mapping result:
		klut_size()     :37025
		klut.num_gates():34234
		max delay       :18
		max area        :35226
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :793
		LUT fanins:3	 numbers :10772
		LUT fanins:4	 numbers :22668
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
	Peak memory: 84561920 bytes

[2021-11-16 12:28:23,976]mapper_test.py:228:[INFO]: area: 34234 level: 18
[2021-11-16 14:17:14,260]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-16 14:17:14,261]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:14,261]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:16,286]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.37 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53420032 bytes

[2021-11-16 14:17:16,411]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-16 14:17:16,411]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:21,135]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
Mapping time: 1.60285 secs
	Report mapping result:
		klut_size()     :37025
		klut.num_gates():34234
		max delay       :18
		max area        :35226
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :793
		LUT fanins:3	 numbers :10772
		LUT fanins:4	 numbers :22668
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
	Peak memory: 84770816 bytes

[2021-11-16 14:17:21,136]mapper_test.py:228:[INFO]: area: 34234 level: 18
[2021-11-16 14:23:35,016]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-16 14:23:35,017]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:35,017]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:37,003]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.37 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53399552 bytes

[2021-11-16 14:23:37,132]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-16 14:23:37,133]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:41,883]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
Mapping time: 1.60889 secs
	Report mapping result:
		klut_size()     :37025
		klut.num_gates():34234
		max delay       :18
		max area        :35226
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :793
		LUT fanins:3	 numbers :10772
		LUT fanins:4	 numbers :22668
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
	Peak memory: 84705280 bytes

[2021-11-16 14:23:41,884]mapper_test.py:228:[INFO]: area: 34234 level: 18
[2021-11-17 16:36:14,132]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-17 16:36:14,133]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:14,133]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:16,096]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53436416 bytes

[2021-11-17 16:36:16,224]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-17 16:36:16,224]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:20,819]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
Mapping time: 1.56352 secs
	Report mapping result:
		klut_size()     :38025
		klut.num_gates():35234
		max delay       :18
		max area        :35226
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8557
		LUT fanins:3	 numbers :10402
		LUT fanins:4	 numbers :16274
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
	Peak memory: 86855680 bytes

[2021-11-17 16:36:20,819]mapper_test.py:228:[INFO]: area: 35234 level: 18
[2021-11-18 10:18:48,724]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-18 10:18:48,724]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:48,724]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:50,707]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.18 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.37 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53563392 bytes

[2021-11-18 10:18:50,836]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-18 10:18:50,836]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:56,703]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
Mapping time: 2.75896 secs
	Report mapping result:
		klut_size()     :38025
		klut.num_gates():35234
		max delay       :18
		max area        :35234
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8557
		LUT fanins:3	 numbers :10402
		LUT fanins:4	 numbers :16274
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
	Peak memory: 99123200 bytes

[2021-11-18 10:18:56,704]mapper_test.py:228:[INFO]: area: 35234 level: 18
[2021-11-23 16:11:39,269]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-23 16:11:39,271]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:39,271]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:41,292]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53653504 bytes

[2021-11-23 16:11:41,421]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-23 16:11:41,421]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:47,255]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
Mapping time: 2.74796 secs
	Report mapping result:
		klut_size()     :35967
		klut.num_gates():33176
		max delay       :19
		max area        :33176
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1449
		LUT fanins:3	 numbers :6813
		LUT fanins:4	 numbers :24913
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
	Peak memory: 98570240 bytes

[2021-11-23 16:11:47,256]mapper_test.py:228:[INFO]: area: 33176 level: 19
[2021-11-23 16:42:37,629]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-23 16:42:37,630]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:37,630]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:39,661]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53432320 bytes

[2021-11-23 16:42:39,789]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-23 16:42:39,789]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:45,614]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
Mapping time: 2.76375 secs
	Report mapping result:
		klut_size()     :35967
		klut.num_gates():33176
		max delay       :19
		max area        :33176
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :1449
		LUT fanins:3	 numbers :6813
		LUT fanins:4	 numbers :24913
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
	Peak memory: 97513472 bytes

[2021-11-23 16:42:45,615]mapper_test.py:228:[INFO]: area: 33176 level: 19
[2021-11-24 11:38:55,999]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-24 11:38:55,999]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:55,999]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:57,967]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53850112 bytes

[2021-11-24 11:38:58,095]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-24 11:38:58,095]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:01,193]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
Mapping time: 0.070631 secs
	Report mapping result:
		klut_size()     :38025
		klut.num_gates():35234
		max delay       :18
		max area        :35226
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8557
		LUT fanins:3	 numbers :10402
		LUT fanins:4	 numbers :16274
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
	Peak memory: 84094976 bytes

[2021-11-24 11:39:01,194]mapper_test.py:228:[INFO]: area: 35234 level: 18
[2021-11-24 12:02:10,214]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-24 12:02:10,214]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:10,215]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:12,176]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.36 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53706752 bytes

[2021-11-24 12:02:12,305]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-24 12:02:12,305]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:15,426]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
Mapping time: 0.068905 secs
	Report mapping result:
		klut_size()     :38025
		klut.num_gates():35234
		max delay       :18
		max area        :35226
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8557
		LUT fanins:3	 numbers :10402
		LUT fanins:4	 numbers :16274
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
	Peak memory: 84148224 bytes

[2021-11-24 12:02:15,427]mapper_test.py:228:[INFO]: area: 35234 level: 18
[2021-11-24 12:05:53,646]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-24 12:05:53,646]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:53,646]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:55,601]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.27 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53927936 bytes

[2021-11-24 12:05:55,732]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-24 12:05:55,732]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:00,303]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
Mapping time: 1.5756 secs
	Report mapping result:
		klut_size()     :38025
		klut.num_gates():35234
		max delay       :18
		max area        :35226
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8557
		LUT fanins:3	 numbers :10402
		LUT fanins:4	 numbers :16274
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
	Peak memory: 86855680 bytes

[2021-11-24 12:06:00,304]mapper_test.py:228:[INFO]: area: 35234 level: 18
[2021-11-24 12:11:32,147]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-24 12:11:32,147]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:32,148]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:34,125]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.34 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53628928 bytes

[2021-11-24 12:11:34,257]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-24 12:11:34,258]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:37,632]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
[i] total time =  0.51 secs
Mapping time: 0.50740 secs
	Report mapping result:
		klut_size()     :26528
		klut.num_gates():23737
		max delay       :36
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :2236
		LUT fanins:3	 numbers :4158
		LUT fanins:4	 numbers :17342
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
	Peak memory: 230080512 bytes

[2021-11-24 12:11:37,633]mapper_test.py:228:[INFO]: area: 23737 level: 36
[2021-11-24 12:57:52,374]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-24 12:57:52,374]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:52,374]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:54,373]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.18 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.16 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53813248 bytes

[2021-11-24 12:57:54,485]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-24 12:57:54,485]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:59,118]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
Mapping time: 1.57406 secs
	Report mapping result:
		klut_size()     :38025
		klut.num_gates():35234
		max delay       :18
		max area        :35226
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8557
		LUT fanins:3	 numbers :10402
		LUT fanins:4	 numbers :16274
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
	Peak memory: 87089152 bytes

[2021-11-24 12:57:59,119]mapper_test.py:228:[INFO]: area: 35234 level: 18
[2021-11-24 13:10:36,354]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-24 13:10:36,354]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:10:36,355]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:10:38,303]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53551104 bytes

[2021-11-24 13:10:38,421]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-24 13:10:38,421]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:11:16,747]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
Mapping time: 1.57305 secs
Mapping time: 2.12481 secs
	Report mapping result:
		klut_size()     :38025
		klut.num_gates():35234
		max delay       :18
		max area        :35226
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8557
		LUT fanins:3	 numbers :10402
		LUT fanins:4	 numbers :16274
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
	Peak memory: 168448000 bytes

[2021-11-24 13:11:16,748]mapper_test.py:228:[INFO]: area: 35234 level: 18
[2021-11-24 13:33:35,218]mapper_test.py:79:[INFO]: run case "b18_comb"
[2021-11-24 13:33:35,218]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:33:35,218]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:33:37,218]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   65020.  Ch =     0.  Total mem =    9.69 MB. Peak cut mem =    1.22 MB.
P:  Del =   18.00.  Ar =   34764.0.  Edge =   111667.  Cut =   462593.  T =     0.17 sec
P:  Del =   18.00.  Ar =   27732.0.  Edge =   101354.  Cut =   438305.  T =     0.17 sec
P:  Del =   18.00.  Ar =   25195.0.  Edge =    90011.  Cut =   449738.  T =     0.17 sec
E:  Del =   18.00.  Ar =   25061.0.  Edge =    89742.  Cut =   449738.  T =     0.04 sec
F:  Del =   18.00.  Ar =   24474.0.  Edge =    88831.  Cut =   402013.  T =     0.15 sec
E:  Del =   18.00.  Ar =   24391.0.  Edge =    88672.  Cut =   402013.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24242.0.  Edge =    84810.  Cut =   400446.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24213.0.  Edge =    84766.  Cut =   400446.  T =     0.04 sec
A:  Del =   18.00.  Ar =   24200.0.  Edge =    84719.  Cut =   399018.  T =     0.26 sec
E:  Del =   18.00.  Ar =   24198.0.  Edge =    84717.  Cut =   399018.  T =     0.04 sec
Total time =     1.35 sec
Duplicated 4 gates to decouple the CO drivers.
Const        =        2      0.01 %
Buffer       =        0      0.00 %
Inverter     =        4      0.02 %
And          =     4733     19.55 %
Or           =        0      0.00 %
Other        =    19465     80.42 %
TOTAL        =    24204    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs =   46.     1.8 %
Level =    2.  COs =   83.     4.8 %
Level =    3.  COs =   26.     5.8 %
Level =    4.  COs =   35.     7.0 %
Level =    5.  COs =   25.     8.0 %
Level =    6.  COs =  128.    12.7 %
Level =    7.  COs =  180.    19.3 %
Level =    8.  COs =   78.    22.1 %
Level =    9.  COs =  256.    31.5 %
Level =   10.  COs =   32.    32.7 %
Level =   11.  COs =   36.    34.0 %
Level =   12.  COs =  154.    39.7 %
Level =   13.  COs =  279.    49.9 %
Level =   14.  COs =  239.    58.7 %
Level =   15.  COs =  155.    64.4 %
Level =   16.  COs =  165.    70.4 %
Level =   17.  COs =  350.    83.3 %
Level =   18.  COs =  455.   100.0 %
Peak memory: 53366784 bytes

[2021-11-24 13:33:37,347]mapper_test.py:160:[INFO]: area: 24202 level: 18
[2021-11-24 13:33:37,347]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:34:12,007]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.opt.aig
Mapping time: 0.069264 secs
Mapping time: 0.094114 secs
	Report mapping result:
		klut_size()     :38025
		klut.num_gates():35234
		max delay       :18
		max area        :35226
	LUTs statics:
		LUT fanins:1	 numbers :1
		LUT fanins:2	 numbers :8557
		LUT fanins:3	 numbers :10402
		LUT fanins:4	 numbers :16274
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/b18_comb/b18_comb.ifpga.v
	Peak memory: 168394752 bytes

[2021-11-24 13:34:12,007]mapper_test.py:228:[INFO]: area: 35234 level: 18
