SCUBA, Version Diamond (64-bit) 3.12.1.454
Thu Jul 14 14:31:02 2022
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n pwrguard -lang verilog -synth synplify -bus_exp 7 -bb -arch xo2c00 -type power_guard -width 4 
    Circuit name     : pwrguard
    Module type      : power_guard
    Module Version   : 1.2
    Ports            : 
    Inputs       : D[3:0], E
    Outputs      : Q[3:0]
    I/O buffer       : not inserted
    EDIF output      : pwrguard.edn
    Verilog output   : pwrguard.v
    Verilog template : pwrguard_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : pwrguard.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

