$date
	Sat Sep 20 15:05:07 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_maxpool $end
$var wire 8 ! y [7:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$var reg 8 $ c [7:0] $end
$var reg 8 % d [7:0] $end
$scope module uut $end
$var wire 8 & a [7:0] $end
$var wire 8 ' b [7:0] $end
$var wire 8 ( c [7:0] $end
$var wire 8 ) d [7:0] $end
$var parameter 32 * WIDTH $end
$var reg 8 + y [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 *
$end
#0
$dumpvars
b11 +
b0 )
b10 (
b11 '
b1 &
b0 %
b10 $
b11 #
b1 "
b11 !
$end
#10000
b11111111 !
b11111111 +
b11111100 %
b11111100 )
b11111101 $
b11111101 (
b11111110 #
b11111110 '
b11111111 "
b11111111 &
#20000
b1001 !
b1001 +
b10 %
b10 )
b1001 $
b1001 (
b101 #
b101 '
b111 "
b111 &
#30000
