{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714950233086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714950233086 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 19:03:53 2024 " "Processing started: Sun May 05 19:03:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714950233086 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950233086 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950233086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714950238538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_010.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_010.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_010 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_010" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_010.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_010.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_001" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244225 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244241 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244241 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244241 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244241 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714950244241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244256 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714950244256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244256 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714950244272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714950244272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_012_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_012_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244272 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_012 " "Found entity 2: Computer_System_mm_interconnect_0_router_012" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714950244272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714950244272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_003_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244272 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_003 " "Found entity 2: Computer_System_mm_interconnect_0_router_003" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714950244272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714950244272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244272 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714950244272 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714950244272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244272 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_8.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_8 " "Found entity 1: Computer_System_sram_8" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_8.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_8.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_7.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_7 " "Found entity 1: Computer_System_sram_7" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_7.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_7.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_6.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_6 " "Found entity 1: Computer_System_sram_6" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_6.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_6.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_5.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_5 " "Found entity 1: Computer_System_sram_5" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_5.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_4.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_4 " "Found entity 1: Computer_System_sram_4" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_4.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_3.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_3 " "Found entity 1: Computer_System_sram_3" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_3.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_2 " "Found entity 1: Computer_System_sram_2" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_2.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_1 " "Found entity 1: Computer_System_sram_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_1.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_sram_0 " "Found entity 1: Computer_System_sram_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_pll_0 " "Found entity 1: Computer_System_pll_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_pll_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_inst_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_inst_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_inst_sram " "Found entity 1: Computer_System_inst_sram" {  } { { "Computer_System/synthesis/submodules/Computer_System_inst_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_inst_sram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_done_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_done_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_done_sram " "Found entity 1: Computer_System_done_sram" {  } { { "Computer_System/synthesis/submodules/Computer_System_done_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_done_sram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL " "Found entity 1: Computer_System_System_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL_sys_pll " "Found entity 1: Computer_System_System_PLL_sys_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244412 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE DE1_SoC_Computer.v(2444) " "Verilog HDL Declaration information at DE1_SoC_Computer.v(2444): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2444 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714950244412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_computer.v 10 10 " "Found 10 design units, including 10 entities, in source file de1_soc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Computer " "Found entity 1: DE1_SoC_Computer" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244444 ""} { "Info" "ISGN_ENTITY_NAME" "2 signed_mult " "Found entity 2: signed_mult" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1722 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244444 ""} { "Info" "ISGN_ENTITY_NAME" "3 floatAdd " "Found entity 3: floatAdd" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244444 ""} { "Info" "ISGN_ENTITY_NAME" "4 floatMult " "Found entity 4: floatMult" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1846 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244444 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux24to1 " "Found entity 5: mux24to1" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244444 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux16to1 " "Found entity 6: mux16to1" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2017 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244444 ""} { "Info" "ISGN_ENTITY_NAME" "7 matrix_addition " "Found entity 7: matrix_addition" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2075 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244444 ""} { "Info" "ISGN_ENTITY_NAME" "8 matrix_maxpool " "Found entity 8: matrix_maxpool" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244444 ""} { "Info" "ISGN_ENTITY_NAME" "9 matrix_relu " "Found entity 9: matrix_relu" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244444 ""} { "Info" "ISGN_ENTITY_NAME" "10 matrix_dot " "Found entity 10: matrix_dot" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDigit " "Found entity 1: HexDigit" {  } { { "hex_decoder.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/hex_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT " "Found entity 1: MULT" {  } { { "MULT.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/MULT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1/pll1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1/pll1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_0002 " "Found entity 1: pll1_0002" {  } { { "pll1/pll1_0002.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll1/pll1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950244459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950244459 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950244459 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_25 DE1_SoC_Computer.v(438) " "Verilog HDL Implicit Net warning at DE1_SoC_Computer.v(438): created implicit net for \"CLOCK_25\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 438 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950244459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Computer " "Elaborating entity \"DE1_SoC_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src1_address_I DE1_SoC_Computer.v(856) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(856): object \"src1_address_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 856 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src2_address_I DE1_SoC_Computer.v(857) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(857): object \"src2_address_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 857 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dest_address_I DE1_SoC_Computer.v(858) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(858): object \"dest_address_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 858 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src1_sram_num_I DE1_SoC_Computer.v(859) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(859): object \"src1_sram_num_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 859 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src2_sram_num_I DE1_SoC_Computer.v(860) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(860): object \"src2_sram_num_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 860 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dest_sram_num_I DE1_SoC_Computer.v(861) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(861): object \"dest_sram_num_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 861 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src1_row_I DE1_SoC_Computer.v(862) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(862): object \"src1_row_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 862 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src1_col_I DE1_SoC_Computer.v(863) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(863): object \"src1_col_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 863 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src2_row_I DE1_SoC_Computer.v(864) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(864): object \"src2_row_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 864 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src2_col_I DE1_SoC_Computer.v(865) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(865): object \"src2_col_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 865 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_I DE1_SoC_Computer.v(866) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(866): object \"sel_I\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 866 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_address_mux_E DE1_SoC_Computer.v(1055) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1055): object \"sel_address_mux_E\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1055 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_writedata_mux_E DE1_SoC_Computer.v(1056) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1056): object \"sel_writedata_mux_E\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1056 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_write_en_mux_E DE1_SoC_Computer.v(1057) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1057): object \"sel_write_en_mux_E\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1057 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sel_readdata_mux_E DE1_SoC_Computer.v(1058) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(1058): object \"sel_readdata_mux_E\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1058 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 12 DE1_SoC_Computer.v(408) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(408): truncated value with size 14 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 DE1_SoC_Computer.v(411) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(411): truncated value with size 16 to match size of target (12)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_SoC_Computer.v(583) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(583): truncated value with size 32 to match size of target (10)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE1_SoC_Computer.v(632) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(632): truncated value with size 32 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE1_SoC_Computer.v(633) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(633): truncated value with size 32 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DE1_SoC_Computer.v(634) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(634): truncated value with size 32 to match size of target (5)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(729) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(729): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 729 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(730) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(730): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(774) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(774): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(801) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(801): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 801 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(827) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(827): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 DE1_SoC_Computer.v(828) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(828): truncated value with size 5 to match size of target (4)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 6 DE1_SoC_Computer.v(1035) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1035): truncated value with size 12 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DE1_SoC_Computer.v(963) " "Verilog HDL Case Statement information at DE1_SoC_Computer.v(963): all case item expressions in this case statement are onehot" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 963 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714950244600 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sram_address\[11\]\[11..0\] 0 DE1_SoC_Computer.v(388) " "Net \"sram_address\[11\]\[11..0\]\" at DE1_SoC_Computer.v(388) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 388 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SoC_Computer.v(209) " "Output port \"DRAM_ADDR\" at DE1_SoC_Computer.v(209) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SoC_Computer.v(210) " "Output port \"DRAM_BA\" at DE1_SoC_Computer.v(210) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC_Computer.v(245) " "Output port \"LEDR\" at DE1_SoC_Computer.v(245) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE1_SoC_Computer.v(265) " "Output port \"VGA_B\" at DE1_SoC_Computer.v(265) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE1_SoC_Computer.v(268) " "Output port \"VGA_G\" at DE1_SoC_Computer.v(268) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE1_SoC_Computer.v(270) " "Output port \"VGA_R\" at DE1_SoC_Computer.v(270) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_Computer.v(196) " "Output port \"ADC_DIN\" at DE1_SoC_Computer.v(196) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_Computer.v(198) " "Output port \"ADC_SCLK\" at DE1_SoC_Computer.v(198) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SoC_Computer.v(204) " "Output port \"AUD_DACDAT\" at DE1_SoC_Computer.v(204) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SoC_Computer.v(206) " "Output port \"AUD_XCK\" at DE1_SoC_Computer.v(206) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SoC_Computer.v(211) " "Output port \"DRAM_CAS_N\" at DE1_SoC_Computer.v(211) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SoC_Computer.v(212) " "Output port \"DRAM_CKE\" at DE1_SoC_Computer.v(212) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SoC_Computer.v(213) " "Output port \"DRAM_CLK\" at DE1_SoC_Computer.v(213) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SoC_Computer.v(214) " "Output port \"DRAM_CS_N\" at DE1_SoC_Computer.v(214) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SoC_Computer.v(216) " "Output port \"DRAM_LDQM\" at DE1_SoC_Computer.v(216) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SoC_Computer.v(217) " "Output port \"DRAM_RAS_N\" at DE1_SoC_Computer.v(217) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SoC_Computer.v(218) " "Output port \"DRAM_UDQM\" at DE1_SoC_Computer.v(218) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SoC_Computer.v(219) " "Output port \"DRAM_WE_N\" at DE1_SoC_Computer.v(219) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK DE1_SoC_Computer.v(222) " "Output port \"FPGA_I2C_SCLK\" at DE1_SoC_Computer.v(222) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_Computer.v(239) " "Output port \"IRDA_TXD\" at DE1_SoC_Computer.v(239) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SoC_Computer.v(261) " "Output port \"TD_RESET_N\" at DE1_SoC_Computer.v(261) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N DE1_SoC_Computer.v(266) " "Output port \"VGA_BLANK_N\" at DE1_SoC_Computer.v(266) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 266 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK DE1_SoC_Computer.v(267) " "Output port \"VGA_CLK\" at DE1_SoC_Computer.v(267) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE1_SoC_Computer.v(269) " "Output port \"VGA_HS\" at DE1_SoC_Computer.v(269) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N DE1_SoC_Computer.v(271) " "Output port \"VGA_SYNC_N\" at DE1_SoC_Computer.v(271) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 271 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE1_SoC_Computer.v(272) " "Output port \"VGA_VS\" at DE1_SoC_Computer.v(272) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244616 "|DE1_SoC_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDigit HexDigit:Digit0 " "Elaborating entity \"HexDigit\" for hierarchy \"HexDigit:Digit0\"" {  } { { "DE1_SoC_Computer.v" "Digit0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950244725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_addition matrix_addition:matrix_add_instance " "Elaborating entity \"matrix_addition\" for hierarchy \"matrix_addition:matrix_add_instance\"" {  } { { "DE1_SoC_Computer.v" "matrix_add_instance" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950244741 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2124) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2124): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244741 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2129) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2129): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244741 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2130) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2130): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244741 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_SoC_Computer.v(2131) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2131): truncated value with size 32 to match size of target (10)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244741 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2132) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2132): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244741 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2138) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2138): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244741 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2139) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2139): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244741 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_SoC_Computer.v(2140) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2140): truncated value with size 32 to match size of target (10)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244741 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2142) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2142): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244741 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2146) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2146): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244741 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "src1_writedata DE1_SoC_Computer.v(2084) " "Output port \"src1_writedata\" at DE1_SoC_Computer.v(2084) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2084 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244741 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "src2_writedata DE1_SoC_Computer.v(2088) " "Output port \"src2_writedata\" at DE1_SoC_Computer.v(2088) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2088 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950244741 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floatAdd matrix_addition:matrix_add_instance\|floatAdd:floatadd " "Elaborating entity \"floatAdd\" for hierarchy \"matrix_addition:matrix_add_instance\|floatAdd:floatadd\"" {  } { { "DE1_SoC_Computer.v" "floatadd" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950244756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1779) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1779): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244756 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1796) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1796): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244756 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1799) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1799): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244756 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1802) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1802): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244756 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1805) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1805): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244756 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1808) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1808): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244756 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1811) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1811): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244756 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1814) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1814): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244756 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1817) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1817): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244756 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1820) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1820): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1820 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244756 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1823) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1823): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244756 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shiftAmount DE1_SoC_Computer.v(1751) " "Verilog HDL Always Construct warning at DE1_SoC_Computer.v(1751): inferring latch(es) for variable \"shiftAmount\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1751 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714950244756 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout DE1_SoC_Computer.v(1751) " "Verilog HDL Always Construct warning at DE1_SoC_Computer.v(1751): inferring latch(es) for variable \"cout\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1751 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714950244756 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fraction DE1_SoC_Computer.v(1751) " "Verilog HDL Always Construct warning at DE1_SoC_Computer.v(1751): inferring latch(es) for variable \"fraction\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1751 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714950244756 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign DE1_SoC_Computer.v(1751) " "Verilog HDL Always Construct warning at DE1_SoC_Computer.v(1751): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1751 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714950244756 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa DE1_SoC_Computer.v(1751) " "Verilog HDL Always Construct warning at DE1_SoC_Computer.v(1751): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1751 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714950244756 "|DE1_SoC_Computer|matrix_addition:matrix_add_instance|floatAdd:floatadd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_maxpool matrix_maxpool:matrix_pooling_instance " "Elaborating entity \"matrix_maxpool\" for hierarchy \"matrix_maxpool:matrix_pooling_instance\"" {  } { { "DE1_SoC_Computer.v" "matrix_pooling_instance" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950244772 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "row_index DE1_SoC_Computer.v(2213) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(2213): object \"row_index\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950244772 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "col_index DE1_SoC_Computer.v(2214) " "Verilog HDL or VHDL warning at DE1_SoC_Computer.v(2214): object \"col_index\" assigned a value but never read" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950244772 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 6 DE1_SoC_Computer.v(2222) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2222): truncated value with size 10 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244772 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2240) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2240): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244772 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2246) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2246): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244772 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_SoC_Computer.v(2249) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2249): truncated value with size 32 to match size of target (10)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244772 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2256) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2256): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244772 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_SoC_Computer.v(2257) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2257): truncated value with size 32 to match size of target (10)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244772 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2272) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2272): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244772 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2275) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2275): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244772 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(2276) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2276): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244772 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC_Computer.v(2279) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2279): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244772 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2282) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2282): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244772 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2284) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2284): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244772 "|DE1_SoC_Computer|matrix_maxpool:matrix_pooling_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_relu matrix_relu:matrix_relu_instance " "Elaborating entity \"matrix_relu\" for hierarchy \"matrix_relu:matrix_relu_instance\"" {  } { { "DE1_SoC_Computer.v" "matrix_relu_instance" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950244788 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2375) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2375): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244788 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2380) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2380): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244788 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_SoC_Computer.v(2382) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2382): truncated value with size 32 to match size of target (10)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244788 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2383) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2383): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244788 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC_Computer.v(2385) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2385): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244788 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2389) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2389): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244788 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 DE1_SoC_Computer.v(2391) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2391): truncated value with size 32 to match size of target (10)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244788 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2393) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2393): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244788 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC_Computer.v(2395) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2395): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244788 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2398) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2398): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244788 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC_Computer.v(2400) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2400): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244788 "|DE1_SoC_Computer|matrix_relu:matrix_relu_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_dot matrix_dot:matrix_dot_instance " "Elaborating entity \"matrix_dot\" for hierarchy \"matrix_dot:matrix_dot_instance\"" {  } { { "DE1_SoC_Computer.v" "matrix_dot_instance" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950244803 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2546) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2546): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244803 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DE1_SoC_Computer.v(2550) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2550): truncated value with size 32 to match size of target (13)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244803 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DE1_SoC_Computer.v(2559) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2559): truncated value with size 32 to match size of target (13)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244803 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2572) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2572): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244803 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2575) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2575): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244803 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DE1_SoC_Computer.v(2579) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2579): truncated value with size 32 to match size of target (13)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244803 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 DE1_SoC_Computer.v(2585) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(2585): truncated value with size 32 to match size of target (14)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244803 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floatMult matrix_dot:matrix_dot_instance\|floatMult:mul " "Elaborating entity \"floatMult\" for hierarchy \"matrix_dot:matrix_dot_instance\|floatMult:mul\"" {  } { { "DE1_SoC_Computer.v" "mul" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950244819 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1876) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1876): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1876 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244819 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1881) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1881): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1881 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244819 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1886) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1886): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1886 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244819 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1891) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1891): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244819 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1896) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1896): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244819 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1901) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1901): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244819 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1906) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1906): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244819 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1911) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1911): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244819 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1916) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1916): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244819 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 DE1_SoC_Computer.v(1921) " "Verilog HDL assignment warning at DE1_SoC_Computer.v(1921): truncated value with size 32 to match size of target (6)" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950244819 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sign DE1_SoC_Computer.v(1860) " "Verilog HDL Always Construct warning at DE1_SoC_Computer.v(1860): inferring latch(es) for variable \"sign\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714950244834 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exponent DE1_SoC_Computer.v(1860) " "Verilog HDL Always Construct warning at DE1_SoC_Computer.v(1860): inferring latch(es) for variable \"exponent\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714950244834 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fractionA DE1_SoC_Computer.v(1860) " "Verilog HDL Always Construct warning at DE1_SoC_Computer.v(1860): inferring latch(es) for variable \"fractionA\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714950244834 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fractionB DE1_SoC_Computer.v(1860) " "Verilog HDL Always Construct warning at DE1_SoC_Computer.v(1860): inferring latch(es) for variable \"fractionB\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714950244834 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fraction DE1_SoC_Computer.v(1860) " "Verilog HDL Always Construct warning at DE1_SoC_Computer.v(1860): inferring latch(es) for variable \"fraction\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714950244834 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance|floatMult:mul"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mantissa DE1_SoC_Computer.v(1860) " "Verilog HDL Always Construct warning at DE1_SoC_Computer.v(1860): inferring latch(es) for variable \"mantissa\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1860 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714950244834 "|DE1_SoC_Computer|matrix_dot:matrix_dot_instance|floatMult:mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux24to1 mux24to1:mux_gen\[0\].address_mux " "Elaborating entity \"mux24to1\" for hierarchy \"mux24to1:mux_gen\[0\].address_mux\"" {  } { { "DE1_SoC_Computer.v" "mux_gen\[0\].address_mux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950244850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux24to1 mux24to1:mux_gen\[0\].writedata_mux " "Elaborating entity \"mux24to1\" for hierarchy \"mux24to1:mux_gen\[0\].writedata_mux\"" {  } { { "DE1_SoC_Computer.v" "mux_gen\[0\].writedata_mux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950244850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux24to1 mux24to1:mux_gen\[0\].write_en_mux " "Elaborating entity \"mux24to1\" for hierarchy \"mux24to1:mux_gen\[0\].write_en_mux\"" {  } { { "DE1_SoC_Computer.v" "mux_gen\[0\].write_en_mux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950244866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16to1 mux16to1:add_src1_mux " "Elaborating entity \"mux16to1\" for hierarchy \"mux16to1:add_src1_mux\"" {  } { { "DE1_SoC_Computer.v" "add_src1_mux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950244991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 pll1:pll_25 " "Elaborating entity \"pll1\" for hierarchy \"pll1:pll_25\"" {  } { { "DE1_SoC_Computer.v" "pll_25" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_0002 pll1:pll_25\|pll1_0002:pll1_inst " "Elaborating entity \"pll1_0002\" for hierarchy \"pll1:pll_25\|pll1_0002:pll1_inst\"" {  } { { "pll1.v" "pll1_inst" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll1.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll1:pll_25\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll1:pll_25\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\"" {  } { { "pll1/pll1_0002.v" "altera_pll_i" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll1/pll1_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245069 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714950245084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll1:pll_25\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll1:pll_25\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\"" {  } { { "pll1/pll1_0002.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll1/pll1_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll1:pll_25\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll1:pll_25\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245084 ""}  } { { "pll1/pll1_0002.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/pll1/pll1_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714950245084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:The_System " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"Computer_System_ARM_A9_HPS\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\"" {  } { { "Computer_System/synthesis/Computer_System.v" "arm_a9_hps" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_fpga_interfaces Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "fpga_interfaces" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "hps_io" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io_border Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io_border\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245241 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950245256 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950245256 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245256 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950245256 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245287 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714950245287 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950245287 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714950245287 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950245287 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950245334 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950245334 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245350 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950245350 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950245350 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950245350 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714950245350 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950245569 ""}  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714950245569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950245615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950245615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245787 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1714950245803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950245803 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950245819 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950245819 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950245819 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950245819 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950245819 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950245819 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL Computer_System:The_System\|Computer_System_System_PLL:system_pll " "Elaborating entity \"Computer_System_System_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "system_pll" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL_sys_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll " "Elaborating entity \"Computer_System_System_PLL_sys_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "sys_pll" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "altera_pll_i" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246037 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714950246037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246053 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714950246053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "reset_from_locked" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_done_sram Computer_System:The_System\|Computer_System_done_sram:done_sram " "Elaborating entity \"Computer_System_done_sram\" for hierarchy \"Computer_System:The_System\|Computer_System_done_sram:done_sram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "done_sram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_done_sram.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_done_sram.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_done_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_done_sram.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_done_sram.hex " "Parameter \"init_file\" = \"Computer_System_done_sram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246131 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_done_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_done_sram.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714950246131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9b42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9b42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9b42 " "Found entity 1: altsyncram_9b42" {  } { { "db/altsyncram_9b42.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_9b42.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950246178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950246178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9b42 Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram\|altsyncram_9b42:auto_generated " "Elaborating entity \"altsyncram_9b42\" for hierarchy \"Computer_System:The_System\|Computer_System_done_sram:done_sram\|altsyncram:the_altsyncram\|altsyncram_9b42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_inst_sram Computer_System:The_System\|Computer_System_inst_sram:inst_sram " "Elaborating entity \"Computer_System_inst_sram\" for hierarchy \"Computer_System:The_System\|Computer_System_inst_sram:inst_sram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "inst_sram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_inst_sram.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_inst_sram.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_inst_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_inst_sram.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_inst_sram.hex " "Parameter \"init_file\" = \"Computer_System_inst_sram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 16 " "Parameter \"width_byteena_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246256 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_inst_sram.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_inst_sram.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714950246256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ft92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ft92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ft92 " "Found entity 1: altsyncram_ft92" {  } { { "db/altsyncram_ft92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_ft92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950246319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950246319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ft92 Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram\|altsyncram_ft92:auto_generated " "Elaborating entity \"altsyncram_ft92\" for hierarchy \"Computer_System:The_System\|Computer_System_inst_sram:inst_sram\|altsyncram:the_altsyncram\|altsyncram_ft92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_pll_0 Computer_System:The_System\|Computer_System_pll_0:pll_0 " "Elaborating entity \"Computer_System_pll_0\" for hierarchy \"Computer_System:The_System\|Computer_System_pll_0:pll_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "pll_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_pll_0.v" "altera_pll_i" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246943 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714950246943 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_pll_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246959 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 250.000000 MHz " "Parameter \"output_clock_frequency0\" = \"250.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246959 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_pll_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714950246959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_0 Computer_System:The_System\|Computer_System_sram_0:sram_0 " "Elaborating entity \"Computer_System_sram_0\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_0:sram_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_0.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_0.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_0.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950246990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_0.hex " "Parameter \"init_file\" = \"Computer_System_sram_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950246990 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_0.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_0.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714950246990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hn92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hn92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hn92 " "Found entity 1: altsyncram_hn92" {  } { { "db/altsyncram_hn92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_hn92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950247022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950247022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hn92 Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_hn92:auto_generated " "Elaborating entity \"altsyncram_hn92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_hn92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950247037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/decode_5la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950247193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950247193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_hn92:auto_generated\|decode_5la:decode2 " "Elaborating entity \"decode_5la\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_hn92:auto_generated\|decode_5la:decode2\"" {  } { { "db/altsyncram_hn92.tdf" "decode2" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_hn92.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950247193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4hb " "Found entity 1: mux_4hb" {  } { { "db/mux_4hb.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/mux_4hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950247240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950247240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4hb Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_hn92:auto_generated\|mux_4hb:mux4 " "Elaborating entity \"mux_4hb\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_0:sram_0\|altsyncram:the_altsyncram\|altsyncram_hn92:auto_generated\|mux_4hb:mux4\"" {  } { { "db/altsyncram_hn92.tdf" "mux4" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_hn92.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950247240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_1 Computer_System:The_System\|Computer_System_sram_1:sram_1 " "Elaborating entity \"Computer_System_sram_1\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_1:sram_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_1" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950247334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_1.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_1.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950247350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_1.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_1.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950247365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_1.hex " "Parameter \"init_file\" = \"Computer_System_sram_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247365 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_1.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_1.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714950247365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_in92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_in92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_in92 " "Found entity 1: altsyncram_in92" {  } { { "db/altsyncram_in92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_in92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950247397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950247397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_in92 Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram\|altsyncram_in92:auto_generated " "Elaborating entity \"altsyncram_in92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_1:sram_1\|altsyncram:the_altsyncram\|altsyncram_in92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950247397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_2 Computer_System:The_System\|Computer_System_sram_2:sram_2 " "Elaborating entity \"Computer_System_sram_2\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_2:sram_2\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_2" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950247662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_2.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_2.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950247662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_2.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_2.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950247678 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_2.hex " "Parameter \"init_file\" = \"Computer_System_sram_2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247678 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_2.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_2.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714950247678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jn92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jn92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jn92 " "Found entity 1: altsyncram_jn92" {  } { { "db/altsyncram_jn92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_jn92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950247725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950247725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jn92 Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram\|altsyncram_jn92:auto_generated " "Elaborating entity \"altsyncram_jn92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_2:sram_2\|altsyncram:the_altsyncram\|altsyncram_jn92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950247725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_3 Computer_System:The_System\|Computer_System_sram_3:sram_3 " "Elaborating entity \"Computer_System_sram_3\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_3:sram_3\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_3" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950247959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_3.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_3.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950247975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_3.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_3.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950247990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_3.hex " "Parameter \"init_file\" = \"Computer_System_sram_3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950247990 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_3.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_3.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714950247990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kn92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kn92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kn92 " "Found entity 1: altsyncram_kn92" {  } { { "db/altsyncram_kn92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_kn92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950248021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950248021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kn92 Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram\|altsyncram_kn92:auto_generated " "Elaborating entity \"altsyncram_kn92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_3:sram_3\|altsyncram:the_altsyncram\|altsyncram_kn92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950248037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_4 Computer_System:The_System\|Computer_System_sram_4:sram_4 " "Elaborating entity \"Computer_System_sram_4\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_4:sram_4\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_4" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950248287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_4.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_4.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950248303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_4.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_4.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950248303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_4.hex " "Parameter \"init_file\" = \"Computer_System_sram_4.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248303 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_4.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_4.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714950248303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ln92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ln92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ln92 " "Found entity 1: altsyncram_ln92" {  } { { "db/altsyncram_ln92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_ln92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950248350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950248350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ln92 Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram\|altsyncram_ln92:auto_generated " "Elaborating entity \"altsyncram_ln92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_4:sram_4\|altsyncram:the_altsyncram\|altsyncram_ln92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950248350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_5 Computer_System:The_System\|Computer_System_sram_5:sram_5 " "Elaborating entity \"Computer_System_sram_5\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_5:sram_5\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_5" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950248584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_5.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_5.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950248600 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_5.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_5.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950248615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_5.hex " "Parameter \"init_file\" = \"Computer_System_sram_5.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248615 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_5.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_5.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714950248615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mn92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mn92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mn92 " "Found entity 1: altsyncram_mn92" {  } { { "db/altsyncram_mn92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_mn92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950248646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950248646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mn92 Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram\|altsyncram_mn92:auto_generated " "Elaborating entity \"altsyncram_mn92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_5:sram_5\|altsyncram:the_altsyncram\|altsyncram_mn92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950248646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_6 Computer_System:The_System\|Computer_System_sram_6:sram_6 " "Elaborating entity \"Computer_System_sram_6\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_6:sram_6\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_6" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950248896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_6.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_6.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950248912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_6.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_6.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950248912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_6.hex " "Parameter \"init_file\" = \"Computer_System_sram_6.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950248912 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_6.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_6.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714950248912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nn92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nn92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nn92 " "Found entity 1: altsyncram_nn92" {  } { { "db/altsyncram_nn92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_nn92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950248959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950248959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nn92 Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram\|altsyncram_nn92:auto_generated " "Elaborating entity \"altsyncram_nn92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_6:sram_6\|altsyncram:the_altsyncram\|altsyncram_nn92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950248959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_7 Computer_System:The_System\|Computer_System_sram_7:sram_7 " "Elaborating entity \"Computer_System_sram_7\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_7:sram_7\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_7" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950249209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_7.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_7.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950249209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_7.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_7.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950249224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_7.hex " "Parameter \"init_file\" = \"Computer_System_sram_7.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249224 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_7.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_7.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714950249224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_on92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_on92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_on92 " "Found entity 1: altsyncram_on92" {  } { { "db/altsyncram_on92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_on92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950249271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950249271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_on92 Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram\|altsyncram_on92:auto_generated " "Elaborating entity \"altsyncram_on92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_7:sram_7\|altsyncram:the_altsyncram\|altsyncram_on92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950249271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_sram_8 Computer_System:The_System\|Computer_System_sram_8:sram_8 " "Elaborating entity \"Computer_System_sram_8\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_8:sram_8\"" {  } { { "Computer_System/synthesis/Computer_System.v" "sram_8" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950249506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_8.v" "the_altsyncram" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_8.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950249521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_sram_8.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_8.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950249537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Computer_System_sram_8.hex " "Parameter \"init_file\" = \"Computer_System_sram_8.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 2 " "Parameter \"width_byteena_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950249537 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_sram_8.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_sram_8.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714950249537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pn92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pn92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pn92 " "Found entity 1: altsyncram_pn92" {  } { { "db/altsyncram_pn92.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_pn92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950249584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950249584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pn92 Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram\|altsyncram_pn92:auto_generated " "Elaborating entity \"altsyncram_pn92\" for hierarchy \"Computer_System:The_System\|Computer_System_sram_8:sram_8\|altsyncram:the_altsyncram\|altsyncram_pn92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950249584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950249818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:inst_sram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:inst_sram_s2_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "inst_sram_s2_translator" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_0_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_0_s2_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_translator" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:done_sram_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:done_sram_s2_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_translator" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:inst_sram_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:inst_sram_s2_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "inst_sram_s2_agent" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:inst_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:inst_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:inst_sram_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:inst_sram_s2_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "inst_sram_s2_agent_rsp_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:inst_sram_s2_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:inst_sram_s2_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "inst_sram_s2_agent_rdata_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_s2_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_agent" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_0_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_s2_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_agent_rsp_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_s2_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_0_s2_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_agent_rdata_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 2326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:done_sram_s2_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:done_sram_s2_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_agent" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:done_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:done_sram_s2_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:done_sram_s2_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:done_sram_s2_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_agent_rsp_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:done_sram_s2_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:done_sram_s2_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_agent_rdata_fifo" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_002" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_003" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 3884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_003_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_003_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_003:router_003\|Computer_System_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_012 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_012\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_012:router_012\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_012" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_012_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_012:router_012\|Computer_System_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_012_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_012:router_012\|Computer_System_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_012.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_limiter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "inst_sram_s2_burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:inst_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_0_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950250990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:done_sram_s2_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 altera_merlin_address_alignment.sv(155) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(155): truncated value with size 4 to match size of target (2)" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950251365 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 altera_merlin_address_alignment.sv(259) " "Verilog HDL assignment warning at altera_merlin_address_alignment.sv(259): truncated value with size 32 to match size of target (30)" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714950251365 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:done_sram_s2_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 4855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_rsp_width_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 5558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251630 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950251646 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950251646 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950251646 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_rsp_width_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251709 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950251724 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950251724 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714950251724 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "sram_0_s2_cmd_width_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251771 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714950251771 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714950251771 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_0_s2_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "done_sram_s2_cmd_width_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251834 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714950251849 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714950251849 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:done_sram_s2_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_001 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 6870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|Computer_System_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_010 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_010\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter_010" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 7131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\|Computer_System_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter_010:avalon_st_adapter_010\|Computer_System_mm_interconnect_0_avalon_st_adapter_010_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_010.v" "error_adapter_0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_010.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller_002\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller_002" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950251974 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253880 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253880 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253880 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253896 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253896 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253896 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253896 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253896 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253911 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253911 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253911 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253911 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253927 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253927 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253927 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253927 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253927 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253943 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253943 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253943 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253958 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253958 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253958 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253958 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253974 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253974 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253974 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253974 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253974 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253990 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253990 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950253990 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950253990 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950254005 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950254005 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950254005 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254005 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950254005 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950254021 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950254021 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254021 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950254021 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950254036 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950254036 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254036 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950254036 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950254052 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254052 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950254052 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950254068 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950254068 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254068 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950254068 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950254083 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[15\] " "Net \"sram_readdata\[11\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[14\] " "Net \"sram_readdata\[11\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[13\] " "Net \"sram_readdata\[11\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[12\] " "Net \"sram_readdata\[11\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[11\] " "Net \"sram_readdata\[11\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[10\] " "Net \"sram_readdata\[11\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[9\] " "Net \"sram_readdata\[11\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[8\] " "Net \"sram_readdata\[11\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[7\] " "Net \"sram_readdata\[11\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[6\] " "Net \"sram_readdata\[11\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[5\] " "Net \"sram_readdata\[11\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[4\] " "Net \"sram_readdata\[11\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[3\] " "Net \"sram_readdata\[11\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[2\] " "Net \"sram_readdata\[11\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[1\] " "Net \"sram_readdata\[11\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[11\]\[0\] " "Net \"sram_readdata\[11\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[11\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[15\] " "Net \"sram_readdata\[10\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[14\] " "Net \"sram_readdata\[10\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[13\] " "Net \"sram_readdata\[10\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[12\] " "Net \"sram_readdata\[10\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[11\] " "Net \"sram_readdata\[10\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[10\] " "Net \"sram_readdata\[10\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[9\] " "Net \"sram_readdata\[10\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[8\] " "Net \"sram_readdata\[10\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[7\] " "Net \"sram_readdata\[10\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[6\] " "Net \"sram_readdata\[10\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[5\] " "Net \"sram_readdata\[10\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[4\] " "Net \"sram_readdata\[10\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[3\] " "Net \"sram_readdata\[10\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[2\] " "Net \"sram_readdata\[10\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[1\] " "Net \"sram_readdata\[10\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[10\]\[0\] " "Net \"sram_readdata\[10\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[10\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[15\] " "Net \"sram_readdata\[9\]\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[14\] " "Net \"sram_readdata\[9\]\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[13\] " "Net \"sram_readdata\[9\]\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[12\] " "Net \"sram_readdata\[9\]\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[11\] " "Net \"sram_readdata\[9\]\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[10\] " "Net \"sram_readdata\[9\]\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[9\] " "Net \"sram_readdata\[9\]\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[8\] " "Net \"sram_readdata\[9\]\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[7\] " "Net \"sram_readdata\[9\]\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[6\] " "Net \"sram_readdata\[9\]\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[5\] " "Net \"sram_readdata\[9\]\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[4\] " "Net \"sram_readdata\[9\]\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[3\] " "Net \"sram_readdata\[9\]\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[2\] " "Net \"sram_readdata\[9\]\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[1\] " "Net \"sram_readdata\[9\]\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sram_readdata\[9\]\[0\] " "Net \"sram_readdata\[9\]\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "sram_readdata\[9\]\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 386 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[15\] " "Net \"pool_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[14\] " "Net \"pool_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[13\] " "Net \"pool_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[12\] " "Net \"pool_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[11\] " "Net \"pool_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[10\] " "Net \"pool_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[9\] " "Net \"pool_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[8\] " "Net \"pool_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[7\] " "Net \"pool_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[6\] " "Net \"pool_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[5\] " "Net \"pool_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[4\] " "Net \"pool_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[3\] " "Net \"pool_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[2\] " "Net \"pool_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[1\] " "Net \"pool_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pool_src1_writedata\[0\] " "Net \"pool_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "pool_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 469 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[15\] " "Net \"relu_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[14\] " "Net \"relu_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[13\] " "Net \"relu_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[12\] " "Net \"relu_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[11\] " "Net \"relu_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[10\] " "Net \"relu_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[9\] " "Net \"relu_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[8\] " "Net \"relu_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[7\] " "Net \"relu_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[6\] " "Net \"relu_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[5\] " "Net \"relu_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[4\] " "Net \"relu_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[3\] " "Net \"relu_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[2\] " "Net \"relu_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[1\] " "Net \"relu_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "relu_src1_writedata\[0\] " "Net \"relu_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "relu_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 502 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[15\] " "Net \"dot_src1_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[14\] " "Net \"dot_src1_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[13\] " "Net \"dot_src1_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[12\] " "Net \"dot_src1_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[11\] " "Net \"dot_src1_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[10\] " "Net \"dot_src1_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[9\] " "Net \"dot_src1_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[8\] " "Net \"dot_src1_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[7\] " "Net \"dot_src1_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[6\] " "Net \"dot_src1_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[5\] " "Net \"dot_src1_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[4\] " "Net \"dot_src1_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[3\] " "Net \"dot_src1_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[2\] " "Net \"dot_src1_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[1\] " "Net \"dot_src1_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src1_writedata\[0\] " "Net \"dot_src1_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src1_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[15\] " "Net \"dot_src2_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[15\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[14\] " "Net \"dot_src2_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[14\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[13\] " "Net \"dot_src2_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[13\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[12\] " "Net \"dot_src2_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[12\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[11\] " "Net \"dot_src2_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[11\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[10\] " "Net \"dot_src2_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[10\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[9\] " "Net \"dot_src2_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[9\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[8\] " "Net \"dot_src2_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[8\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[7\] " "Net \"dot_src2_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[7\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[6\] " "Net \"dot_src2_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[6\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[5\] " "Net \"dot_src2_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[5\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[4\] " "Net \"dot_src2_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[4\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[3\] " "Net \"dot_src2_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[3\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[2\] " "Net \"dot_src2_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[2\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[1\] " "Net \"dot_src2_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[1\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dot_src2_writedata\[0\] " "Net \"dot_src2_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "DE1_SoC_Computer.v" "dot_src2_writedata\[0\]" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 534 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1714950254083 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1714950254083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8i84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8i84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8i84 " "Found entity 1: altsyncram_8i84" {  } { { "db/altsyncram_8i84.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/altsyncram_8i84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950275315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950275315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_glc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_glc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_glc " "Found entity 1: mux_glc" {  } { { "db/mux_glc.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/mux_glc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950275847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950275847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/decode_vnf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950275972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950275972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mdi " "Found entity 1: cntr_mdi" {  } { { "db/cntr_mdi.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/cntr_mdi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950276159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950276159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/cmpr_qac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950276206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950276206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7vi " "Found entity 1: cntr_7vi" {  } { { "db/cntr_7vi.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/cntr_7vi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950276300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950276300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39i " "Found entity 1: cntr_39i" {  } { { "db/cntr_39i.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/cntr_39i.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950276487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950276487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950276534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950276534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/cntr_kri.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950276628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950276628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/cmpr_99c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950276675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950276675 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950277737 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1714950278284 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.05.05.19:04:40 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl " "2024.05.05.19:04:40 Progress: Loading sldc8888fe3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950280331 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950281502 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950281580 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950282473 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950282566 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950282660 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950282754 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950282754 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950282754 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1714950283441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc8888fe3/alt_sld_fab.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/ip/sldc8888fe3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950283644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950283644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950283723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950283723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950283738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950283738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950283801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950283801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950283879 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950283879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950283879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/ip/sldc8888fe3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950283941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950283941 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 25 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/Computer_System.v" 486 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 1715 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950285691 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1714950285691 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1714950285691 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "matrix_maxpool:matrix_pooling_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"matrix_maxpool:matrix_pooling_instance\|Div0\"" {  } { { "DE1_SoC_Computer.v" "Div0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2222 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950295472 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "matrix_maxpool:matrix_pooling_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"matrix_maxpool:matrix_pooling_instance\|Mod0\"" {  } { { "DE1_SoC_Computer.v" "Mod0" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2281 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950295472 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714950295472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrix_maxpool:matrix_pooling_instance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"matrix_maxpool:matrix_pooling_instance\|lpm_divide:Div0\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2222 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950295534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrix_maxpool:matrix_pooling_instance\|lpm_divide:Div0 " "Instantiated megafunction \"matrix_maxpool:matrix_pooling_instance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950295534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950295534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950295534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950295534 ""}  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2222 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714950295534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950295565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950295565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950295581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950295581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950295612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950295612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "matrix_maxpool:matrix_pooling_instance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"matrix_maxpool:matrix_pooling_instance\|lpm_divide:Mod0\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2281 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950295643 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "matrix_maxpool:matrix_pooling_instance\|lpm_divide:Mod0 " "Instantiated megafunction \"matrix_maxpool:matrix_pooling_instance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950295643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950295643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950295643 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714950295643 ""}  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 2281 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714950295643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82m " "Found entity 1: lpm_divide_82m" {  } { { "db/lpm_divide_82m.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/lpm_divide_82m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950295690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950295690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950295706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950295706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714950295737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950295737 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "36 " "36 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714950296378 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 248 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 249 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 252 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 195 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 202 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 203 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 205 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 223 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 7 1714950302299 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 7 1714950302299 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 290 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 291 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 300 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 302 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 310 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 315 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 318 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 318 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 321 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 322 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 323 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 324 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 325 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 328 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 331 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 335 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 336 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 342 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 349 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 351 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950305861 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714950305861 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 233 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 235 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 266 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 270 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 271 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 198 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 209 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 210 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 211 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 222 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714950305861 "|DE1_SoC_Computer|FPGA_I2C_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714950305861 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950306361 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1860 " "1860 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714950316501 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950316922 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.map.smsg " "Generated suppressed messages file C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950318110 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 2033 3139 0 0 1106 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 2033 of its 3139 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 1106 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1714950472500 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "25 0 3 0 0 " "Adding 25 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714950472968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714950472968 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1714950474000 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1714950474000 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1714950474031 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1714950474031 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 238 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 258 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 190 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 191 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 192 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 201 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714950474921 "|DE1_SoC_Computer|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714950474921 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37923 " "Implemented 37923 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714950474968 ""} { "Info" "ICUT_CUT_TM_OPINS" "157 " "Implemented 157 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714950474968 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "168 " "Implemented 168 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1714950474968 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34917 " "Implemented 34917 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714950474968 ""} { "Info" "ICUT_CUT_TM_RAMS" "1977 " "Implemented 1977 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714950474968 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1714950474968 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1714950474968 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1714950474968 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714950474968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3156 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5616 " "Peak virtual memory: 5616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714950475156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 19:07:55 2024 " "Processing ended: Sun May 05 19:07:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714950475156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:02 " "Elapsed time: 00:04:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714950475156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:19 " "Total CPU time (on all processors): 00:06:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714950475156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714950475156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1714950477655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714950477655 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 19:07:56 2024 " "Processing started: Sun May 05 19:07:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714950477655 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714950477655 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714950477655 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714950477718 ""}
{ "Info" "0" "" "Project  = DE1_SoC_Computer" {  } {  } 0 0 "Project  = DE1_SoC_Computer" 0 0 "Fitter" 0 0 1714950477718 ""}
{ "Info" "0" "" "Revision = DE1_SoC_Computer" {  } {  } 0 0 "Revision = DE1_SoC_Computer" 0 0 "Fitter" 0 0 1714950477734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714950478140 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_Computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714950478312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714950478343 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714950478343 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1714950478405 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1714950478405 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll1:pll_25\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll1:pll_25\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1714950478437 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1714950478452 ""}  } { { "altera_pll.v" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1714950478452 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1714950478452 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714950478952 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714950478968 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714950483030 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1714950483842 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 368 " "No exact pin location assignment(s) for 72 pins of 368 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1714950484327 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 295 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1714950484358 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1714950484358 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1714950493810 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G14 " "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1714950495419 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 4901 global CLKCTRL_G7 " "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 4901 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1714950495419 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll1:pll_25\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 981 global CLKCTRL_G2 " "pll1:pll_25\|pll1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 981 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1714950495419 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 445 global CLKCTRL_G0 " "Computer_System:The_System\|Computer_System_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 445 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1714950495419 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1714950495419 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "4 s (4 global) " "Automatically promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 14156 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 14156 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1714950495419 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 8043 global CLKCTRL_G3 " "altera_internal_jtag~TCKUTAPCLKENA0 with 8043 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1714950495419 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1714950495419 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 6312 global CLKCTRL_G1 " "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~CLKENA0 with 6312 fanout uses global clock CLKCTRL_G1" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1714950495419 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1714950495419 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|altera_reset_controller:rst_controller_001\|r_sync_rst~CLKENA0 4385 global CLKCTRL_G5 " "Computer_System:The_System\|altera_reset_controller:rst_controller_001\|r_sync_rst~CLKENA0 with 4385 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1714950495419 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1714950495419 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1714950495419 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714950495419 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1714950499153 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1714950499153 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1714950499153 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1714950499153 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1714950499153 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1714950499263 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1714950499309 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1714950499325 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499981 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499981 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499981 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499981 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950499997 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950499997 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950500012 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950500012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950500012 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950500012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950500012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950500012 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950500012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950500012 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950500012 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714950500012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950500012 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950500012 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950500012 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950500012 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_Computer.sdc " "Reading SDC File: 'DE1_SoC_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1714950500012 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714950500012 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714950500012 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714950500012 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714950500012 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714950500012 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714950500012 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1714950500012 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1714950500012 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 93 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950500012 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950500012 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 94 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714950500028 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714950500028 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714950500091 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1714950500091 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714950500091 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1714950500091 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714950500091 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1714950500091 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714950500137 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1714950500137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1714950500372 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1714950500372 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714950500387 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1714950500387 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1714950500387 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 31 clocks " "Found 31 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   4.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714950500387 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1714950500387 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714950501169 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714950501278 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714950501278 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714950501309 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\] " "Can't pack node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\] to I/O pin" {  } { { "sld_signaltap.vhd" "" { Text "c:/programs/intelfpga/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 73683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1714950501450 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON * " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1714950501450 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1714950501450 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1714950501450 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714950501450 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1714950501497 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1714950501512 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714950501528 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714950501544 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 I/O input buffer " "Packed 1 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1714950501575 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714950501575 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1714950502934 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1714950502934 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714950502934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714950506246 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1714950510636 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:36 " "Fitter placement preparation operations ending: elapsed time is 00:01:36" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714950603158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714950693008 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714950723786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:32 " "Fitter placement operations ending: elapsed time is 00:00:32" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714950723786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714950730191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+04 ns 10.5% " "2e+04 ns of routing delay (approximately 10.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1714950748893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "23 " "Router estimated average interconnect usage is 23% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "57 X45_Y35 X55_Y45 " "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45" {  } { { "loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 57% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} { { 12 { 0 ""} 45 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714950758220 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714950758220 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1714950790997 ""}
{ "Warning" "WFITAPI_FITAPI_ERROR_VPR_ROUTING_CONGESTION" "" "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." {  } {  } 0 16684 "The router is trying to resolve an exceedingly large amount of congestion. At the moment, it predicts long routing run time and/or significant setup or hold timing failures. Congestion details can be found in the Chip Planner." 0 0 "Fitter" 0 -1 1714950791091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1714950928717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:16 " "Fitter routing operations ending: elapsed time is 00:03:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714950928733 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 46.41 " "Total time spent on timing analysis during the Fitter is 46.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714950949871 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714950950184 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714950956558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714950956558 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714950963089 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:39 " "Fitter post-fit operations ending: elapsed time is 00:00:39" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714950988555 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1714950989602 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "98 " "Following 98 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1938 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1968 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 227 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1973 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 249 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 342 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 195 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 202 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 205 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 215 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1903 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1904 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1905 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1910 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1911 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1912 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1915 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1917 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1918 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1919 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1920 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1921 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1922 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1926 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1927 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1930 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1931 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 226 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 1936 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1714950989805 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/programs/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/programs/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.v" 291 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/" { { 0 { 0 ""} 0 2133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1714950989805 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1714950989805 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.fit.smsg " "Generated suppressed messages file C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714950991226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 183 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 183 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "9068 " "Peak virtual memory: 9068 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714950997819 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 19:16:37 2024 " "Processing ended: Sun May 05 19:16:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714950997819 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:08:41 " "Elapsed time: 00:08:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714950997819 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:40:37 " "Total CPU time (on all processors): 00:40:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714950997819 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714950997819 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714950999179 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714950999179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 19:16:39 2024 " "Processing started: Sun May 05 19:16:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714950999179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714950999179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714950999179 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714951011552 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1714951012818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5187 " "Peak virtual memory: 5187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714951013099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 19:16:53 2024 " "Processing ended: Sun May 05 19:16:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714951013099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714951013099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714951013099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714951013099 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1714951013911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714951015490 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714951015490 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 19:16:54 2024 " "Processing started: Sun May 05 19:16:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714951015490 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714951015490 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_sta DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714951015490 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714951015552 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714951018364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951018395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951018395 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1714951020223 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1714951020223 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1714951020223 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1714951020223 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1714951020223 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1714951020364 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1714951020411 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1714951020442 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1714951020442 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1714951021098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021176 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021176 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021176 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1714951021176 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1714951021176 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021192 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021192 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_Computer.sdc " "Reading SDC File: 'DE1_SoC_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1714951021208 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714951021223 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714951021223 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714951021223 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714951021223 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714951021223 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714951021223 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951021223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1714951021223 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 93 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021223 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021223 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 94 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714951021223 ""}  } { { "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/yg585/Desktop/Neural-Processing-Unit-on-FPGA/quartus/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714951021223 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714951021301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714951021301 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714951021301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714951021301 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714951021301 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714951021301 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951021348 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714951021348 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951021442 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1714951021442 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951021458 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1714951021458 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714951021458 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714951021489 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714951022161 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714951022161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.043 " "Worst-case setup slack is -22.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.043           -1016.556 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -22.043           -1016.556 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.561           -1779.804 CLOCK_50  " "   -7.561           -1779.804 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.046          -31185.846 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.046          -31185.846 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.463              -6.075 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.463              -6.075 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.207               0.000 altera_reserved_tck  " "   10.207               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951022176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.179 " "Worst-case hold slack is -2.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.179           -4347.068 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.179           -4347.068 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.207               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 CLOCK_50  " "    0.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022270 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.365               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022270 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951022270 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.375 " "Worst-case recovery slack is 3.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.009               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.009               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.244               0.000 altera_reserved_tck  " "   26.244               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951022286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.566               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.797               0.000 altera_reserved_tck  " "    0.797               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951022317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.775               0.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.772               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.772               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.870               0.000 CLOCK_50  " "    8.870               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.447               0.000 altera_reserved_tck  " "   15.447               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.273               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.273               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951022332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951022332 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1714951022332 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 335 synchronizer chains. " "Report Metastability: Found 335 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714951022692 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951022692 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1714951022817 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1714951023504 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024379 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024379 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951024379 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024410 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024410 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951024410 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024426 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024426 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951024426 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024457 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951024457 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951024457 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1714951024504 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1714951024504 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" 0 0 "Timing Analyzer" 0 0 1714951024504 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" 0 0 "Timing Analyzer" 0 0 1714951024504 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "Timing Analyzer" 0 0 1714951024504 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "Timing Analyzer" 0 0 1714951024504 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" 0 0 "Timing Analyzer" 0 0 1714951024504 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" 0 0 "Timing Analyzer" 0 0 1714951024504 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" 0 0 "Timing Analyzer" 0 0 1714951024504 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "Timing Analyzer" 0 0 1714951024504 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714951024613 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714951024676 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714951032956 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714951034081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714951034081 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714951034081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714951034081 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714951034081 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714951034081 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951034128 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714951034128 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951034128 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1714951034128 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951034144 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1714951034144 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714951034409 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714951034409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.191 " "Worst-case setup slack is -22.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.191           -1000.975 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -22.191           -1000.975 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.374           -1741.960 CLOCK_50  " "   -7.374           -1741.960 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.712          -28320.134 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.712          -28320.134 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.178              -0.626 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.178              -0.626 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.257               0.000 altera_reserved_tck  " "   10.257               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951034425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.296 " "Worst-case hold slack is -2.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.296           -5590.276 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.296           -5590.276 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.192               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 CLOCK_50  " "    0.254               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.365               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 altera_reserved_tck  " "    0.370               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951034534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.468 " "Worst-case recovery slack is 3.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.067               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.067               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034581 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.381               0.000 altera_reserved_tck  " "   26.381               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034581 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951034581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.460 " "Worst-case removal slack is 0.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.518               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034612 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.749               0.000 altera_reserved_tck  " "    0.749               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034612 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951034612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.751               0.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.751               0.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.748               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.748               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.902               0.000 CLOCK_50  " "    8.902               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.420               0.000 altera_reserved_tck  " "   15.420               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.221               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.221               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951034644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951034644 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1714951034644 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 335 synchronizer chains. " "Report Metastability: Found 335 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714951034941 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951034941 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1714951035097 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1714951035737 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036597 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951036597 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036643 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036643 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036643 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036643 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036643 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951036643 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036690 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036690 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951036690 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951036722 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951036722 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1714951036800 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1714951036800 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" 0 0 "Timing Analyzer" 0 0 1714951036800 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" 0 0 "Timing Analyzer" 0 0 1714951036800 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "Timing Analyzer" 0 0 1714951036800 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "Timing Analyzer" 0 0 1714951036800 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" 0 0 "Timing Analyzer" 0 0 1714951036800 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" 0 0 "Timing Analyzer" 0 0 1714951036800 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" 0 0 "Timing Analyzer" 0 0 1714951036800 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" 0 0 "Timing Analyzer" 0 0 1714951036800 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714951036925 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714951037112 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714951046096 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714951047205 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714951047205 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714951047205 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714951047205 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714951047205 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714951047205 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951047252 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714951047252 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951047267 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1714951047267 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951047283 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1714951047283 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714951047377 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714951047377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.740 " "Worst-case setup slack is -10.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.740            -425.439 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  -10.740            -425.439 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.090            -643.624 CLOCK_50  " "   -3.090            -643.624 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.752           -6941.533 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.752           -6941.533 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.506               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.506               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.272               0.000 altera_reserved_tck  " "   13.272               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951047408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.317 " "Worst-case hold slack is -1.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.317           -2443.382 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.317           -2443.382 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.127               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 CLOCK_50  " "    0.154               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 altera_reserved_tck  " "    0.176               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951047517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.718               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.718               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047580 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.270               0.000 altera_reserved_tck  " "   29.270               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047580 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951047580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.299 " "Worst-case removal slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.299               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 altera_reserved_tck  " "    0.438               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951047627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.826 " "Worst-case minimum pulse width slack is 0.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.826               0.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.883               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.883               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.476               0.000 CLOCK_50  " "    8.476               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.944               0.000 altera_reserved_tck  " "   14.944               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.536               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.536               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951047674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951047674 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1714951047674 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 335 synchronizer chains. " "Report Metastability: Found 335 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714951047955 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951047955 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1714951048173 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1714951048798 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049798 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049798 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951049798 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049861 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049861 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951049861 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049908 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049908 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951049908 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049970 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951049970 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951049970 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1714951050064 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1714951050064 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" 0 0 "Timing Analyzer" 0 0 1714951050064 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" 0 0 "Timing Analyzer" 0 0 1714951050064 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "Timing Analyzer" 0 0 1714951050064 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "Timing Analyzer" 0 0 1714951050064 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" 0 0 "Timing Analyzer" 0 0 1714951050064 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" 0 0 "Timing Analyzer" 0 0 1714951050064 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" 0 0 "Timing Analyzer" 0 0 1714951050064 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" 0 0 "Timing Analyzer" 0 0 1714951050064 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714951050220 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714951051001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714951051001 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714951051001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714951051001 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1714951051001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1714951051001 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714951051048 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714951051048 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951051048 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1714951051048 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1714951051064 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1714951051064 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714951051158 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714951051158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.628 " "Worst-case setup slack is -9.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.628            -372.262 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -9.628            -372.262 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.590            -539.015 CLOCK_50  " "   -2.590            -539.015 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.098           -2935.295 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.098           -2935.295 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.516               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.516               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.714               0.000 altera_reserved_tck  " "   13.714               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951051189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.447 " "Worst-case hold slack is -1.447" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.447           -4110.469 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -1.447           -4110.469 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.097               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 CLOCK_50  " "    0.138               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 altera_reserved_tck  " "    0.167               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.171               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951051329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.789               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.789               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.451               0.000 altera_reserved_tck  " "   29.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951051392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.271 " "Worst-case removal slack is 0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.271               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 altera_reserved_tck  " "    0.392               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951051454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.826 " "Worst-case minimum pulse width slack is 0.826" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.826               0.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 The_System\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.885               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.885               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.431               0.000 CLOCK_50  " "    8.431               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.896               0.000 altera_reserved_tck  " "   14.896               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.529               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.529               0.000 pll_25\|pll1_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714951051517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714951051517 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1714951051517 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 335 synchronizer chains. " "Report Metastability: Found 335 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714951051798 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951051798 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Timing Analyzer" 0 0 1714951052095 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1714951052735 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951053860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951053860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951053860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951053860 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951053860 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951053860 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951053923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951053923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951053923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951053923 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951053923 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951053923 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951053985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951053985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951053985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951053985 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951053985 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951053985 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951054048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951054048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951054048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951054048 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1714951054048 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714951054048 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "Timing Analyzer" 0 0 1714951054142 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1714951054142 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" 0 0 "Timing Analyzer" 0 0 1714951054142 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" 0 0 "Timing Analyzer" 0 0 1714951054142 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "Timing Analyzer" 0 0 1714951054142 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "Timing Analyzer" 0 0 1714951054142 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" 0 0 "Timing Analyzer" 0 0 1714951054142 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" 0 0 "Timing Analyzer" 0 0 1714951054142 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" 0 0 "Timing Analyzer" 0 0 1714951054142 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "Timing Analyzer" 0 0 1714951054142 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714951056954 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714951056985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 168 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6379 " "Peak virtual memory: 6379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714951057657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 05 19:17:37 2024 " "Processing ended: Sun May 05 19:17:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714951057657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714951057657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:35 " "Total CPU time (on all processors): 00:02:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714951057657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714951057657 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 3507 s " "Quartus Prime Full Compilation was successful. 0 errors, 3507 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714951059172 ""}
