Module lab3(
CLOCK_50,
CLOCK2_50,
   
// SDRAM
DRAM_ADDR,
DRAM_BA,
DRAM_CAS_N,
DRAM_CKE,
DRAM_CLK,
DRAM_CS_N,
DRAM_DQ,
DRAM_LDQM,
DRAM_RAS_N,
DRAM_UDQM,
DRAM_WE_N,  
   
// VGA
VGA_B,
VGA_BLANK_N,
VGA_CLK,
VGA_G,
VGA_HS,
VGA_R,
VGA_SYNC_N,
VGA_VS,
// DDR3 SDRAM
HPS_DDR3_ADDR,
HPS_DDR3_BA,
HPS_DDR3_CAS_N,
HPS_DDR3_CKE,
HPS_DDR3_CK_N,
HPS_DDR3_CK_P,
HPS_DDR3_CS_N,
HPS_DDR3_DM,
HPS_DDR3_DQ,
HPS_DDR3_DQS_N,
    mysystem u0 (
        .system_ref_clk_clk      (<connected-to-system_ref_clk_clk>),      //    system_ref_clk.clk
        .system_ref_reset_reset  (<connected-to-system_ref_reset_reset>),  //  system_ref_reset.reset
        .sdram_clk_clk           (<connected-to-sdram_clk_clk>),           //         sdram_clk.clk
        .memory_mem_a            (<connected-to-memory_mem_a>),            //            memory.mem_a
        .memory_mem_ba           (<connected-to-memory_mem_ba>),           //                  .mem_ba
        .memory_mem_ck           (<connected-to-memory_mem_ck>),           //                  .mem_ck
        .memory_mem_ck_n         (<connected-to-memory_mem_ck_n>),         //                  .mem_ck_n
        .memory_mem_cke          (<connected-to-memory_mem_cke>),          //                  .mem_cke
        .memory_mem_cs_n         (<connected-to-memory_mem_cs_n>),         //                  .mem_cs_n
        .memory_mem_ras_n        (<connected-to-memory_mem_ras_n>),        //                  .mem_ras_n
        .memory_mem_cas_n        (<connected-to-memory_mem_cas_n>),        //                  .mem_cas_n
        .memory_mem_we_n         (<connected-to-memory_mem_we_n>),         //                  .mem_we_n
        .memory_mem_reset_n      (<connected-to-memory_mem_reset_n>),      //                  .mem_reset_n
        .memory_mem_dq           (<connected-to-memory_mem_dq>),           //                  .mem_dq
        .memory_mem_dqs          (<connected-to-memory_mem_dqs>),          //                  .mem_dqs
        .memory_mem_dqs_n        (<connected-to-memory_mem_dqs_n>),        //                  .mem_dqs_n
        .memory_mem_odt          (<connected-to-memory_mem_odt>),          //                  .mem_odt
        .memory_mem_dm           (<connected-to-memory_mem_dm>),           //                  .mem_dm
        .memory_oct_rzqin        (<connected-to-memory_oct_rzqin>),        //                  .oct_rzqin
        .vga_pll_ref_clk_clk     (<connected-to-vga_pll_ref_clk_clk>),     //   vga_pll_ref_clk.clk
        .vga_pll_ref_reset_reset (<connected-to-vga_pll_ref_reset_reset>), // vga_pll_ref_reset.reset
        .vga_CLK                 (<connected-to-vga_CLK>),                 //               vga.CLK
        .vga_HS                  (<connected-to-vga_HS>),                  //                  .HS
        .vga_VS                  (<connected-to-vga_VS>),                  //                  .VS
        .vga_BLANK               (<connected-to-vga_BLANK>),               //                  .BLANK
        .vga_SYNC                (<connected-to-vga_SYNC>),                //                  .SYNC
        .vga_R                   (<connected-to-vga_R>),                   //                  .R
        .vga_G                   (<connected-to-vga_G>),                   //                  .G
        .vga_B                   (<connected-to-vga_B>)                    //                  .B
    );
