;redcode
;assert 1
	SPL 0, <365
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, <-20
	DJN 12, #10
	SPL 0, <365
	JMP @72, #200
	JMN <121, 193
	JMN @12, #203
	JMN @12, #203
	CMP #72, @201
	JMN @12, #293
	SUB #72, @206
	SUB #72, @206
	SUB @127, 106
	MOV 12, @10
	MOV 12, @10
	SUB #12, @10
	DJN -7, @-20
	MOV 12, @10
	JMP 12, <10
	ADD 12, @10
	ADD 12, @10
	ADD 12, @10
	CMP #12, @203
	JMP 16, <5
	JMN 10, 210
	ADD 12, @10
	JMP -7, @-20
	JMP @72, #200
	CMP #12, @203
	JMP -7, @-20
	CMP 936, @601
	CMP 936, @601
	SUB #0, @0
	SUB -7, <-20
	JMP <-127, 100
	CMP @127, 106
	JMP @72, #200
	JMP <127, 106
	JMP @72, #200
	JMP @72, #200
	DAT #-30, #9
	SUB #0, @0
	CMP <0, @2
	DAT #-30, #9
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
