
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.449366                       # Number of seconds simulated
sim_ticks                                449365663188                       # Number of ticks simulated
final_tick                               783076218255                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 203891                       # Simulator instruction rate (inst/s)
host_op_rate                                   203891                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               30540507                       # Simulator tick rate (ticks/s)
host_mem_usage                                2352164                       # Number of bytes of host memory used
host_seconds                                 14713.76                       # Real time elapsed on the host
sim_insts                                  3000000005                       # Number of instructions simulated
sim_ops                                    3000000005                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst         1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     15450240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15451456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       406848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          406848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       241410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              241429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6357                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6357                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst         2706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     34382333                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              34385039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst         2706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             2706                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          905383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               905383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          905383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst         2706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     34382333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             35290422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      241429                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                       6357                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    241429                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                     6357                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   15451456                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                  406848                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             15451456                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr               406848                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               14668                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               14190                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               15888                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               14477                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               15743                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               15670                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               16020                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               14554                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               15411                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               15178                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              16205                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              15200                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              14731                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              14367                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              15071                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              14056                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                 317                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                 385                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                 386                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                 386                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                 385                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                 386                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                 384                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                 329                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                 345                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                 407                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                404                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                475                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                499                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                523                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                469                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                277                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  448793697393                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                241429                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                 6357                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  211687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                     215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                     277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                     277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                     277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                     277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                     277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                     277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                     277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                     277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                     276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       113047                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    140.143622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.775297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   603.176307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65        88252     78.07%     78.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        16049     14.20%     92.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         4258      3.77%     96.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         1465      1.30%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321          676      0.60%     97.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385          359      0.32%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449          187      0.17%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513          136      0.12%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577           93      0.08%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641           61      0.05%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705           60      0.05%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769           48      0.04%     98.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833           46      0.04%     98.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897           30      0.03%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961           36      0.03%     98.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025           23      0.02%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089           34      0.03%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153           26      0.02%     98.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217           31      0.03%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281           19      0.02%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345           18      0.02%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409           29      0.03%     99.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473          144      0.13%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537           20      0.02%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601           22      0.02%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665           21      0.02%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729           29      0.03%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793           17      0.02%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857           16      0.01%     99.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921           13      0.01%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985           14      0.01%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049            7      0.01%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113           10      0.01%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177           11      0.01%     99.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241            9      0.01%     99.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305            9      0.01%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369            9      0.01%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433            5      0.00%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497            6      0.01%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561            5      0.00%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625            7      0.01%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689           10      0.01%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753            6      0.01%     99.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817            9      0.01%     99.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881            9      0.01%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945            7      0.01%     99.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009            7      0.01%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073            5      0.00%     99.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137            8      0.01%     99.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201            7      0.01%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265            2      0.00%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329            8      0.01%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393            5      0.00%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457            1      0.00%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521            2      0.00%     99.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649            5      0.00%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713            4      0.00%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777            3      0.00%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841            4      0.00%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905            4      0.00%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969            2      0.00%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097            4      0.00%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161            1      0.00%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225            2      0.00%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289            4      0.00%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353            1      0.00%     99.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417            1      0.00%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481            2      0.00%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545            2      0.00%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609            2      0.00%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737            2      0.00%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801            1      0.00%     99.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865            5      0.00%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929            1      0.00%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993            1      0.00%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057            1      0.00%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121            1      0.00%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185            1      0.00%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313            1      0.00%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377            2      0.00%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505            1      0.00%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569            2      0.00%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633            1      0.00%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761            2      0.00%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825            1      0.00%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889            1      0.00%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953            1      0.00%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017            1      0.00%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209            1      0.00%     99.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273            1      0.00%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337            3      0.00%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401            3      0.00%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465            4      0.00%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529            1      0.00%     99.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657            5      0.00%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721            2      0.00%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849            1      0.00%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977            1      0.00%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041            1      0.00%     99.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105            3      0.00%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169            1      0.00%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297            1      0.00%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361            1      0.00%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425            1      0.00%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489            3      0.00%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553            1      0.00%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681            4      0.00%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745            1      0.00%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809            1      0.00%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873            1      0.00%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937            1      0.00%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001            2      0.00%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065            1      0.00%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129            2      0.00%     99.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193          535      0.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8256-8257            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       113047                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   1134019779                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat              8577917279                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 1207145000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                6236752500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      4697.12                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  25832.66                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                35529.77                       # Average memory access latency
system.mem_ctrls.avgRdBW                        34.39                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.91                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                34.39                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.91                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.28                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.02                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       9.59                       # Average write queue length over time
system.mem_ctrls.readRowHits                   128915                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    5815                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1811214.91                       # Average gap between requests
system.membus.throughput                     35290422                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              120754                       # Transaction distribution
system.membus.trans_dist::ReadResp             120754                       # Transaction distribution
system.membus.trans_dist::Writeback              6357                       # Transaction distribution
system.membus.trans_dist::ReadExReq            120675                       # Transaction distribution
system.membus.trans_dist::ReadExResp           120675                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       489215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 489215                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     15858304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            15858304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               15858304                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy            99447786                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          751303082                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       314622148                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    267116304                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     15904250                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    168470035                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       166855581                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.041697                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        11896738                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           29                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            660535657                       # DTB read hits
system.switch_cpus.dtb.read_misses            6621577                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        667157234                       # DTB read accesses
system.switch_cpus.dtb.write_hits           176251364                       # DTB write hits
system.switch_cpus.dtb.write_misses           7672376                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       183923740                       # DTB write accesses
system.switch_cpus.dtb.data_hits            836787021                       # DTB hits
system.switch_cpus.dtb.data_misses           14293953                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        851080974                       # DTB accesses
system.switch_cpus.itb.fetch_hits           323657130                       # ITB hits
system.switch_cpus.itb.fetch_misses              6050                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       323663180                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               1349446436                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    651419898                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             3037738576                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           314622148                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    178752319                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             501794889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       113567366                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       95849899                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        12864                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         323657130                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       9352100                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1341268600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.264825                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.275574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        839473711     62.59%     62.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         38667819      2.88%     65.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         22291525      1.66%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         26608863      1.98%     69.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         59429487      4.43%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         33269238      2.48%     76.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         33815922      2.52%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         33994832      2.53%     81.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        253717203     18.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1341268600                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.233149                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.251100                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        673366310                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      82691097                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         488157852                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       4862526                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       92190814                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     34720303                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           434                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2984942953                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           772                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       92190814                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        685539544                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        49248589                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles         2328                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         480443347                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      33843977                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2937674620                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1443                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        6154095                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      26654584                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   2396935609                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4036325322                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   4036314023                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        11299                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1642742419                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        754193156                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          80584374                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    712772901                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    231179861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     89135589                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     52234140                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2821395333                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        2587180339                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      2233352                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    817737089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    443413531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1341268600                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.928905                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.833860                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    418265099     31.18%     31.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    218903207     16.32%     47.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    247500145     18.45%     65.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    183450659     13.68%     79.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    127764502      9.53%     89.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     72273912      5.39%     94.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     63446414      4.73%     99.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      7498483      0.56%     99.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2166179      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1341268600                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          918113     10.76%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     10.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        7340995     86.03%     96.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        273557      3.21%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass           84      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1723406479     66.61%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1263      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          294      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          255      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            5      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv           43      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    677624010     26.19%     92.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    186147906      7.20%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2587180339                       # Type of FU issued
system.switch_cpus.iq.rate                   1.917216                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             8532665                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.003298                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6526388553                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   3639156986                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2506682986                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         6739                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         8512                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         2586                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2595709342                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            3578                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     38592364                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    195930879                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        99399                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        33741                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     76279206                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          386                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       182568                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       92190814                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        25928260                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        216178                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2826653402                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      8307461                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     712772901                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    231179861                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         185950                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents          3172                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        33741                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      8304255                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      9188120                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     17492375                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2559005894                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     667157273                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     28174442                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               5258069                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            851081017                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        254067319                       # Number of branches executed
system.switch_cpus.iew.exec_stores          183923744                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.896338                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2529065787                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2506685572                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1671008585                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2102608136                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.857566                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.794731                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    653718502                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts     15904042                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1249077786                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.605009                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.466625                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    620580975     49.68%     49.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    245663349     19.67%     69.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    135934537     10.88%     80.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     54098525      4.33%     84.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     25776914      2.06%     86.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     19349402      1.55%     88.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     19098840      1.53%     89.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     18096304      1.45%     91.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    110478940      8.84%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1249077786                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2004781352                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2004781352                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              671742670                       # Number of memory references committed
system.switch_cpus.commit.loads             516842016                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches          210045741                       # Number of branches committed
system.switch_cpus.commit.fp_insts                650                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1984437640                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      7766450                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     110478940                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3727609332                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5409262357                       # The number of ROB writes
system.switch_cpus.timesIdled                   32345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 8177836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000004                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000004                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.674723                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.674723                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.482089                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.482089                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       3479177839                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2092832064                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2311                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              582                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads              84                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes             42                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              1105                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1103                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.008430                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008415                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  764114837                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  585467324                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         3599328.860900                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         2051928.815710                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          5651257.676610                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                 261                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                 260                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 2927643.053640                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 2251797.400000                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.566186                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.433814                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            6436.672607                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1       287883                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2       286780                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             8                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              8                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1     33921901                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2     33791932                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                     85764                       # number of replacements
system.l2.tags.tagsinuse                 128175.852464                       # Cycle average of tags in use
system.l2.tags.total_refs                    19971505                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    215519                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     92.667027                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    63335.786267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    14.163106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 42052.550396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        183.359036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      22589.993660                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.483214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.320835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.172348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977904                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data      8397835                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 8397835                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          5736734                       # number of Writeback hits
system.l2.Writeback_hits::total               5736734                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data      2802725                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2802725                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data      11200560                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11200560                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     11200560                       # number of overall hits
system.l2.overall_hits::total                11200560                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           19                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       120735                       # number of ReadReq misses
system.l2.ReadReq_misses::total                120754                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       120675                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              120675                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           19                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       241410                       # number of demand (read+write) misses
system.l2.demand_misses::total                 241429                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           19                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       241410                       # number of overall misses
system.l2.overall_misses::total                241429                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1395635                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data   6888318143                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6889713778                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   8984252170                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8984252170                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1395635                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  15872570313                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15873965948                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1395635                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  15872570313                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15873965948                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      8518570                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             8518589                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      5736734                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           5736734                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      2923400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2923400                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     11441970                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11441989                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     11441970                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11441989                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.014173                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.014175                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.041279                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.041279                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.021099                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.021100                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.021099                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.021100                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 73454.473684                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 57053.200340                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 57055.780993                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 74449.986907                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74449.986907                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 73454.473684                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 65749.431726                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 65750.038098                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 73454.473684                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 65749.431726                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 65750.038098                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6357                       # number of writebacks
system.l2.writebacks::total                      6357                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           19                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       120735                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           120754                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       120675                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         120675                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       241410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            241429                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       241410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           241429                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1253047                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data   5963502505                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5964755552                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   8085020804                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8085020804                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1253047                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  14048523309                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14049776356                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1253047                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  14048523309                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14049776356                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.014173                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.014175                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.041279                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.041279                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.021099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.021100                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.021099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.021100                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 65949.842105                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 49393.320123                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 49395.925203                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 66998.307885                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66998.307885                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 65949.842105                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 58193.626233                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 58194.236633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 65949.842105                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 58193.626233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 58194.236633                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  2446645042                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            8518589                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8518589                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          5736734                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2923400                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2923400                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     28620674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              28620712                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1099437056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         1099438272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            1099438272                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         9541179603                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             23611                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11482861927                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2351580235                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 19723665.485006                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  19723665.485006                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse           795.695513                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1325790102                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               797                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1663475.661230                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    17.695513                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst          778                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.004320                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.189941                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.194262                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    323657109                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       323657109                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    323657109                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        323657109                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    323657109                       # number of overall hits
system.cpu.icache.overall_hits::total       323657109                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           21                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            21                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           21                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             21                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           21                       # number of overall misses
system.cpu.icache.overall_misses::total            21                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1629416                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1629416                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1629416                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1629416                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1629416                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1629416                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    323657130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    323657130                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    323657130                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    323657130                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    323657130                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    323657130                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 77591.238095                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77591.238095                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 77591.238095                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77591.238095                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 77591.238095                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77591.238095                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           19                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           19                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           19                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      1415615                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1415615                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      1415615                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1415615                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      1415615                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1415615                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 74506.052632                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74506.052632                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 74506.052632                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74506.052632                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 74506.052632                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74506.052632                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1201                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           27                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.293213                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.006592                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1047926361                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2          301142943                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 31979940.709750                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 8545949.977632                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  40525890.687382                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          887                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          887                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 1181427.689966                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 339507.263811                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.776777                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.223223                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     244.070199                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1        23949                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2        23949                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1       337409                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1       703929                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2      1041338                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1      2567865                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2      2567865                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1   380.393461                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          10827759                       # number of replacements
system.cpu.dcache.tags.tagsinuse          3073.272195                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           763770113                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10830654                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.519298                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  3068.792412                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     4.479783                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.749217                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.001094                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.750311                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    609387737                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       609387737                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    151460015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      151460015                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    760847752                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        760847752                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    760847752                       # number of overall hits
system.cpu.dcache.overall_hits::total       760847752                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     12377939                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      12377939                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3440639                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3440639                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     15818578                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15818578                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     15818578                       # number of overall misses
system.cpu.dcache.overall_misses::total      15818578                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 100017433976                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 100017433976                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  29942820282                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29942820282                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 129960254258                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 129960254258                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 129960254258                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 129960254258                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    621765676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    621765676                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    154900654                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    154900654                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    776666330                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    776666330                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    776666330                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    776666330                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.019908                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019908                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.022212                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022212                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.020367                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020367                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.020367                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020367                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  8080.297857                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8080.297857                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  8702.691646                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8702.691646                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  8215.672373                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8215.672373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  8215.672373                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8215.672373                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       808819                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             99838                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.101314                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      5736734                       # number of writebacks
system.cpu.dcache.writebacks::total           5736734                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      3859322                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3859322                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       517286                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       517286                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4376608                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4376608                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4376608                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4376608                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      8518617                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      8518617                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      2923353                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2923353                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     11441970                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     11441970                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     11441970                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     11441970                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  39492038544                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  39492038544                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  20068105045                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20068105045                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  59560143589                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59560143589                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  59560143589                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59560143589                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.013701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.018872                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018872                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.014732                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014732                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.014732                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014732                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  4635.968320                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  4635.968320                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  6864.755999                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6864.755999                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  5205.409872                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  5205.409872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  5205.409872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  5205.409872                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
