
---------- Begin Simulation Statistics ----------
final_tick                                  863797000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 449658                       # Simulator instruction rate (inst/s)
host_mem_usage                                 901024                       # Number of bytes of host memory used
host_op_rate                                   549200                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.15                       # Real time elapsed on the host
host_tick_rate                              274606066                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1414403                       # Number of instructions simulated
sim_ops                                       1727548                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000864                       # Number of seconds simulated
sim_ticks                                   863797000                       # Number of ticks simulated
system.cpu.Branches                            282920                       # Number of branches fetched
system.cpu.committedInsts                     1414403                       # Number of instructions committed
system.cpu.committedOps                       1727548                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          1727595                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               1727594.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               261335                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              256921                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       116318                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                      153910                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses               1631406                       # Number of integer alu accesses
system.cpu.num_int_insts                      1631406                       # number of integer instructions
system.cpu.num_int_register_reads             2072039                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1263397                       # number of times the integer registers were written
system.cpu.num_load_insts                      341017                       # Number of load instructions
system.cpu.num_mem_refs                        671706                       # number of memory refs
system.cpu.num_store_insts                     330689                       # Number of store instructions
system.cpu.num_vec_alu_accesses                  2570                       # Number of vector alu accesses
system.cpu.num_vec_insts                         2570                       # number of vector instructions
system.cpu.num_vec_register_reads                2243                       # number of times the vector registers were read
system.cpu.num_vec_register_writes               1132                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                    21      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                   1048666     60.70%     60.70% # Class of executed instruction
system.cpu.op_class::IntMult                     5207      0.30%     61.00% # Class of executed instruction
system.cpu.op_class::IntDiv                       782      0.05%     61.05% # Class of executed instruction
system.cpu.op_class::FloatAdd                      20      0.00%     61.05% # Class of executed instruction
system.cpu.op_class::FloatCmp                      10      0.00%     61.05% # Class of executed instruction
system.cpu.op_class::FloatCvt                      45      0.00%     61.05% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     61.05% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     61.05% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     61.05% # Class of executed instruction
system.cpu.op_class::FloatMisc                    792      0.05%     61.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     61.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                       62      0.00%     61.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     61.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                      111      0.01%     61.11% # Class of executed instruction
system.cpu.op_class::SimdCmp                       74      0.00%     61.11% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     61.11% # Class of executed instruction
system.cpu.op_class::SimdMisc                      99      0.01%     61.12% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     61.12% # Class of executed instruction
system.cpu.op_class::MemRead                   341017     19.74%     80.86% # Class of executed instruction
system.cpu.op_class::MemWrite                  330689     19.14%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1727595                       # Class of executed instruction
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4983                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests         4983                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3739                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1188                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1188                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3739                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            56                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           56                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side_port::system.mem_ctrls.port         9966                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9966                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3.mem_side_port::system.mem_ctrls.port       315328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  315328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4983                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4983    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4983                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    863797000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq            1752367                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1755158                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq            328156                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp           328156                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFReq             1202                       # Transaction distribution
system.tol2bus.trans_dist::SoftPFResp            1202                       # Transaction distribution
system.tol2bus.trans_dist::LoadLockedReq         2791                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondReq          2791                       # Transaction distribution
system.tol2bus.trans_dist::StoreCondResp         2791                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache_port::system.l2.cpu_side_port      2828900                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache_port::system.l2.cpu_side_port      1345714                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4174614                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache_port::system.l2.cpu_side_port      5657800                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache_port::system.l2.cpu_side_port      5822791                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11480591                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2087308                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2087308    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2087308                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    863797000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst              1411289                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               664257                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2075546                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1411289                       # number of overall hits
system.l2.overall_hits::.cpu.data              665456                       # number of overall hits
system.l2.overall_hits::total                 2076745                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3161                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1816                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4977                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3161                       # number of overall misses
system.l2.overall_misses::.cpu.data              1819                       # number of overall misses
system.l2.overall_misses::total                  4980                       # number of overall misses
system.l2.demand_accesses::.cpu.inst          1414450                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           666073                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2080523                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1414450                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          667275                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2081725                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002235                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.002726                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.002392                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002235                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.002726                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.002392                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_hits::.cpu.inst             1411289                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu.data              337345                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1748634                       # number of ReadReq hits
system.l2.ReadReq_misses::.cpu.inst              3161                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu.data               572                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3733                       # number of ReadReq misses
system.l2.ReadReq_accesses::.cpu.inst         1414450                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu.data          337917                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1752367                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_miss_rate::.cpu.inst       0.002235                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu.data       0.001693                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.002130                       # miss rate for ReadReq accesses
system.l2.WriteReq_hits::.cpu.data             326892                       # number of WriteReq hits
system.l2.WriteReq_hits::total                 326892                       # number of WriteReq hits
system.l2.WriteReq_misses::.cpu.data             1188                       # number of WriteReq misses
system.l2.WriteReq_misses::total                 1188                       # number of WriteReq misses
system.l2.WriteReq_accesses::.cpu.data         328080                       # number of WriteReq accesses(hits+misses)
system.l2.WriteReq_accesses::total             328080                       # number of WriteReq accesses(hits+misses)
system.l2.WriteReq_miss_rate::.cpu.data      0.003621                       # miss rate for WriteReq accesses
system.l2.WriteReq_miss_rate::total          0.003621                       # miss rate for WriteReq accesses
system.l2.SoftPFReq_hits::.cpu.data              1199                       # number of SoftPFReq hits
system.l2.SoftPFReq_hits::total                  1199                       # number of SoftPFReq hits
system.l2.SoftPFReq_misses::.cpu.data               3                       # number of SoftPFReq misses
system.l2.SoftPFReq_misses::total                   3                       # number of SoftPFReq misses
system.l2.SoftPFReq_accesses::.cpu.data          1202                       # number of SoftPFReq accesses(hits+misses)
system.l2.SoftPFReq_accesses::total              1202                       # number of SoftPFReq accesses(hits+misses)
system.l2.SoftPFReq_miss_rate::.cpu.data     0.002496                       # miss rate for SoftPFReq accesses
system.l2.SoftPFReq_miss_rate::total         0.002496                       # miss rate for SoftPFReq accesses
system.l2.WriteLineReq_hits::.cpu.data             20                       # number of WriteLineReq hits
system.l2.WriteLineReq_hits::total                 20                       # number of WriteLineReq hits
system.l2.WriteLineReq_misses::.cpu.data           56                       # number of WriteLineReq misses
system.l2.WriteLineReq_misses::total               56                       # number of WriteLineReq misses
system.l2.WriteLineReq_accesses::.cpu.data           76                       # number of WriteLineReq accesses(hits+misses)
system.l2.WriteLineReq_accesses::total             76                       # number of WriteLineReq accesses(hits+misses)
system.l2.WriteLineReq_miss_rate::.cpu.data     0.736842                       # miss rate for WriteLineReq accesses
system.l2.WriteLineReq_miss_rate::total      0.736842                       # miss rate for WriteLineReq accesses
system.l2.LoadLockedReq_hits::.cpu.data          2788                       # number of LoadLockedReq hits
system.l2.LoadLockedReq_hits::total              2788                       # number of LoadLockedReq hits
system.l2.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.l2.LoadLockedReq_misses::total               3                       # number of LoadLockedReq misses
system.l2.LoadLockedReq_accesses::.cpu.data         2791                       # number of LoadLockedReq accesses(hits+misses)
system.l2.LoadLockedReq_accesses::total          2791                       # number of LoadLockedReq accesses(hits+misses)
system.l2.LoadLockedReq_miss_rate::.cpu.data     0.001075                       # miss rate for LoadLockedReq accesses
system.l2.LoadLockedReq_miss_rate::total     0.001075                       # miss rate for LoadLockedReq accesses
system.l2.StoreCondReq_hits::.cpu.data           2791                       # number of StoreCondReq hits
system.l2.StoreCondReq_hits::total               2791                       # number of StoreCondReq hits
system.l2.StoreCondReq_accesses::.cpu.data         2791                       # number of StoreCondReq accesses(hits+misses)
system.l2.StoreCondReq_accesses::total           2791                       # number of StoreCondReq accesses(hits+misses)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    863797000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3746.149925                       # Cycle average of tags in use
system.l2.tags.total_refs                     2087307                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4983                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    418.885611                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      2342.479712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1403.670213                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.071487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.042837                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.114323                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4983                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4764                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.152069                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16703439                       # Number of tag accesses
system.l2.tags.data_accesses                 16703439                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    863797000                       # Cumulative time (in ticks) in various power states
system.l3.demand_misses::.cpu.inst               3161                       # number of demand (read+write) misses
system.l3.demand_misses::.cpu.data               1766                       # number of demand (read+write) misses
system.l3.demand_misses::total                   4927                       # number of demand (read+write) misses
system.l3.overall_misses::.cpu.inst              3161                       # number of overall misses
system.l3.overall_misses::.cpu.data              1766                       # number of overall misses
system.l3.overall_misses::total                  4927                       # number of overall misses
system.l3.demand_accesses::.cpu.inst             3161                       # number of demand (read+write) accesses
system.l3.demand_accesses::.cpu.data             1766                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 4927                       # number of demand (read+write) accesses
system.l3.overall_accesses::.cpu.inst            3161                       # number of overall (read+write) accesses
system.l3.overall_accesses::.cpu.data            1766                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                4927                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.replacements                              1                       # number of replacements
system.l3.ReadExReq_misses::.cpu.data            1188                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                1188                       # number of ReadExReq misses
system.l3.ReadExReq_accesses::.cpu.data          1188                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              1188                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_misses::.cpu.inst         3161                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.cpu.data          578                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            3739                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_accesses::.cpu.inst         3161                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.cpu.data          578                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          3739                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.InvalidateReq_misses::.cpu.data           56                       # number of InvalidateReq misses
system.l3.InvalidateReq_misses::total              56                       # number of InvalidateReq misses
system.l3.InvalidateReq_accesses::.cpu.data           56                       # number of InvalidateReq accesses(hits+misses)
system.l3.InvalidateReq_accesses::total            56                       # number of InvalidateReq accesses(hits+misses)
system.l3.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l3.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED    863797000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  3692.955104                       # Cycle average of tags in use
system.l3.tags.total_refs                        4927                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      4927                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.cpu.inst      2341.480225                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      1351.474879                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.cpu.inst        0.017864                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.010311                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.028175                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4926                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4707                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.037582                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                     84655                       # Number of tag accesses
system.l3.tags.data_accesses                    84655                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED    863797000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp              3739                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             1188                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            1188                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         3739                       # Transaction distribution
system.tol3bus.trans_dist::InvalidateReq           56                       # Transaction distribution
system.tol3bus.trans_dist::InvalidateResp           56                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side_port::system.l3.cpu_side_port         9966                       # Packet count per connected requestor and responder (bytes)
system.tol3bus.pkt_size_system.l2.mem_side_port::system.l3.cpu_side_port       315328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol3bus.snoops                               1                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples             4984                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000201                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.014165                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                   4983     99.98%     99.98% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      1      0.02%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total               4984                       # Request fanout histogram
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED    863797000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.dram.bytes_read::.cpu.inst       202304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       113024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        315328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       202304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       202304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3161                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1766                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4927                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    234203175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    130845557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        365048733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    234203175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    234203175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    234203175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    130845557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       365048733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                    0                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                       0                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat                     0                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat                  0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                     nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat                   nan                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat                nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                   0                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate              nan                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesRead                     0                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                       0                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate                 nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy               0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy               0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy              0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    331698240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     331698240                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   384.000222                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    863797000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy               0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy               0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy              0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    331698240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     331698240                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   384.000222                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    863797000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    863797000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    863797000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    863797000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    863797000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    863797000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    863797000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    863797000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
