From 16c28fb3dc54763424c7dd7c92ef8fae443b4b37 Mon Sep 17 00:00:00 2001
From: Evan Wang <xswang@marvell.com>
Date: Mon, 16 Jan 2017 17:55:07 +0800
Subject: [PATCH 0796/1345] dts: pcie: a3700: add property of gpio reset in
 pcie dts node

commit  00bd82c6c04c85164c5d96ba0eae43459675c57d from
https://github.com/MarvellEmbeddedProcessors/linux-marvell.git

Change-Id: I51724a26cc72c63a8f7b3338abb020591c1e8f5b
Signed-off-by: Evan Wang <xswang@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/35609
Tested-by: iSoC Platform CI <ykjenk@marvell.com>
Reviewed-by: Victor Gu <xigu@marvell.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 .../devicetree/bindings/pci/aardvark-pci.txt       |    2 ++
 1 file changed, 2 insertions(+)

diff --git a/Documentation/devicetree/bindings/pci/aardvark-pci.txt b/Documentation/devicetree/bindings/pci/aardvark-pci.txt
index 7ab6638..9f0ba7a 100644
--- a/Documentation/devicetree/bindings/pci/aardvark-pci.txt
+++ b/Documentation/devicetree/bindings/pci/aardvark-pci.txt
@@ -20,6 +20,7 @@ contain the following properties:
    define the mapping of the PCIe interface to interrupt numbers.
  - bus-range: PCI bus numbers covered
  - clocks: a pointer to the PCI core clock for this device.
+ - reset-gpios: a pointer to the PCI device reset via gpio
 
 In addition, the Device Tree describing an Aardvark PCIe controller
 must include a sub-node that describes the legacy interrupt controller
@@ -55,4 +56,5 @@ Example:
 			interrupt-controller;
 			#interrupt-cells = <1>;
 		};
+		reset-gpios = <&gpio_sb 3 GPIO_ACTIVE_HIGH>;
 	};
-- 
1.7.9.5

