// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition"

// DATE "11/21/2016 16:17:54"

// 
// Device: Altera 10M02SCM153C8G Package MBGA153
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module lgdst_rxglue (
	clk,
	resync_n,
	spi0_spck,
	spi0_npcs0,
	spi0_mosi,
	spi0_miso,
	ad_spi_cs,
	ad_spi_sclk,
	ad_spi_sdio,
	spi5_spck,
	spi5_npcs0,
	spi5_mosi,
	i2c_base_clk,
	i2c_trig,
	i2c_scl,
	i2c_sda,
	led_wifi,
	tp_42,
	tp_50,
	ts_clk,
	ts_d0,
	ts_valid,
	ts_sync,
	gpio2,
	gpio3,
	rf_sw3,
	rf_sw4,
	xout_sms4470_m,
	xin_sms4470,
	prog_en,
	cnt_in);
input 	clk;
input 	resync_n;
input 	spi0_spck;
input 	spi0_npcs0;
input 	spi0_mosi;
output 	spi0_miso;
output 	ad_spi_cs;
output 	ad_spi_sclk;
inout 	ad_spi_sdio;
output 	spi5_spck;
output 	spi5_npcs0;
output 	spi5_mosi;
input 	i2c_base_clk;
input 	i2c_trig;
output 	i2c_scl;
inout 	i2c_sda;
output 	led_wifi;
output 	tp_42;
input 	tp_50;
input 	ts_clk;
input 	ts_d0;
input 	ts_valid;
input 	ts_sync;
input 	gpio2;
input 	gpio3;
output 	rf_sw3;
output 	rf_sw4;
input 	xout_sms4470_m;
output 	xin_sms4470;
input 	prog_en;
input 	[7:0] cnt_in;

// Design Ports Information
// spi0_miso	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ad_spi_cs	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ad_spi_sclk	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// spi5_spck	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// spi5_npcs0	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// spi5_mosi	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// i2c_scl	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// led_wifi	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// tp_42	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// ts_sync	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rf_sw3	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// rf_sw4	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// xin_sms4470	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// cnt_in[0]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cnt_in[1]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cnt_in[2]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cnt_in[3]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cnt_in[4]	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cnt_in[5]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cnt_in[6]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// cnt_in[7]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ad_spi_sdio	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// i2c_sda	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// prog_en	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// spi0_npcs0	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// spi0_spck	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// resync_n	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ts_valid	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// tp_50	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// spi0_mosi	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpio3	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// gpio2	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// xout_sms4470_m	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// ts_clk	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// ts_d0	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i2c_base_clk	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i2c_trig	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ts_sync~input_o ;
wire \cnt_in[0]~input_o ;
wire \cnt_in[1]~input_o ;
wire \cnt_in[2]~input_o ;
wire \cnt_in[3]~input_o ;
wire \cnt_in[4]~input_o ;
wire \cnt_in[5]~input_o ;
wire \cnt_in[6]~input_o ;
wire \cnt_in[7]~input_o ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \i2c_base_clk~input_o ;
wire \i2c_base_clk~inputclkctrl_outclk ;
wire \i2c_trig~input_o ;
wire \i_i2c|bit_cntr~0_combout ;
wire \i_i2c|bit_cntr~4_combout ;
wire \i_i2c|bit_cntr[0]~2_combout ;
wire \i_i2c|bit_cntr~3_combout ;
wire \i_i2c|bit_cntr~1_combout ;
wire \i_i2c|WideAnd0~0_combout ;
wire \i2c_sda~input_o ;
wire \i_i2c|sdao~0_combout ;
wire \i_i2c|trig_sync~0_combout ;
wire \i_i2c|trig_sync~q ;
wire \i_i2c|dummy_en~0_combout ;
wire \i_i2c|dummy_en~q ;
wire \i_i2c|scl_reg~0_combout ;
wire \i_i2c|scl_reg~q ;
wire \prog_en~input_o ;
wire \spi0_mosi~input_o ;
wire \ad_spi0_mosi~0_combout ;
wire \spi0_npcs0~input_o ;
wire \spi0_spck~input_o ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \ad_spi0_npcs0~0_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \spi0_ck_cnt[3]~0_combout ;
wire \spi0_ck_cnt[3]~feeder_combout ;
wire \WideOr0~0_combout ;
wire \Add0~0_combout ;
wire \ad_spi_rw~0_combout ;
wire \ad_spi_rw~1_combout ;
wire \ad_spi_rw~q ;
wire \ad_spi_oe_b~q ;
wire \ad_spi_sdio~2_combout ;
wire \i_i2c|sdao~1_combout ;
wire \i_i2c|adr_out~0_combout ;
wire \i_i2c|adr_out~q ;
wire \i_i2c|sdao~2_combout ;
wire \i_i2c|sdao~3_combout ;
wire \i_i2c|sdao~4_combout ;
wire \i_i2c|sdao~q ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \ufm_spi_en_n~0_combout ;
wire \ufm_rst_ff[0]~feeder_combout ;
wire \ufm_rst_ff[1]~feeder_combout ;
wire \ufm_rst_ff[2]~feeder_combout ;
wire \ufm_rst_ff[3]~feeder_combout ;
wire \i_ufm_spi|always1~1_combout ;
wire \i_ufm_spi|spi_clk_sync[0]~0_combout ;
wire \i_ufm_spi|spi_clk_sync[1]~feeder_combout ;
wire \i_ufm_spi|always1~0_combout ;
wire \i_ufm_spi|spi_shcntr[0]~6_combout ;
wire \i_ufm_spi|spi_shcntr[4]~16 ;
wire \i_ufm_spi|spi_shcntr[5]~17_combout ;
wire \i_ufm_spi|spi_shcntr[3]~8_combout ;
wire \i_ufm_spi|spi_shcntr[0]~7 ;
wire \i_ufm_spi|spi_shcntr[1]~9_combout ;
wire \i_ufm_spi|spi_shcntr[1]~10 ;
wire \i_ufm_spi|spi_shcntr[2]~11_combout ;
wire \i_ufm_spi|spi_shcntr[2]~12 ;
wire \i_ufm_spi|spi_shcntr[3]~13_combout ;
wire \i_ufm_spi|spi_shcntr[3]~14 ;
wire \i_ufm_spi|spi_shcntr[4]~15_combout ;
wire \i_ufm_spi|spi_cmd_hit~0_combout ;
wire \i_ufm_spi|spi_cmd_hit~1_combout ;
wire \i_ufm_spi|spi_cmd_cmpl~0_combout ;
wire \i_ufm_spi|spi_cmd_cmpl~q ;
wire \i_ufm_spi|spi_cmd_hit~2_combout ;
wire \i_ufm_spi|spi_cmd_hit~q ;
wire \ufm_spi_mosi~0_combout ;
wire \i_ufm_spi|spi_shbuf[0]~3_combout ;
wire \i_ufm_spi|spi_shbuf[7]~2_combout ;
wire \i_ufm_spi|spi_shbuf[3]~feeder_combout ;
wire \i_ufm_spi|spi_fsm_ns.0000~0_combout ;
wire \i_ufm_spi|spi_shbuf[4]~feeder_combout ;
wire \i_ufm_spi|spi_shbuf[5]~feeder_combout ;
wire \i_ufm_spi|spi_shbuf[7]~feeder_combout ;
wire \i_ufm_spi|Selector37~0_combout ;
wire \i_ufm_spi|spi_fsm_ns.0000~1_combout ;
wire \i_ufm_spi|spi_fsm_ns.0000~2_combout ;
wire \i_ufm_spi|spi_fsm_cs.0000~q ;
wire \i_ufm_spi|spi_miso~0_combout ;
wire \i_pll|altpll_component|auto_generated|wire_pll1_fbout ;
wire \i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \i_ufm_spi|spi_fsm_ns.0100~4_combout ;
wire \i_ufm_spi|spi_fsm_ns.0011~0_combout ;
wire \i_ufm_spi|spi_fsm_ns.0011~1_combout ;
wire \i_ufm_spi|spi_fsm_cs.0011~q ;
wire \i_ufm_spi|onchip_ctrl_wr~0_combout ;
wire \i_ufm_spi|onchip_ctrl_wr~q ;
wire \i_ufm_spi|onchip_ctrl_wr_ack~q ;
wire \i_ufm_spi|onchip_ctrl_rd~0_combout ;
wire \i_ufm_spi|onchip_ctrl_rd~feeder_combout ;
wire \i_ufm_spi|onchip_ctrl_rd~q ;
wire \i_ufm_spi|onchip_ctrl_rd_ack~q ;
wire \i_ufm_spi|avmm_csr_fsm_ns.00~0_combout ;
wire \i_ufm_spi|flash_rst_n[0]~feeder_combout ;
wire \i_ufm_spi|flash_rst_n[1]~feeder_combout ;
wire \i_ufm_spi|flash_rst_n[2]~feeder_combout ;
wire \i_ufm_spi|avmm_csr_fsm_cs.00~q ;
wire \i_ufm_spi|avmm_csr_fsm_ns.01~0_combout ;
wire \i_ufm_spi|avmm_csr_read~q ;
wire \i_ufm_spi|avmm_csr_fsm_ns.10~0_combout ;
wire \i_ufm_spi|avmm_csr_addr~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg1~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg1~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ;
wire \i_ufm_spi|onchip_ctrl[22]~0_combout ;
wire \i_ufm_spi|onchip_ctrl[2]~feeder_combout ;
wire \i_ufm_spi|onchip_ctrl[6]~feeder_combout ;
wire \i_ufm_spi|onchip_ctrl[4]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~7_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~8_combout ;
wire \i_ufm_spi|spi_shbuf[9]~feeder_combout ;
wire \i_ufm_spi|spi_shbuf[10]~feeder_combout ;
wire \i_ufm_spi|spi_shbuf[11]~feeder_combout ;
wire \i_ufm_spi|spi_shbuf[12]~feeder_combout ;
wire \i_ufm_spi|spi_shbuf[15]~feeder_combout ;
wire \i_ufm_spi|spi_shbuf[16]~feeder_combout ;
wire \i_ufm_spi|spi_shbuf[17]~feeder_combout ;
wire \i_ufm_spi|onchip_ctrl[17]~feeder_combout ;
wire \i_ufm_spi|spi_shbuf[18]~feeder_combout ;
wire \i_ufm_spi|onchip_ctrl[18]~feeder_combout ;
wire \i_ufm_spi|onchip_ctrl[16]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~3_combout ;
wire \i_ufm_spi|spi_shbuf[19]~feeder_combout ;
wire \i_ufm_spi|onchip_ctrl[19]~feeder_combout ;
wire \i_ufm_spi|spi_shbuf[20]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~2_combout ;
wire \i_ufm_spi|onchip_ctrl[8]~feeder_combout ;
wire \i_ufm_spi|onchip_ctrl[9]~feeder_combout ;
wire \i_ufm_spi|onchip_ctrl[10]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~5_combout ;
wire \i_ufm_spi|onchip_ctrl[11]~feeder_combout ;
wire \i_ufm_spi|onchip_ctrl[14]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~4_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~6_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~9_combout ;
wire \i_ufm_spi|spi_fsm_ns.0111~0_combout ;
wire \i_ufm_spi|spi_fsm_ns.0111~1_combout ;
wire \i_ufm_spi|spi_fsm_cs.0111~q ;
wire \i_ufm_spi|onchip_data_ld~0_combout ;
wire \i_ufm_spi|onchip_data_ld~feeder_combout ;
wire \i_ufm_spi|onchip_data_ld~q ;
wire \i_ufm_spi|onchip_data_ld_ack~feeder_combout ;
wire \i_ufm_spi|onchip_data_ld_ack~q ;
wire \i_ufm_spi|spi_fsm_ns.0110~0_combout ;
wire \i_ufm_spi|spi_fsm_ns.0110~1_combout ;
wire \i_ufm_spi|spi_fsm_cs.0110~q ;
wire \i_ufm_spi|onchip_data_wr~0_combout ;
wire \i_ufm_spi|onchip_data_wr~feeder_combout ;
wire \i_ufm_spi|onchip_data_wr~q ;
wire \i_ufm_spi|onchip_data_wr_ack~q ;
wire \i_ufm_spi|data_bitcntr[0]~5_combout ;
wire \~GND~combout ;
wire \i_ufm_spi|avmm_dat_fsm_cs.001~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ;
wire \i_ufm_spi|spi_shbuf[24]~feeder_combout ;
wire \i_ufm_spi|spi_shbuf[25]~feeder_combout ;
wire \i_ufm_spi|onchip_ctrl[25]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[1]~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~18_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~4_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~5_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~10_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~9_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout ;
wire \i_ufm_spi|onchip_addr[0]~32_combout ;
wire \i_ufm_spi|spi_fsm_ns.0100~2_combout ;
wire \i_ufm_spi|spi_fsm_ns.0100~3_combout ;
wire \i_ufm_spi|spi_fsm_cs.0100~q ;
wire \i_ufm_spi|always5~0_combout ;
wire \i_ufm_spi|flash_adr_inc~0_combout ;
wire \i_ufm_spi|flash_adr_inc~q ;
wire \i_ufm_spi|flash_adr_inc_ack[0]~feeder_combout ;
wire \i_ufm_spi|onchip_addr[12]~96_combout ;
wire \i_ufm_spi|onchip_addr[0]~33 ;
wire \i_ufm_spi|onchip_addr[1]~34_combout ;
wire \i_ufm_spi|onchip_addr[1]~35 ;
wire \i_ufm_spi|onchip_addr[2]~36_combout ;
wire \i_ufm_spi|onchip_addr[2]~37 ;
wire \i_ufm_spi|onchip_addr[3]~38_combout ;
wire \i_ufm_spi|onchip_addr[3]~39 ;
wire \i_ufm_spi|onchip_addr[4]~40_combout ;
wire \i_ufm_spi|onchip_addr[4]~41 ;
wire \i_ufm_spi|onchip_addr[5]~42_combout ;
wire \i_ufm_spi|onchip_addr[5]~43 ;
wire \i_ufm_spi|onchip_addr[6]~44_combout ;
wire \i_ufm_spi|onchip_addr[6]~45 ;
wire \i_ufm_spi|onchip_addr[7]~46_combout ;
wire \i_ufm_spi|onchip_addr[7]~47 ;
wire \i_ufm_spi|onchip_addr[8]~48_combout ;
wire \i_ufm_spi|onchip_addr[8]~49 ;
wire \i_ufm_spi|onchip_addr[9]~50_combout ;
wire \i_ufm_spi|onchip_addr[9]~51 ;
wire \i_ufm_spi|onchip_addr[10]~52_combout ;
wire \i_ufm_spi|onchip_addr[10]~53 ;
wire \i_ufm_spi|onchip_addr[11]~54_combout ;
wire \i_ufm_spi|onchip_addr[11]~55 ;
wire \i_ufm_spi|onchip_addr[12]~56_combout ;
wire \i_ufm_spi|onchip_addr[12]~57 ;
wire \i_ufm_spi|onchip_addr[13]~58_combout ;
wire \i_ufm_spi|onchip_addr[13]~59 ;
wire \i_ufm_spi|onchip_addr[14]~60_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~8_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~7_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~37_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~18_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~6_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~36_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~19_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~12_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~22_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~11_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~40_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~19_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~20_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~23_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~22_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~33_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~42_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~21_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~32_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~41_combout ;
wire \i_ufm_spi|onchip_ctrl[23]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~24_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~15_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[4]~26_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~23_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~14_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~25_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~10_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~20_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[3]~31_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~13_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~39_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~21_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~12_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~17_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[7]~28_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~19_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[5]~30_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~16_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[8]~27_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~18_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[6]~29_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~11_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~13_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~14_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|comb~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~34_combout ;
wire \i_ufm_spi|onchip_ctrl[24]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~15_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~16_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~4_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~6_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~7_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~5_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~8_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~9_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~17_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~21_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~17_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector28~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[0]~11_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~14_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[0]~12_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[4]~23 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~24_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~25 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[6]~26_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[6]~27 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[7]~28_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[7]~29 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[8]~30_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[8]~31 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[9]~32_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[9]~33 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[10]~34_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[1]~4_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[3]~9 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[4]~10_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector37~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~21 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~22_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector17~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~23 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~24_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector16~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~25 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~26_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector15~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~27 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~28_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector14~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector29~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector37~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WRITE~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy[0]~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|arclk_en~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_reg~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_reg~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector55~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_reg~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~_wirecell_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector4~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector4~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_pos_reg~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_reg~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_reg~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drclk~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector0~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector0~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_reg~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~_wirecell_combout ;
wire \i_ufm_spi|spi_shbuf[26]~feeder_combout ;
wire \i_ufm_spi|spi_shbuf[27]~feeder_combout ;
wire \i_ufm_spi|spi_shbuf[28]~feeder_combout ;
wire \i_ufm_spi|spi_shbuf[29]~feeder_combout ;
wire \i_ufm_spi|spi_shbuf[30]~feeder_combout ;
wire \i_ufm_spi|onchip_data[30]~feeder_combout ;
wire \i_ufm_spi|onchip_data[31]~0_combout ;
wire \i_ufm_spi|onchip_data[29]~feeder_combout ;
wire \i_ufm_spi|onchip_data[28]~feeder_combout ;
wire \i_ufm_spi|onchip_data[26]~feeder_combout ;
wire \i_ufm_spi|avmm_dat_fsm_cs.010~q ;
wire \i_ufm_spi|Selector77~0_combout ;
wire \i_ufm_spi|onchip_data[17]~feeder_combout ;
wire \i_ufm_spi|onchip_data[6]~feeder_combout ;
wire \i_ufm_spi|onchip_data[1]~feeder_combout ;
wire \i_ufm_spi|Selector69~0_combout ;
wire \i_ufm_spi|avmm_dat_fsm_cs.101~q ;
wire \i_ufm_spi|avmm_dat_fsm_cs.110~q ;
wire \i_ufm_spi|WideOr8~0_combout ;
wire \i_ufm_spi|Selector80~0_combout ;
wire \i_ufm_spi|flash_wrdata[4]~0_combout ;
wire \i_ufm_spi|flash_wrdata[4]~1_combout ;
wire \i_ufm_spi|Selector69~1_combout ;
wire \i_ufm_spi|Selector68~0_combout ;
wire \i_ufm_spi|Selector67~0_combout ;
wire \i_ufm_spi|onchip_data[3]~feeder_combout ;
wire \i_ufm_spi|Selector66~0_combout ;
wire \i_ufm_spi|Selector65~0_combout ;
wire \i_ufm_spi|Selector64~0_combout ;
wire \i_ufm_spi|Selector63~0_combout ;
wire \i_ufm_spi|onchip_data[7]~feeder_combout ;
wire \i_ufm_spi|Selector62~0_combout ;
wire \i_ufm_spi|onchip_data[8]~feeder_combout ;
wire \i_ufm_spi|Selector61~0_combout ;
wire \i_ufm_spi|Selector60~0_combout ;
wire \i_ufm_spi|Selector59~0_combout ;
wire \i_ufm_spi|onchip_data[11]~feeder_combout ;
wire \i_ufm_spi|Selector58~0_combout ;
wire \i_ufm_spi|Selector57~0_combout ;
wire \i_ufm_spi|Selector56~0_combout ;
wire \i_ufm_spi|onchip_data[14]~feeder_combout ;
wire \i_ufm_spi|Selector55~0_combout ;
wire \i_ufm_spi|Selector54~0_combout ;
wire \i_ufm_spi|onchip_data[16]~feeder_combout ;
wire \i_ufm_spi|Selector53~0_combout ;
wire \i_ufm_spi|Selector52~0_combout ;
wire \i_ufm_spi|onchip_data[18]~feeder_combout ;
wire \i_ufm_spi|Selector51~0_combout ;
wire \i_ufm_spi|Selector50~0_combout ;
wire \i_ufm_spi|onchip_data[20]~feeder_combout ;
wire \i_ufm_spi|Selector49~0_combout ;
wire \i_ufm_spi|Selector48~0_combout ;
wire \i_ufm_spi|onchip_data[22]~feeder_combout ;
wire \i_ufm_spi|Selector47~0_combout ;
wire \i_ufm_spi|Selector46~0_combout ;
wire \i_ufm_spi|Selector45~0_combout ;
wire \i_ufm_spi|Selector44~0_combout ;
wire \i_ufm_spi|Selector43~0_combout ;
wire \i_ufm_spi|onchip_data[27]~feeder_combout ;
wire \i_ufm_spi|Selector42~0_combout ;
wire \i_ufm_spi|Selector41~0_combout ;
wire \i_ufm_spi|Selector40~0_combout ;
wire \i_ufm_spi|Selector39~0_combout ;
wire \i_ufm_spi|spi_shbuf[31]~feeder_combout ;
wire \i_ufm_spi|Selector38~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdin_neg_reg~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdin_neg_reg~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_nprogram~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_nerase~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~43_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~28_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~29_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~30_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~35_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~44_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~1 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~3 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~5 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~7 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~9 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~11 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~13 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~15 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~17 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~19 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~21 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~22_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_wire[20]~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_wire[20]~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~20_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~31_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~18_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~37_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[18]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~16_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~38_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[17]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~14_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~39_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[16]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~12_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~40_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[15]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~10_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~41_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[14]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~8_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~42_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[13]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~6_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~43_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[12]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~4_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~32_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~33_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~34_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~44_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[8]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~45_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[7]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~46_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[6]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~47_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[5]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~48_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[4]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~49_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~35_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[2]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~50_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[1]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~36_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_neg_reg~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_neg_reg~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|busy ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|clear_busy~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|always2~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|always2~0clkctrl_outclk ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|din_s1~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~14_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~19_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~7_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~20_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~21_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~16_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~18_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~22_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~23_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_pos_reg~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arclk~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|osc ;
wire \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|osc~clkctrl_outclk ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_clear_reg~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_clear_reg~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|din_s1~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~4_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~5_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~6_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[1]~5 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[2]~6_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[2]~7 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[3]~8_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector54~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~13_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~15_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[0]~12 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[1]~16_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[1]~17 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~18_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~19 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[3]~20_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[3]~21 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[4]~22_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~1 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector27~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~3 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~4_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector26~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~5 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~6_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector25~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~7 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~8_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector24~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~9 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~10_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector23~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~11 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~12_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector22~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~13 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~14_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector21~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~15 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~17 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~18_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector19~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~19 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~20_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector18~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~7_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~16_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector20~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~29 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~30_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[15]~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector13~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~31 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~32_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[16]~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector12~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~33 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~34_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[17]~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector11~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~4_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~35 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~36_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[18]~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector10~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~37 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~38_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[19]~4_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector9~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~39 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~40_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[20]~5_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector8~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~41 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~42_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[21]~6_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector7~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~43 ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~44_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[22]~7_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector6~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~5_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~6_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal13~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector30~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~33_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~34_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~39_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~40_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~25_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~26_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~29_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~30_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~27_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~28_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~31_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~32_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~35_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~36_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~15_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~24_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~37_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~4_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~5_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~6_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~4_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~5_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait_neg_reg~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait_neg_reg~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~4_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~5_combout ;
wire \i_ufm_spi|Selector76~0_combout ;
wire \i_ufm_spi|avmm_data_write~0_combout ;
wire \i_ufm_spi|avmm_data_write~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~6_combout ;
wire \i_ufm_spi|avmm_dat_fsm_ns.101~0_combout ;
wire \i_ufm_spi|WideNor1~3_combout ;
wire \i_ufm_spi|WideNor1~2_combout ;
wire \i_ufm_spi|WideOr7~0_combout ;
wire \i_ufm_spi|data_bitcntr[0]~6 ;
wire \i_ufm_spi|data_bitcntr[1]~7_combout ;
wire \i_ufm_spi|data_bitcntr[1]~8 ;
wire \i_ufm_spi|data_bitcntr[2]~9_combout ;
wire \i_ufm_spi|data_bitcntr[2]~10 ;
wire \i_ufm_spi|data_bitcntr[3]~11_combout ;
wire \i_ufm_spi|data_bitcntr[3]~12 ;
wire \i_ufm_spi|data_bitcntr[4]~13_combout ;
wire \i_ufm_spi|WideOr8~combout ;
wire \i_ufm_spi|Selector78~0_combout ;
wire \i_ufm_spi|avmm_dat_fsm_cs.011~0_combout ;
wire \i_ufm_spi|avmm_dat_fsm_cs.011~q ;
wire \i_ufm_spi|Selector75~0_combout ;
wire \i_ufm_spi|avmm_dat_fsm_cs.000~q ;
wire \i_ufm_spi|Selector79~0_combout ;
wire \i_ufm_spi|Selector79~1_combout ;
wire \i_ufm_spi|avmm_dat_fsm_cs.100~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~12_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~13_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[0]~10_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~11_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[31]~0_combout ;
wire \i_ufm_spi|Selector37~1_combout ;
wire \i_ufm_spi|always3~1_combout ;
wire \i_ufm_spi|spi_shobuf[26]~2_combout ;
wire \i_ufm_spi|spi_shobuf[26]~5_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~38_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdout_neg_reg~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdout_neg_reg~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdata~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector54~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_reg~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ;
wire \i_ufm_spi|onchip_addr[14]~61 ;
wire \i_ufm_spi|onchip_addr[15]~62_combout ;
wire \i_ufm_spi|onchip_addr[15]~63 ;
wire \i_ufm_spi|onchip_addr[16]~64_combout ;
wire \i_ufm_spi|onchip_addr[16]~65 ;
wire \i_ufm_spi|onchip_addr[17]~66_combout ;
wire \i_ufm_spi|onchip_addr[17]~67 ;
wire \i_ufm_spi|onchip_addr[18]~68_combout ;
wire \i_ufm_spi|onchip_addr[18]~69 ;
wire \i_ufm_spi|onchip_addr[19]~70_combout ;
wire \i_ufm_spi|onchip_addr[19]~71 ;
wire \i_ufm_spi|onchip_addr[20]~72_combout ;
wire \i_ufm_spi|onchip_addr[20]~73 ;
wire \i_ufm_spi|onchip_addr[21]~74_combout ;
wire \i_ufm_spi|onchip_addr[21]~75 ;
wire \i_ufm_spi|onchip_addr[22]~76_combout ;
wire \i_ufm_spi|onchip_addr[22]~77 ;
wire \i_ufm_spi|onchip_addr[23]~78_combout ;
wire \i_ufm_spi|onchip_addr[23]~79 ;
wire \i_ufm_spi|onchip_addr[24]~80_combout ;
wire \i_ufm_spi|onchip_addr[24]~81 ;
wire \i_ufm_spi|onchip_addr[25]~82_combout ;
wire \i_ufm_spi|onchip_addr[25]~83 ;
wire \i_ufm_spi|onchip_addr[26]~84_combout ;
wire \i_ufm_spi|onchip_addr[26]~85 ;
wire \i_ufm_spi|onchip_addr[27]~86_combout ;
wire \i_ufm_spi|onchip_addr[27]~87 ;
wire \i_ufm_spi|onchip_addr[28]~88_combout ;
wire \i_ufm_spi|onchip_addr[28]~89 ;
wire \i_ufm_spi|onchip_addr[29]~90_combout ;
wire \i_ufm_spi|Selector8~0_combout ;
wire \i_ufm_spi|Selector8~1_combout ;
wire \i_ufm_spi|spi_shobuf[26]~3_combout ;
wire \i_ufm_spi|spi_shobuf[26]~4_combout ;
wire \i_ufm_spi|onchip_status[28]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~4_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[27]~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~5_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[26]~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[25]~4_combout ;
wire \i_ufm_spi|onchip_status[25]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[24]~5_combout ;
wire \i_ufm_spi|onchip_status[24]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[23]~6_combout ;
wire \i_ufm_spi|onchip_status[23]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[21]~8_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[20]~9_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[16]~13_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[15]~14_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[14]~15_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[13]~16_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[11]~18_combout ;
wire \i_ufm_spi|onchip_status[11]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[10]~19_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[8]~21_combout ;
wire \i_ufm_spi|onchip_status[8]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[6]~23_combout ;
wire \i_ufm_spi|onchip_status[6]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[5]~24_combout ;
wire \i_ufm_spi|onchip_status[5]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|se_pass ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal11~0_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~2_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~4_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~7_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~5_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~6_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_e_pass~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[4]~25_combout ;
wire \i_ufm_spi|onchip_status[4]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~1_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~4_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|sp_pass ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~8_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~5_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~3_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~6_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~7_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_w_pass~q ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[3]~26_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[2]~27_combout ;
wire \i_ufm_spi|onchip_status[2]~feeder_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[1]~28_combout ;
wire \i_ufm_spi|spi_shobuf[26]~8_combout ;
wire \i_ufm_spi|spi_shobuf[0]~68_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[0]~29_combout ;
wire \i_ufm_spi|Selector37~2_combout ;
wire \i_ufm_spi|spi_shobuf[0]~69_combout ;
wire \i_ufm_spi|spi_shobuf[0]~70_combout ;
wire \i_ufm_spi|spi_shobuf~66_combout ;
wire \i_ufm_spi|spi_shobuf~67_combout ;
wire \i_ufm_spi|spi_shobuf~64_combout ;
wire \i_ufm_spi|spi_shobuf~65_combout ;
wire \i_ufm_spi|spi_shobuf~62_combout ;
wire \i_ufm_spi|spi_shobuf~63_combout ;
wire \i_ufm_spi|spi_shobuf~60_combout ;
wire \i_ufm_spi|spi_shobuf~61_combout ;
wire \i_ufm_spi|spi_shobuf~58_combout ;
wire \i_ufm_spi|spi_shobuf~59_combout ;
wire \i_ufm_spi|spi_shobuf~56_combout ;
wire \i_ufm_spi|spi_shobuf~57_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[7]~22_combout ;
wire \i_ufm_spi|onchip_status[7]~feeder_combout ;
wire \i_ufm_spi|spi_shobuf~54_combout ;
wire \i_ufm_spi|spi_shobuf~55_combout ;
wire \i_ufm_spi|spi_shobuf~52_combout ;
wire \i_ufm_spi|spi_shobuf~53_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[9]~20_combout ;
wire \i_ufm_spi|spi_shobuf~50_combout ;
wire \i_ufm_spi|spi_shobuf~51_combout ;
wire \i_ufm_spi|spi_shobuf~48_combout ;
wire \i_ufm_spi|spi_shobuf~49_combout ;
wire \i_ufm_spi|spi_shobuf~46_combout ;
wire \i_ufm_spi|spi_shobuf~47_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[12]~17_combout ;
wire \i_ufm_spi|spi_shobuf~44_combout ;
wire \i_ufm_spi|spi_shobuf~45_combout ;
wire \i_ufm_spi|spi_shobuf~42_combout ;
wire \i_ufm_spi|spi_shobuf~43_combout ;
wire \i_ufm_spi|spi_shobuf~40_combout ;
wire \i_ufm_spi|spi_shobuf~41_combout ;
wire \i_ufm_spi|spi_shobuf~38_combout ;
wire \i_ufm_spi|spi_shobuf~39_combout ;
wire \i_ufm_spi|spi_shobuf~36_combout ;
wire \i_ufm_spi|spi_shobuf~37_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[17]~12_combout ;
wire \i_ufm_spi|spi_shobuf~34_combout ;
wire \i_ufm_spi|spi_shobuf~35_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[18]~11_combout ;
wire \i_ufm_spi|spi_shobuf~32_combout ;
wire \i_ufm_spi|spi_shobuf~33_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[19]~10_combout ;
wire \i_ufm_spi|spi_shobuf~30_combout ;
wire \i_ufm_spi|spi_shobuf~31_combout ;
wire \i_ufm_spi|spi_shobuf~28_combout ;
wire \i_ufm_spi|spi_shobuf~29_combout ;
wire \i_ufm_spi|spi_shobuf~26_combout ;
wire \i_ufm_spi|spi_shobuf~27_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[22]~7_combout ;
wire \i_ufm_spi|spi_shobuf~24_combout ;
wire \i_ufm_spi|spi_shobuf~25_combout ;
wire \i_ufm_spi|spi_shobuf~22_combout ;
wire \i_ufm_spi|spi_shobuf~23_combout ;
wire \i_ufm_spi|spi_shobuf~20_combout ;
wire \i_ufm_spi|spi_shobuf~21_combout ;
wire \i_ufm_spi|spi_shobuf~18_combout ;
wire \i_ufm_spi|spi_shobuf~19_combout ;
wire \i_ufm_spi|spi_shobuf~16_combout ;
wire \i_ufm_spi|spi_shobuf~17_combout ;
wire \i_ufm_spi|spi_shobuf~14_combout ;
wire \i_ufm_spi|spi_shobuf~15_combout ;
wire \i_ufm_spi|spi_shobuf~12_combout ;
wire \i_ufm_spi|spi_shobuf~13_combout ;
wire \i_ufm_spi|spi_shobuf~11_combout ;
wire \i_ufm_spi|spi_shobuf~71_combout ;
wire \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[30]~1_combout ;
wire \i_ufm_spi|spi_shobuf~9_combout ;
wire \i_ufm_spi|onchip_addr[29]~91 ;
wire \i_ufm_spi|onchip_addr[30]~92_combout ;
wire \i_ufm_spi|spi_shobuf~10_combout ;
wire \i_ufm_spi|spi_shobuf~6_combout ;
wire \i_ufm_spi|onchip_addr[30]~93 ;
wire \i_ufm_spi|onchip_addr[31]~94_combout ;
wire \i_ufm_spi|spi_shobuf~7_combout ;
wire \i_ufm_spi|spi_miso~1_combout ;
wire \i_ufm_spi|spi_miso~feeder_combout ;
wire \i_ufm_spi|spi_miso~q ;
wire \cntbyte~1_combout ;
wire \spi0_npcs0_prelatch~q ;
wire \cntbyte~3_combout ;
wire \cntbyte[1]~5_combout ;
wire \cntbyte~2_combout ;
wire \Equal2~0_combout ;
wire \cntbyte~0_combout ;
wire \spi0_miso_ver~0_combout ;
wire \spi0_miso_ver~1_combout ;
wire \always10~0_combout ;
wire \always10~1_combout ;
wire \comb~0_combout ;
wire \addr_check~combout ;
wire \spi0_mosi_prelatch~feeder_combout ;
wire \spi0_mosi_prelatch~q ;
wire \cntbit~2_combout ;
wire \cntbit~0_combout ;
wire \cntbit~1_combout ;
wire \cntbit~3_combout ;
wire \Equal1~0_combout ;
wire \data_start~0_combout ;
wire \data_start~q ;
wire \spi0_miso_ver~combout ;
wire \ad_spi_sdio~input_o ;
wire \spi0_miso~0_combout ;
wire \spi0_miso~1_combout ;
wire \ts_clk~input_o ;
wire \spi5_gen.i_bypass|spi5_spck~feeder_combout ;
wire \spi5_gen.i_bypass|spi5_spck~q ;
wire \ts_valid~input_o ;
wire \spi5_gen.i_bypass|spi5_npcs0~feeder_combout ;
wire \spi5_gen.i_bypass|spi5_npcs0~q ;
wire \ts_d0~input_o ;
wire \spi5_gen.i_bypass|spi5_mosi~feeder_combout ;
wire \spi5_gen.i_bypass|spi5_mosi~q ;
wire \tp_50~input_o ;
wire \resync_n~input_o ;
wire \led_wifi~0_combout ;
wire \gpio3~input_o ;
wire \gpio2~input_o ;
wire \xout_sms4470_m~input_o ;
wire [22:0] \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr ;
wire [3:0] cntbit;
wire [31:0] \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout ;
wire [4:0] \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg ;
wire [4:0] \i_pll|altpll_component|auto_generated|wire_pll1_clk ;
wire [10:0] \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount ;
wire [4:0] \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode ;
wire [22:0] \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs ;
wire [4:0] \i_ufm_spi|data_bitcntr ;
wire [31:0] \i_ufm_spi|onchip_addr ;
wire [5:0] \i_ufm_spi|spi_shcntr ;
wire [1:0] \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy ;
wire [4:0] cntbyte;
wire [31:0] \i_ufm_spi|spi_shobuf ;
wire [1:0] \i_ufm_spi|spi_clk_sync ;
wire [3:0] ufm_rst_ff;
wire [31:0] \i_ufm_spi|flash_wrdata ;
wire [1:0] \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state ;
wire [0:0] \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg ;
wire [22:0] \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg ;
wire [0:0] \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg ;
wire [31:0] \i_ufm_spi|onchip_rdata ;
wire [31:0] \i_ufm_spi|spi_shbuf ;
wire [31:0] \i_ufm_spi|onchip_status ;
wire [1:0] \i_ufm_spi|spi_en_sync ;
wire [2:0] \i_ufm_spi|flash_rst_n ;
wire [31:0] \i_ufm_spi|onchip_data ;
wire [31:0] \i_ufm_spi|onchip_ctrl ;
wire [1:0] \i_ufm_spi|flash_adr_inc_ack ;
wire [3:0] \i_i2c|bit_cntr ;
wire [1:0] \i_ufm_spi|spi_mosi_sync ;
wire [3:0] spi0_ck_cnt;

wire [31:0] \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus ;
wire [4:0] \i_pll|altpll_component|auto_generated|pll1_CLK_bus ;

assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [0] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [0];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [1] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [1];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [2] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [2];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [3] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [3];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [4] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [4];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [5] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [5];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [6] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [6];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [7] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [7];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [8] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [8];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [9] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [9];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [10] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [10];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [11] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [11];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [12] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [12];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [13] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [13];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [14] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [14];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [15] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [15];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [16] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [16];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [17] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [17];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [18] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [18];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [19] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [19];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [20] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [20];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [21] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [21];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [22] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [22];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [23] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [23];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [24] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [24];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [25] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [25];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [26] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [26];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [27] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [27];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [28] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [28];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [29] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [29];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [30] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [30];
assign \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [31] = \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus [31];

assign \i_pll|altpll_component|auto_generated|wire_pll1_clk [0] = \i_pll|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \i_pll|altpll_component|auto_generated|wire_pll1_clk [1] = \i_pll|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \i_pll|altpll_component|auto_generated|wire_pll1_clk [2] = \i_pll|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \i_pll|altpll_component|auto_generated|wire_pll1_clk [3] = \i_pll|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \i_pll|altpll_component|auto_generated|wire_pll1_clk [4] = \i_pll|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X18_Y1_N2
fiftyfivenm_io_obuf \i2c_scl~output (
	.i(\i_i2c|scl_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_scl),
	.obar());
// synopsys translate_off
defparam \i2c_scl~output .bus_hold = "false";
defparam \i2c_scl~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y17_N23
fiftyfivenm_io_obuf \spi0_miso~output (
	.i(\spi0_miso~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi0_miso),
	.obar());
// synopsys translate_off
defparam \spi0_miso~output .bus_hold = "false";
defparam \spi0_miso~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N30
fiftyfivenm_io_obuf \ad_spi_cs~output (
	.i(\ad_spi0_npcs0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ad_spi_cs),
	.obar());
// synopsys translate_off
defparam \ad_spi_cs~output .bus_hold = "false";
defparam \ad_spi_cs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
fiftyfivenm_io_obuf \ad_spi_sclk~output (
	.i(\spi0_spck~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ad_spi_sclk),
	.obar());
// synopsys translate_off
defparam \ad_spi_sclk~output .bus_hold = "false";
defparam \ad_spi_sclk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
fiftyfivenm_io_obuf \spi5_spck~output (
	.i(\spi5_gen.i_bypass|spi5_spck~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi5_spck),
	.obar());
// synopsys translate_off
defparam \spi5_spck~output .bus_hold = "false";
defparam \spi5_spck~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
fiftyfivenm_io_obuf \spi5_npcs0~output (
	.i(\spi5_gen.i_bypass|spi5_npcs0~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi5_npcs0),
	.obar());
// synopsys translate_off
defparam \spi5_npcs0~output .bus_hold = "false";
defparam \spi5_npcs0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
fiftyfivenm_io_obuf \spi5_mosi~output (
	.i(\spi5_gen.i_bypass|spi5_mosi~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(spi5_mosi),
	.obar());
// synopsys translate_off
defparam \spi5_mosi~output .bus_hold = "false";
defparam \spi5_mosi~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y17_N2
fiftyfivenm_io_obuf \led_wifi~output (
	.i(\led_wifi~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_wifi),
	.obar());
// synopsys translate_off
defparam \led_wifi~output .bus_hold = "false";
defparam \led_wifi~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y7_N2
fiftyfivenm_io_obuf \tp_42~output (
	.i(\ad_spi0_mosi~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tp_42),
	.obar());
// synopsys translate_off
defparam \tp_42~output .bus_hold = "false";
defparam \tp_42~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y14_N23
fiftyfivenm_io_obuf \rf_sw3~output (
	.i(\gpio3~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rf_sw3),
	.obar());
// synopsys translate_off
defparam \rf_sw3~output .bus_hold = "false";
defparam \rf_sw3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y14_N16
fiftyfivenm_io_obuf \rf_sw4~output (
	.i(\gpio2~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rf_sw4),
	.obar());
// synopsys translate_off
defparam \rf_sw4~output .bus_hold = "false";
defparam \rf_sw4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y13_N2
fiftyfivenm_io_obuf \xin_sms4470~output (
	.i(\xout_sms4470_m~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(xin_sms4470),
	.obar());
// synopsys translate_off
defparam \xin_sms4470~output .bus_hold = "false";
defparam \xin_sms4470~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
fiftyfivenm_io_obuf \ad_spi_sdio~output (
	.i(\ad_spi0_mosi~0_combout ),
	.oe(\ad_spi_sdio~2_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ad_spi_sdio),
	.obar());
// synopsys translate_off
defparam \ad_spi_sdio~output .bus_hold = "false";
defparam \ad_spi_sdio~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y1_N16
fiftyfivenm_io_obuf \i2c_sda~output (
	.i(\i_i2c|sdao~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(i2c_sda),
	.obar());
// synopsys translate_off
defparam \i2c_sda~output .bus_hold = "false";
defparam \i2c_sda~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
fiftyfivenm_io_ibuf \i2c_base_clk~input (
	.i(i2c_base_clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i2c_base_clk~input_o ));
// synopsys translate_off
defparam \i2c_base_clk~input .bus_hold = "false";
defparam \i2c_base_clk~input .listen_to_nsleep_signal = "false";
defparam \i2c_base_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
fiftyfivenm_clkctrl \i2c_base_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\i2c_base_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\i2c_base_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \i2c_base_clk~inputclkctrl .clock_type = "global clock";
defparam \i2c_base_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
fiftyfivenm_io_ibuf \i2c_trig~input (
	.i(i2c_trig),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i2c_trig~input_o ));
// synopsys translate_off
defparam \i2c_trig~input .bus_hold = "false";
defparam \i2c_trig~input .listen_to_nsleep_signal = "false";
defparam \i2c_trig~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N0
fiftyfivenm_lcell_comb \i_i2c|bit_cntr~0 (
// Equation(s):
// \i_i2c|bit_cntr~0_combout  = ((\i_i2c|scl_reg~q  & (!\i_i2c|bit_cntr [1])) # (!\i_i2c|scl_reg~q  & ((\i_i2c|bit_cntr [2])))) # (!\i_i2c|dummy_en~q )

	.dataa(\i_i2c|bit_cntr [1]),
	.datab(\i_i2c|dummy_en~q ),
	.datac(\i_i2c|bit_cntr [2]),
	.datad(\i_i2c|scl_reg~q ),
	.cin(gnd),
	.combout(\i_i2c|bit_cntr~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_i2c|bit_cntr~0 .lut_mask = 16'h77F3;
defparam \i_i2c|bit_cntr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N1
dffeas \i_i2c|bit_cntr[2] (
	.clk(\i2c_base_clk~inputclkctrl_outclk ),
	.d(\i_i2c|bit_cntr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_i2c|bit_cntr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_i2c|bit_cntr[2] .is_wysiwyg = "true";
defparam \i_i2c|bit_cntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N22
fiftyfivenm_lcell_comb \i_i2c|bit_cntr~4 (
// Equation(s):
// \i_i2c|bit_cntr~4_combout  = (\i_i2c|dummy_en~q  & (!\i_i2c|bit_cntr [2] & ((!\i_i2c|bit_cntr [0]) # (!\i_i2c|bit_cntr [1]))))

	.dataa(\i_i2c|bit_cntr [1]),
	.datab(\i_i2c|bit_cntr [0]),
	.datac(\i_i2c|dummy_en~q ),
	.datad(\i_i2c|bit_cntr [2]),
	.cin(gnd),
	.combout(\i_i2c|bit_cntr~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_i2c|bit_cntr~4 .lut_mask = 16'h0070;
defparam \i_i2c|bit_cntr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N8
fiftyfivenm_lcell_comb \i_i2c|bit_cntr[0]~2 (
// Equation(s):
// \i_i2c|bit_cntr[0]~2_combout  = (\i_i2c|scl_reg~q ) # (!\i_i2c|dummy_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_i2c|dummy_en~q ),
	.datad(\i_i2c|scl_reg~q ),
	.cin(gnd),
	.combout(\i_i2c|bit_cntr[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_i2c|bit_cntr[0]~2 .lut_mask = 16'hFF0F;
defparam \i_i2c|bit_cntr[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N23
dffeas \i_i2c|bit_cntr[3] (
	.clk(\i2c_base_clk~inputclkctrl_outclk ),
	.d(\i_i2c|bit_cntr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_i2c|bit_cntr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_i2c|bit_cntr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_i2c|bit_cntr[3] .is_wysiwyg = "true";
defparam \i_i2c|bit_cntr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N24
fiftyfivenm_lcell_comb \i_i2c|bit_cntr~3 (
// Equation(s):
// \i_i2c|bit_cntr~3_combout  = (\i_i2c|WideAnd0~0_combout  & (\i_i2c|dummy_en~q  & (\i_i2c|bit_cntr [3] $ (!\i_i2c|bit_cntr [2]))))

	.dataa(\i_i2c|WideAnd0~0_combout ),
	.datab(\i_i2c|dummy_en~q ),
	.datac(\i_i2c|bit_cntr [3]),
	.datad(\i_i2c|bit_cntr [2]),
	.cin(gnd),
	.combout(\i_i2c|bit_cntr~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_i2c|bit_cntr~3 .lut_mask = 16'h8008;
defparam \i_i2c|bit_cntr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N25
dffeas \i_i2c|bit_cntr[0] (
	.clk(\i2c_base_clk~inputclkctrl_outclk ),
	.d(\i_i2c|bit_cntr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_i2c|bit_cntr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_i2c|bit_cntr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_i2c|bit_cntr[0] .is_wysiwyg = "true";
defparam \i_i2c|bit_cntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N10
fiftyfivenm_lcell_comb \i_i2c|bit_cntr~1 (
// Equation(s):
// \i_i2c|bit_cntr~1_combout  = ((\i_i2c|bit_cntr [0] & ((\i_i2c|bit_cntr [2]) # (!\i_i2c|bit_cntr [1])))) # (!\i_i2c|dummy_en~q )

	.dataa(\i_i2c|bit_cntr [0]),
	.datab(\i_i2c|dummy_en~q ),
	.datac(\i_i2c|bit_cntr [1]),
	.datad(\i_i2c|bit_cntr [2]),
	.cin(gnd),
	.combout(\i_i2c|bit_cntr~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_i2c|bit_cntr~1 .lut_mask = 16'hBB3B;
defparam \i_i2c|bit_cntr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N11
dffeas \i_i2c|bit_cntr[1] (
	.clk(\i2c_base_clk~inputclkctrl_outclk ),
	.d(\i_i2c|bit_cntr~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_i2c|bit_cntr[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_i2c|bit_cntr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_i2c|bit_cntr[1] .is_wysiwyg = "true";
defparam \i_i2c|bit_cntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N26
fiftyfivenm_lcell_comb \i_i2c|WideAnd0~0 (
// Equation(s):
// \i_i2c|WideAnd0~0_combout  = ((\i_i2c|bit_cntr [2]) # (!\i_i2c|bit_cntr [0])) # (!\i_i2c|bit_cntr [1])

	.dataa(\i_i2c|bit_cntr [1]),
	.datab(\i_i2c|bit_cntr [0]),
	.datac(gnd),
	.datad(\i_i2c|bit_cntr [2]),
	.cin(gnd),
	.combout(\i_i2c|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_i2c|WideAnd0~0 .lut_mask = 16'hFF77;
defparam \i_i2c|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y1_N15
fiftyfivenm_io_ibuf \i2c_sda~input (
	.i(i2c_sda),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\i2c_sda~input_o ));
// synopsys translate_off
defparam \i2c_sda~input .bus_hold = "false";
defparam \i2c_sda~input .listen_to_nsleep_signal = "false";
defparam \i2c_sda~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N4
fiftyfivenm_lcell_comb \i_i2c|sdao~0 (
// Equation(s):
// \i_i2c|sdao~0_combout  = (\i_i2c|scl_reg~q  & (!\i_i2c|WideAnd0~0_combout  & \i2c_sda~input_o ))

	.dataa(gnd),
	.datab(\i_i2c|scl_reg~q ),
	.datac(\i_i2c|WideAnd0~0_combout ),
	.datad(\i2c_sda~input_o ),
	.cin(gnd),
	.combout(\i_i2c|sdao~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_i2c|sdao~0 .lut_mask = 16'h0C00;
defparam \i_i2c|sdao~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N2
fiftyfivenm_lcell_comb \i_i2c|trig_sync~0 (
// Equation(s):
// \i_i2c|trig_sync~0_combout  = !\i2c_trig~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_trig~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_i2c|trig_sync~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_i2c|trig_sync~0 .lut_mask = 16'h0F0F;
defparam \i_i2c|trig_sync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N3
dffeas \i_i2c|trig_sync (
	.clk(\i2c_base_clk~inputclkctrl_outclk ),
	.d(\i_i2c|trig_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_i2c|trig_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_i2c|trig_sync .is_wysiwyg = "true";
defparam \i_i2c|trig_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N14
fiftyfivenm_lcell_comb \i_i2c|dummy_en~0 (
// Equation(s):
// \i_i2c|dummy_en~0_combout  = (\i2c_trig~input_o  & ((\i_i2c|trig_sync~q ) # ((!\i_i2c|sdao~0_combout  & \i_i2c|dummy_en~q )))) # (!\i2c_trig~input_o  & (!\i_i2c|sdao~0_combout  & (\i_i2c|dummy_en~q )))

	.dataa(\i2c_trig~input_o ),
	.datab(\i_i2c|sdao~0_combout ),
	.datac(\i_i2c|dummy_en~q ),
	.datad(\i_i2c|trig_sync~q ),
	.cin(gnd),
	.combout(\i_i2c|dummy_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_i2c|dummy_en~0 .lut_mask = 16'hBA30;
defparam \i_i2c|dummy_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N15
dffeas \i_i2c|dummy_en (
	.clk(\i2c_base_clk~inputclkctrl_outclk ),
	.d(\i_i2c|dummy_en~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_i2c|dummy_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_i2c|dummy_en .is_wysiwyg = "true";
defparam \i_i2c|dummy_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N16
fiftyfivenm_lcell_comb \i_i2c|scl_reg~0 (
// Equation(s):
// \i_i2c|scl_reg~0_combout  = (!\i_i2c|scl_reg~q ) # (!\i_i2c|dummy_en~q )

	.dataa(gnd),
	.datab(\i_i2c|dummy_en~q ),
	.datac(\i_i2c|scl_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_i2c|scl_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_i2c|scl_reg~0 .lut_mask = 16'h3F3F;
defparam \i_i2c|scl_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N17
dffeas \i_i2c|scl_reg (
	.clk(\i2c_base_clk~inputclkctrl_outclk ),
	.d(\i_i2c|scl_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_i2c|scl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_i2c|scl_reg .is_wysiwyg = "true";
defparam \i_i2c|scl_reg .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
fiftyfivenm_io_ibuf \prog_en~input (
	.i(prog_en),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\prog_en~input_o ));
// synopsys translate_off
defparam \prog_en~input .bus_hold = "false";
defparam \prog_en~input .listen_to_nsleep_signal = "false";
defparam \prog_en~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y7_N8
fiftyfivenm_io_ibuf \spi0_mosi~input (
	.i(spi0_mosi),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\spi0_mosi~input_o ));
// synopsys translate_off
defparam \spi0_mosi~input .bus_hold = "false";
defparam \spi0_mosi~input .listen_to_nsleep_signal = "false";
defparam \spi0_mosi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N10
fiftyfivenm_lcell_comb \ad_spi0_mosi~0 (
// Equation(s):
// \ad_spi0_mosi~0_combout  = (!\prog_en~input_o  & \spi0_mosi~input_o )

	.dataa(gnd),
	.datab(\prog_en~input_o ),
	.datac(gnd),
	.datad(\spi0_mosi~input_o ),
	.cin(gnd),
	.combout(\ad_spi0_mosi~0_combout ),
	.cout());
// synopsys translate_off
defparam \ad_spi0_mosi~0 .lut_mask = 16'h3300;
defparam \ad_spi0_mosi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y15_N15
fiftyfivenm_io_ibuf \spi0_npcs0~input (
	.i(spi0_npcs0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\spi0_npcs0~input_o ));
// synopsys translate_off
defparam \spi0_npcs0~input .bus_hold = "false";
defparam \spi0_npcs0~input .listen_to_nsleep_signal = "false";
defparam \spi0_npcs0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y17_N8
fiftyfivenm_io_ibuf \spi0_spck~input (
	.i(spi0_spck),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\spi0_spck~input_o ));
// synopsys translate_off
defparam \spi0_spck~input .bus_hold = "false";
defparam \spi0_spck~input .listen_to_nsleep_signal = "false";
defparam \spi0_spck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N0
fiftyfivenm_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\WideOr0~0_combout  & (spi0_ck_cnt[0] $ (VCC))) # (!\WideOr0~0_combout  & (spi0_ck_cnt[0] & VCC))
// \Add0~1  = CARRY((\WideOr0~0_combout  & spi0_ck_cnt[0]))

	.dataa(\WideOr0~0_combout ),
	.datab(spi0_ck_cnt[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N2
fiftyfivenm_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\WideOr0~0_combout  & ((spi0_ck_cnt[1] & (\Add0~1  & VCC)) # (!spi0_ck_cnt[1] & (!\Add0~1 )))) # (!\WideOr0~0_combout  & ((spi0_ck_cnt[1] & (!\Add0~1 )) # (!spi0_ck_cnt[1] & ((\Add0~1 ) # (GND)))))
// \Add0~3  = CARRY((\WideOr0~0_combout  & (!spi0_ck_cnt[1] & !\Add0~1 )) # (!\WideOr0~0_combout  & ((!\Add0~1 ) # (!spi0_ck_cnt[1]))))

	.dataa(\WideOr0~0_combout ),
	.datab(spi0_ck_cnt[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h9617;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N12
fiftyfivenm_lcell_comb \ad_spi0_npcs0~0 (
// Equation(s):
// \ad_spi0_npcs0~0_combout  = (\prog_en~input_o ) # (\spi0_npcs0~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\prog_en~input_o ),
	.datad(\spi0_npcs0~input_o ),
	.cin(gnd),
	.combout(\ad_spi0_npcs0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ad_spi0_npcs0~0 .lut_mask = 16'hFFF0;
defparam \ad_spi0_npcs0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N3
dffeas \spi0_ck_cnt[1] (
	.clk(\spi0_spck~input_o ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\ad_spi0_npcs0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spi0_ck_cnt[1]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0_ck_cnt[1] .is_wysiwyg = "true";
defparam \spi0_ck_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N4
fiftyfivenm_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = ((\WideOr0~0_combout  $ (spi0_ck_cnt[2] $ (!\Add0~3 )))) # (GND)
// \Add0~5  = CARRY((\WideOr0~0_combout  & ((spi0_ck_cnt[2]) # (!\Add0~3 ))) # (!\WideOr0~0_combout  & (spi0_ck_cnt[2] & !\Add0~3 )))

	.dataa(\WideOr0~0_combout ),
	.datab(spi0_ck_cnt[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'h698E;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y15_N5
dffeas \spi0_ck_cnt[2] (
	.clk(\spi0_spck~input_o ),
	.d(\Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\ad_spi0_npcs0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spi0_ck_cnt[2]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0_ck_cnt[2] .is_wysiwyg = "true";
defparam \spi0_ck_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N6
fiftyfivenm_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = \WideOr0~0_combout  $ (\Add0~5  $ (!spi0_ck_cnt[3]))

	.dataa(\WideOr0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(spi0_ck_cnt[3]),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5AA5;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N16
fiftyfivenm_lcell_comb \spi0_ck_cnt[3]~0 (
// Equation(s):
// \spi0_ck_cnt[3]~0_combout  = !\Add0~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~6_combout ),
	.cin(gnd),
	.combout(\spi0_ck_cnt[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi0_ck_cnt[3]~0 .lut_mask = 16'h00FF;
defparam \spi0_ck_cnt[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N12
fiftyfivenm_lcell_comb \spi0_ck_cnt[3]~feeder (
// Equation(s):
// \spi0_ck_cnt[3]~feeder_combout  = \spi0_ck_cnt[3]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi0_ck_cnt[3]~0_combout ),
	.cin(gnd),
	.combout(\spi0_ck_cnt[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi0_ck_cnt[3]~feeder .lut_mask = 16'hFF00;
defparam \spi0_ck_cnt[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N13
dffeas \spi0_ck_cnt[3] (
	.clk(\spi0_spck~input_o ),
	.d(\spi0_ck_cnt[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\ad_spi0_npcs0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spi0_ck_cnt[3]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0_ck_cnt[3] .is_wysiwyg = "true";
defparam \spi0_ck_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N30
fiftyfivenm_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (spi0_ck_cnt[0]) # ((spi0_ck_cnt[1]) # ((spi0_ck_cnt[2]) # (!spi0_ck_cnt[3])))

	.dataa(spi0_ck_cnt[0]),
	.datab(spi0_ck_cnt[1]),
	.datac(spi0_ck_cnt[2]),
	.datad(spi0_ck_cnt[3]),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'hFEFF;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N1
dffeas \spi0_ck_cnt[0] (
	.clk(\spi0_spck~input_o ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\ad_spi0_npcs0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(spi0_ck_cnt[0]),
	.prn(vcc));
// synopsys translate_off
defparam \spi0_ck_cnt[0] .is_wysiwyg = "true";
defparam \spi0_ck_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N20
fiftyfivenm_lcell_comb \ad_spi_rw~0 (
// Equation(s):
// \ad_spi_rw~0_combout  = (spi0_ck_cnt[0] & (!spi0_ck_cnt[1] & !spi0_ck_cnt[2]))

	.dataa(spi0_ck_cnt[0]),
	.datab(spi0_ck_cnt[1]),
	.datac(spi0_ck_cnt[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ad_spi_rw~0_combout ),
	.cout());
// synopsys translate_off
defparam \ad_spi_rw~0 .lut_mask = 16'h0202;
defparam \ad_spi_rw~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N26
fiftyfivenm_lcell_comb \ad_spi_rw~1 (
// Equation(s):
// \ad_spi_rw~1_combout  = (\ad_spi_rw~0_combout  & (\spi0_mosi~input_o  & (!\prog_en~input_o ))) # (!\ad_spi_rw~0_combout  & (((\ad_spi_rw~q ))))

	.dataa(\spi0_mosi~input_o ),
	.datab(\prog_en~input_o ),
	.datac(\ad_spi_rw~q ),
	.datad(\ad_spi_rw~0_combout ),
	.cin(gnd),
	.combout(\ad_spi_rw~1_combout ),
	.cout());
// synopsys translate_off
defparam \ad_spi_rw~1 .lut_mask = 16'h22F0;
defparam \ad_spi_rw~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N27
dffeas ad_spi_rw(
	.clk(\spi0_spck~input_o ),
	.d(gnd),
	.asdata(\ad_spi_rw~1_combout ),
	.clrn(!\ad_spi0_npcs0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_spi_rw~q ),
	.prn(vcc));
// synopsys translate_off
defparam ad_spi_rw.is_wysiwyg = "true";
defparam ad_spi_rw.power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y15_N19
dffeas ad_spi_oe_b(
	.clk(!\spi0_spck~input_o ),
	.d(gnd),
	.asdata(\ad_spi_rw~q ),
	.clrn(!\ad_spi0_npcs0~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ad_spi_oe_b~q ),
	.prn(vcc));
// synopsys translate_off
defparam ad_spi_oe_b.is_wysiwyg = "true";
defparam ad_spi_oe_b.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N28
fiftyfivenm_lcell_comb \ad_spi_sdio~2 (
// Equation(s):
// \ad_spi_sdio~2_combout  = (!\spi0_npcs0~input_o  & (!\prog_en~input_o  & !\ad_spi_oe_b~q ))

	.dataa(gnd),
	.datab(\spi0_npcs0~input_o ),
	.datac(\prog_en~input_o ),
	.datad(\ad_spi_oe_b~q ),
	.cin(gnd),
	.combout(\ad_spi_sdio~2_combout ),
	.cout());
// synopsys translate_off
defparam \ad_spi_sdio~2 .lut_mask = 16'h0003;
defparam \ad_spi_sdio~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N12
fiftyfivenm_lcell_comb \i_i2c|sdao~1 (
// Equation(s):
// \i_i2c|sdao~1_combout  = (\i_i2c|bit_cntr [1] & (!\i_i2c|bit_cntr [0] & (\i_i2c|bit_cntr [3] $ (!\i_i2c|bit_cntr [2])))) # (!\i_i2c|bit_cntr [1] & (\i_i2c|bit_cntr [0] & (\i_i2c|bit_cntr [3])))

	.dataa(\i_i2c|bit_cntr [1]),
	.datab(\i_i2c|bit_cntr [0]),
	.datac(\i_i2c|bit_cntr [3]),
	.datad(\i_i2c|bit_cntr [2]),
	.cin(gnd),
	.combout(\i_i2c|sdao~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_i2c|sdao~1 .lut_mask = 16'h6042;
defparam \i_i2c|sdao~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N30
fiftyfivenm_lcell_comb \i_i2c|adr_out~0 (
// Equation(s):
// \i_i2c|adr_out~0_combout  = (\i_i2c|WideAnd0~0_combout  & ((\i_i2c|adr_out~q ) # ((\i2c_trig~input_o  & \i_i2c|trig_sync~q )))) # (!\i_i2c|WideAnd0~0_combout  & (\i2c_trig~input_o  & ((\i_i2c|trig_sync~q ))))

	.dataa(\i_i2c|WideAnd0~0_combout ),
	.datab(\i2c_trig~input_o ),
	.datac(\i_i2c|adr_out~q ),
	.datad(\i_i2c|trig_sync~q ),
	.cin(gnd),
	.combout(\i_i2c|adr_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_i2c|adr_out~0 .lut_mask = 16'hECA0;
defparam \i_i2c|adr_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N31
dffeas \i_i2c|adr_out (
	.clk(\i2c_base_clk~inputclkctrl_outclk ),
	.d(\i_i2c|adr_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_i2c|adr_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_i2c|adr_out .is_wysiwyg = "true";
defparam \i_i2c|adr_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N20
fiftyfivenm_lcell_comb \i_i2c|sdao~2 (
// Equation(s):
// \i_i2c|sdao~2_combout  = (\i_i2c|adr_out~q  & (!\i_i2c|sdao~1_combout  & ((\i_i2c|scl_reg~q )))) # (!\i_i2c|adr_out~q  & (((\i_i2c|dummy_en~q ) # (\i_i2c|scl_reg~q ))))

	.dataa(\i_i2c|sdao~1_combout ),
	.datab(\i_i2c|dummy_en~q ),
	.datac(\i_i2c|adr_out~q ),
	.datad(\i_i2c|scl_reg~q ),
	.cin(gnd),
	.combout(\i_i2c|sdao~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_i2c|sdao~2 .lut_mask = 16'h5F0C;
defparam \i_i2c|sdao~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N6
fiftyfivenm_lcell_comb \i_i2c|sdao~3 (
// Equation(s):
// \i_i2c|sdao~3_combout  = (!\i_i2c|sdao~0_combout  & ((\i_i2c|sdao~2_combout ) # ((\i_i2c|sdao~q  & !\i_i2c|scl_reg~q ))))

	.dataa(\i_i2c|sdao~2_combout ),
	.datab(\i_i2c|sdao~q ),
	.datac(\i_i2c|sdao~0_combout ),
	.datad(\i_i2c|scl_reg~q ),
	.cin(gnd),
	.combout(\i_i2c|sdao~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_i2c|sdao~3 .lut_mask = 16'h0A0E;
defparam \i_i2c|sdao~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y1_N28
fiftyfivenm_lcell_comb \i_i2c|sdao~4 (
// Equation(s):
// \i_i2c|sdao~4_combout  = (\i_i2c|sdao~3_combout  & ((!\i2c_trig~input_o ) # (!\i_i2c|trig_sync~q )))

	.dataa(gnd),
	.datab(\i_i2c|trig_sync~q ),
	.datac(\i2c_trig~input_o ),
	.datad(\i_i2c|sdao~3_combout ),
	.cin(gnd),
	.combout(\i_i2c|sdao~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_i2c|sdao~4 .lut_mask = 16'h3F00;
defparam \i_i2c|sdao~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y1_N29
dffeas \i_i2c|sdao (
	.clk(\i2c_base_clk~inputclkctrl_outclk ),
	.d(\i_i2c|sdao~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_i2c|sdao~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_i2c|sdao .is_wysiwyg = "true";
defparam \i_i2c|sdao .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y8_N22
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G9
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N8
fiftyfivenm_lcell_comb \ufm_spi_en_n~0 (
// Equation(s):
// \ufm_spi_en_n~0_combout  = (\prog_en~input_o  & !\spi0_npcs0~input_o )

	.dataa(\prog_en~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi0_npcs0~input_o ),
	.cin(gnd),
	.combout(\ufm_spi_en_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \ufm_spi_en_n~0 .lut_mask = 16'h00AA;
defparam \ufm_spi_en_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N10
fiftyfivenm_lcell_comb \ufm_rst_ff[0]~feeder (
// Equation(s):
// \ufm_rst_ff[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ufm_rst_ff[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ufm_rst_ff[0]~feeder .lut_mask = 16'hFFFF;
defparam \ufm_rst_ff[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N11
dffeas \ufm_rst_ff[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ufm_rst_ff[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ufm_rst_ff[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ufm_rst_ff[0] .is_wysiwyg = "true";
defparam \ufm_rst_ff[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N24
fiftyfivenm_lcell_comb \ufm_rst_ff[1]~feeder (
// Equation(s):
// \ufm_rst_ff[1]~feeder_combout  = ufm_rst_ff[0]

	.dataa(ufm_rst_ff[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ufm_rst_ff[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ufm_rst_ff[1]~feeder .lut_mask = 16'hAAAA;
defparam \ufm_rst_ff[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N25
dffeas \ufm_rst_ff[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ufm_rst_ff[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ufm_rst_ff[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ufm_rst_ff[1] .is_wysiwyg = "true";
defparam \ufm_rst_ff[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N18
fiftyfivenm_lcell_comb \ufm_rst_ff[2]~feeder (
// Equation(s):
// \ufm_rst_ff[2]~feeder_combout  = ufm_rst_ff[1]

	.dataa(gnd),
	.datab(ufm_rst_ff[1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ufm_rst_ff[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ufm_rst_ff[2]~feeder .lut_mask = 16'hCCCC;
defparam \ufm_rst_ff[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N19
dffeas \ufm_rst_ff[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ufm_rst_ff[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ufm_rst_ff[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ufm_rst_ff[2] .is_wysiwyg = "true";
defparam \ufm_rst_ff[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y14_N16
fiftyfivenm_lcell_comb \ufm_rst_ff[3]~feeder (
// Equation(s):
// \ufm_rst_ff[3]~feeder_combout  = ufm_rst_ff[2]

	.dataa(gnd),
	.datab(ufm_rst_ff[2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ufm_rst_ff[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ufm_rst_ff[3]~feeder .lut_mask = 16'hCCCC;
defparam \ufm_rst_ff[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y14_N17
dffeas \ufm_rst_ff[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ufm_rst_ff[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ufm_rst_ff[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ufm_rst_ff[3] .is_wysiwyg = "true";
defparam \ufm_rst_ff[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N9
dffeas \i_ufm_spi|spi_en_sync[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ufm_spi_en_n~0_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_en_sync [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_en_sync[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_en_sync[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N19
dffeas \i_ufm_spi|spi_en_sync[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_en_sync [0]),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_en_sync [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_en_sync[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_en_sync[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N18
fiftyfivenm_lcell_comb \i_ufm_spi|always1~1 (
// Equation(s):
// \i_ufm_spi|always1~1_combout  = (!\prog_en~input_o ) # (!\i_ufm_spi|spi_en_sync [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|spi_en_sync [1]),
	.datad(\prog_en~input_o ),
	.cin(gnd),
	.combout(\i_ufm_spi|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|always1~1 .lut_mask = 16'h0FFF;
defparam \i_ufm_spi|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N14
fiftyfivenm_lcell_comb \i_ufm_spi|spi_clk_sync[0]~0 (
// Equation(s):
// \i_ufm_spi|spi_clk_sync[0]~0_combout  = !\spi0_spck~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\spi0_spck~input_o ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_clk_sync[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_clk_sync[0]~0 .lut_mask = 16'h00FF;
defparam \i_ufm_spi|spi_clk_sync[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N15
dffeas \i_ufm_spi|spi_clk_sync[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_clk_sync[0]~0_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_clk_sync [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_clk_sync[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_clk_sync[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N24
fiftyfivenm_lcell_comb \i_ufm_spi|spi_clk_sync[1]~feeder (
// Equation(s):
// \i_ufm_spi|spi_clk_sync[1]~feeder_combout  = \i_ufm_spi|spi_clk_sync [0]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_clk_sync [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_clk_sync[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_clk_sync[1]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|spi_clk_sync[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N25
dffeas \i_ufm_spi|spi_clk_sync[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_clk_sync[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_clk_sync [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_clk_sync[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_clk_sync[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N28
fiftyfivenm_lcell_comb \i_ufm_spi|always1~0 (
// Equation(s):
// \i_ufm_spi|always1~0_combout  = (\i_ufm_spi|spi_clk_sync [1] & (!\i_ufm_spi|spi_clk_sync [0] & \i_ufm_spi|spi_en_sync [1]))

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_clk_sync [1]),
	.datac(\i_ufm_spi|spi_clk_sync [0]),
	.datad(\i_ufm_spi|spi_en_sync [1]),
	.cin(gnd),
	.combout(\i_ufm_spi|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|always1~0 .lut_mask = 16'h0C00;
defparam \i_ufm_spi|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shcntr[0]~6 (
// Equation(s):
// \i_ufm_spi|spi_shcntr[0]~6_combout  = \i_ufm_spi|spi_shcntr [0] $ (VCC)
// \i_ufm_spi|spi_shcntr[0]~7  = CARRY(\i_ufm_spi|spi_shcntr [0])

	.dataa(\i_ufm_spi|spi_shcntr [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shcntr[0]~6_combout ),
	.cout(\i_ufm_spi|spi_shcntr[0]~7 ));
// synopsys translate_off
defparam \i_ufm_spi|spi_shcntr[0]~6 .lut_mask = 16'h55AA;
defparam \i_ufm_spi|spi_shcntr[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N14
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shcntr[4]~15 (
// Equation(s):
// \i_ufm_spi|spi_shcntr[4]~15_combout  = (\i_ufm_spi|spi_shcntr [4] & (\i_ufm_spi|spi_shcntr[3]~14  $ (GND))) # (!\i_ufm_spi|spi_shcntr [4] & (!\i_ufm_spi|spi_shcntr[3]~14  & VCC))
// \i_ufm_spi|spi_shcntr[4]~16  = CARRY((\i_ufm_spi|spi_shcntr [4] & !\i_ufm_spi|spi_shcntr[3]~14 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shcntr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|spi_shcntr[3]~14 ),
	.combout(\i_ufm_spi|spi_shcntr[4]~15_combout ),
	.cout(\i_ufm_spi|spi_shcntr[4]~16 ));
// synopsys translate_off
defparam \i_ufm_spi|spi_shcntr[4]~15 .lut_mask = 16'hC30C;
defparam \i_ufm_spi|spi_shcntr[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N16
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shcntr[5]~17 (
// Equation(s):
// \i_ufm_spi|spi_shcntr[5]~17_combout  = \i_ufm_spi|spi_shcntr[4]~16  $ (\i_ufm_spi|spi_shcntr [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shcntr [5]),
	.cin(\i_ufm_spi|spi_shcntr[4]~16 ),
	.combout(\i_ufm_spi|spi_shcntr[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shcntr[5]~17 .lut_mask = 16'h0FF0;
defparam \i_ufm_spi|spi_shcntr[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N17
dffeas \i_ufm_spi|spi_shcntr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shcntr[5]~17_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(\i_ufm_spi|always1~1_combout ),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shcntr[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shcntr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shcntr[5] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shcntr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N18
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shcntr[3]~8 (
// Equation(s):
// \i_ufm_spi|spi_shcntr[3]~8_combout  = (\i_ufm_spi|always1~1_combout ) # ((\i_ufm_spi|always1~0_combout  & ((!\i_ufm_spi|spi_shcntr [5]) # (!\i_ufm_spi|spi_shcntr [3]))))

	.dataa(\i_ufm_spi|spi_shcntr [3]),
	.datab(\i_ufm_spi|always1~0_combout ),
	.datac(\i_ufm_spi|always1~1_combout ),
	.datad(\i_ufm_spi|spi_shcntr [5]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shcntr[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shcntr[3]~8 .lut_mask = 16'hF4FC;
defparam \i_ufm_spi|spi_shcntr[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N7
dffeas \i_ufm_spi|spi_shcntr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shcntr[0]~6_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(\i_ufm_spi|always1~1_combout ),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shcntr[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shcntr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shcntr[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shcntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N8
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shcntr[1]~9 (
// Equation(s):
// \i_ufm_spi|spi_shcntr[1]~9_combout  = (\i_ufm_spi|spi_shcntr [1] & (!\i_ufm_spi|spi_shcntr[0]~7 )) # (!\i_ufm_spi|spi_shcntr [1] & ((\i_ufm_spi|spi_shcntr[0]~7 ) # (GND)))
// \i_ufm_spi|spi_shcntr[1]~10  = CARRY((!\i_ufm_spi|spi_shcntr[0]~7 ) # (!\i_ufm_spi|spi_shcntr [1]))

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shcntr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|spi_shcntr[0]~7 ),
	.combout(\i_ufm_spi|spi_shcntr[1]~9_combout ),
	.cout(\i_ufm_spi|spi_shcntr[1]~10 ));
// synopsys translate_off
defparam \i_ufm_spi|spi_shcntr[1]~9 .lut_mask = 16'h3C3F;
defparam \i_ufm_spi|spi_shcntr[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N9
dffeas \i_ufm_spi|spi_shcntr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shcntr[1]~9_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(\i_ufm_spi|always1~1_combout ),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shcntr[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shcntr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shcntr[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shcntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shcntr[2]~11 (
// Equation(s):
// \i_ufm_spi|spi_shcntr[2]~11_combout  = (\i_ufm_spi|spi_shcntr [2] & (\i_ufm_spi|spi_shcntr[1]~10  $ (GND))) # (!\i_ufm_spi|spi_shcntr [2] & (!\i_ufm_spi|spi_shcntr[1]~10  & VCC))
// \i_ufm_spi|spi_shcntr[2]~12  = CARRY((\i_ufm_spi|spi_shcntr [2] & !\i_ufm_spi|spi_shcntr[1]~10 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shcntr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|spi_shcntr[1]~10 ),
	.combout(\i_ufm_spi|spi_shcntr[2]~11_combout ),
	.cout(\i_ufm_spi|spi_shcntr[2]~12 ));
// synopsys translate_off
defparam \i_ufm_spi|spi_shcntr[2]~11 .lut_mask = 16'hC30C;
defparam \i_ufm_spi|spi_shcntr[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N11
dffeas \i_ufm_spi|spi_shcntr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shcntr[2]~11_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(\i_ufm_spi|always1~1_combout ),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shcntr[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shcntr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shcntr[2] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shcntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shcntr[3]~13 (
// Equation(s):
// \i_ufm_spi|spi_shcntr[3]~13_combout  = (\i_ufm_spi|spi_shcntr [3] & (!\i_ufm_spi|spi_shcntr[2]~12 )) # (!\i_ufm_spi|spi_shcntr [3] & ((\i_ufm_spi|spi_shcntr[2]~12 ) # (GND)))
// \i_ufm_spi|spi_shcntr[3]~14  = CARRY((!\i_ufm_spi|spi_shcntr[2]~12 ) # (!\i_ufm_spi|spi_shcntr [3]))

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shcntr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|spi_shcntr[2]~12 ),
	.combout(\i_ufm_spi|spi_shcntr[3]~13_combout ),
	.cout(\i_ufm_spi|spi_shcntr[3]~14 ));
// synopsys translate_off
defparam \i_ufm_spi|spi_shcntr[3]~13 .lut_mask = 16'h3C3F;
defparam \i_ufm_spi|spi_shcntr[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N13
dffeas \i_ufm_spi|spi_shcntr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shcntr[3]~13_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(\i_ufm_spi|always1~1_combout ),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shcntr[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shcntr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shcntr[3] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shcntr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N15
dffeas \i_ufm_spi|spi_shcntr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shcntr[4]~15_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(\i_ufm_spi|always1~1_combout ),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shcntr[3]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shcntr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shcntr[4] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shcntr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
fiftyfivenm_lcell_comb \i_ufm_spi|spi_cmd_hit~0 (
// Equation(s):
// \i_ufm_spi|spi_cmd_hit~0_combout  = (\i_ufm_spi|spi_shcntr [2] & (!\i_ufm_spi|spi_shcntr [3] & (\i_ufm_spi|spi_shcntr [1] & \i_ufm_spi|spi_shcntr [0])))

	.dataa(\i_ufm_spi|spi_shcntr [2]),
	.datab(\i_ufm_spi|spi_shcntr [3]),
	.datac(\i_ufm_spi|spi_shcntr [1]),
	.datad(\i_ufm_spi|spi_shcntr [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_cmd_hit~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_cmd_hit~0 .lut_mask = 16'h2000;
defparam \i_ufm_spi|spi_cmd_hit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
fiftyfivenm_lcell_comb \i_ufm_spi|spi_cmd_hit~1 (
// Equation(s):
// \i_ufm_spi|spi_cmd_hit~1_combout  = (!\i_ufm_spi|always1~1_combout  & (\i_ufm_spi|always1~0_combout  & (!\i_ufm_spi|spi_shcntr [4] & \i_ufm_spi|spi_cmd_hit~0_combout )))

	.dataa(\i_ufm_spi|always1~1_combout ),
	.datab(\i_ufm_spi|always1~0_combout ),
	.datac(\i_ufm_spi|spi_shcntr [4]),
	.datad(\i_ufm_spi|spi_cmd_hit~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_cmd_hit~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_cmd_hit~1 .lut_mask = 16'h0400;
defparam \i_ufm_spi|spi_cmd_hit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N30
fiftyfivenm_lcell_comb \i_ufm_spi|spi_cmd_cmpl~0 (
// Equation(s):
// \i_ufm_spi|spi_cmd_cmpl~0_combout  = (\i_ufm_spi|always1~1_combout  & ((\i_ufm_spi|spi_cmd_cmpl~q ) # ((\i_ufm_spi|spi_cmd_hit~1_combout  & \i_ufm_spi|spi_shcntr [5])))) # (!\i_ufm_spi|always1~1_combout  & (\i_ufm_spi|spi_cmd_hit~1_combout  & 
// ((\i_ufm_spi|spi_shcntr [5]))))

	.dataa(\i_ufm_spi|always1~1_combout ),
	.datab(\i_ufm_spi|spi_cmd_hit~1_combout ),
	.datac(\i_ufm_spi|spi_cmd_cmpl~q ),
	.datad(\i_ufm_spi|spi_shcntr [5]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_cmd_cmpl~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_cmd_cmpl~0 .lut_mask = 16'hECA0;
defparam \i_ufm_spi|spi_cmd_cmpl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N31
dffeas \i_ufm_spi|spi_cmd_cmpl (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_cmd_cmpl~0_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_cmd_cmpl~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_cmd_cmpl .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_cmd_cmpl .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N22
fiftyfivenm_lcell_comb \i_ufm_spi|spi_cmd_hit~2 (
// Equation(s):
// \i_ufm_spi|spi_cmd_hit~2_combout  = (!\i_ufm_spi|spi_shcntr [5] & \i_ufm_spi|spi_cmd_hit~1_combout )

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shcntr [5]),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_cmd_hit~1_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_cmd_hit~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_cmd_hit~2 .lut_mask = 16'h3300;
defparam \i_ufm_spi|spi_cmd_hit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N23
dffeas \i_ufm_spi|spi_cmd_hit (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_cmd_hit~2_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_cmd_hit~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_cmd_hit .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_cmd_hit .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N4
fiftyfivenm_lcell_comb \ufm_spi_mosi~0 (
// Equation(s):
// \ufm_spi_mosi~0_combout  = (!\spi0_mosi~input_o ) # (!\prog_en~input_o )

	.dataa(gnd),
	.datab(\prog_en~input_o ),
	.datac(gnd),
	.datad(\spi0_mosi~input_o ),
	.cin(gnd),
	.combout(\ufm_spi_mosi~0_combout ),
	.cout());
// synopsys translate_off
defparam \ufm_spi_mosi~0 .lut_mask = 16'h33FF;
defparam \ufm_spi_mosi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N5
dffeas \i_ufm_spi|spi_mosi_sync[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ufm_spi_mosi~0_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_mosi_sync [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_mosi_sync[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_mosi_sync[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N17
dffeas \i_ufm_spi|spi_mosi_sync[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_mosi_sync [0]),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_mosi_sync [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_mosi_sync[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_mosi_sync[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N20
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[0]~3 (
// Equation(s):
// \i_ufm_spi|spi_shbuf[0]~3_combout  = !\i_ufm_spi|spi_mosi_sync [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_mosi_sync [1]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[0]~3 .lut_mask = 16'h00FF;
defparam \i_ufm_spi|spi_shbuf[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N6
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[7]~2 (
// Equation(s):
// \i_ufm_spi|spi_shbuf[7]~2_combout  = (ufm_rst_ff[3] & (\i_ufm_spi|spi_en_sync [1] & (\i_ufm_spi|always1~0_combout  & \prog_en~input_o )))

	.dataa(ufm_rst_ff[3]),
	.datab(\i_ufm_spi|spi_en_sync [1]),
	.datac(\i_ufm_spi|always1~0_combout ),
	.datad(\prog_en~input_o ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[7]~2 .lut_mask = 16'h8000;
defparam \i_ufm_spi|spi_shbuf[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N21
dffeas \i_ufm_spi|spi_shbuf[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N23
dffeas \i_ufm_spi|spi_shbuf[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N19
dffeas \i_ufm_spi|spi_shbuf[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[2] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N0
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[3]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[3]~feeder_combout  = \i_ufm_spi|spi_shbuf [2]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[3]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|spi_shbuf[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N1
dffeas \i_ufm_spi|spi_shbuf[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[3] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N16
fiftyfivenm_lcell_comb \i_ufm_spi|spi_fsm_ns.0000~0 (
// Equation(s):
// \i_ufm_spi|spi_fsm_ns.0000~0_combout  = \i_ufm_spi|spi_shbuf [3] $ (((!\i_ufm_spi|spi_shbuf [1] & (!\i_ufm_spi|spi_shbuf [2] & !\i_ufm_spi|spi_shbuf [0]))))

	.dataa(\i_ufm_spi|spi_shbuf [1]),
	.datab(\i_ufm_spi|spi_shbuf [2]),
	.datac(\i_ufm_spi|spi_shbuf [0]),
	.datad(\i_ufm_spi|spi_shbuf [3]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_fsm_ns.0000~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_fsm_ns.0000~0 .lut_mask = 16'hFE01;
defparam \i_ufm_spi|spi_fsm_ns.0000~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N12
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[4]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[4]~feeder_combout  = \i_ufm_spi|spi_shbuf [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [3]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[4]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|spi_shbuf[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N13
dffeas \i_ufm_spi|spi_shbuf[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[4] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N4
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[5]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[5]~feeder_combout  = \i_ufm_spi|spi_shbuf [4]

	.dataa(\i_ufm_spi|spi_shbuf [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[5]~feeder .lut_mask = 16'hAAAA;
defparam \i_ufm_spi|spi_shbuf[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N5
dffeas \i_ufm_spi|spi_shbuf[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[5] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N25
dffeas \i_ufm_spi|spi_shbuf[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[6] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N26
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[7]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[7]~feeder_combout  = \i_ufm_spi|spi_shbuf [6]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[7]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|spi_shbuf[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N27
dffeas \i_ufm_spi|spi_shbuf[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[7] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N24
fiftyfivenm_lcell_comb \i_ufm_spi|Selector37~0 (
// Equation(s):
// \i_ufm_spi|Selector37~0_combout  = (!\i_ufm_spi|spi_shbuf [7] & (!\i_ufm_spi|spi_shbuf [5] & (!\i_ufm_spi|spi_shbuf [6] & !\i_ufm_spi|spi_shbuf [4])))

	.dataa(\i_ufm_spi|spi_shbuf [7]),
	.datab(\i_ufm_spi|spi_shbuf [5]),
	.datac(\i_ufm_spi|spi_shbuf [6]),
	.datad(\i_ufm_spi|spi_shbuf [4]),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector37~0 .lut_mask = 16'h0001;
defparam \i_ufm_spi|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
fiftyfivenm_lcell_comb \i_ufm_spi|spi_fsm_ns.0000~1 (
// Equation(s):
// \i_ufm_spi|spi_fsm_ns.0000~1_combout  = (!\i_ufm_spi|spi_fsm_cs.0000~q  & (((\i_ufm_spi|spi_fsm_ns.0000~0_combout ) # (!\i_ufm_spi|Selector37~0_combout )) # (!\i_ufm_spi|spi_cmd_hit~q )))

	.dataa(\i_ufm_spi|spi_cmd_hit~q ),
	.datab(\i_ufm_spi|spi_fsm_cs.0000~q ),
	.datac(\i_ufm_spi|spi_fsm_ns.0000~0_combout ),
	.datad(\i_ufm_spi|Selector37~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_fsm_ns.0000~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_fsm_ns.0000~1 .lut_mask = 16'h3133;
defparam \i_ufm_spi|spi_fsm_ns.0000~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
fiftyfivenm_lcell_comb \i_ufm_spi|spi_fsm_ns.0000~2 (
// Equation(s):
// \i_ufm_spi|spi_fsm_ns.0000~2_combout  = (!\i_ufm_spi|spi_en_sync [1] & (!\i_ufm_spi|spi_fsm_ns.0000~1_combout  & ((!\i_ufm_spi|spi_fsm_cs.0000~q ) # (!\i_ufm_spi|spi_cmd_cmpl~q ))))

	.dataa(\i_ufm_spi|spi_cmd_cmpl~q ),
	.datab(\i_ufm_spi|spi_en_sync [1]),
	.datac(\i_ufm_spi|spi_fsm_cs.0000~q ),
	.datad(\i_ufm_spi|spi_fsm_ns.0000~1_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_fsm_ns.0000~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_fsm_ns.0000~2 .lut_mask = 16'h0013;
defparam \i_ufm_spi|spi_fsm_ns.0000~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N29
dffeas \i_ufm_spi|spi_fsm_cs.0000 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_fsm_ns.0000~2_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_fsm_cs.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_fsm_cs.0000 .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_fsm_cs.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N22
fiftyfivenm_lcell_comb \i_ufm_spi|spi_miso~0 (
// Equation(s):
// \i_ufm_spi|spi_miso~0_combout  = (!\i_ufm_spi|spi_clk_sync [1] & (\i_ufm_spi|spi_clk_sync [0] & ((\i_ufm_spi|spi_fsm_cs.0000~q ) # (!\i_ufm_spi|spi_cmd_hit~q ))))

	.dataa(\i_ufm_spi|spi_fsm_cs.0000~q ),
	.datab(\i_ufm_spi|spi_cmd_hit~q ),
	.datac(\i_ufm_spi|spi_clk_sync [1]),
	.datad(\i_ufm_spi|spi_clk_sync [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_miso~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_miso~0 .lut_mask = 16'h0B00;
defparam \i_ufm_spi|spi_miso~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \i_pll|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\i_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk~inputclkctrl_outclk }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\i_pll|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\i_pll|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \i_pll|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \i_pll|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \i_pll|altpll_component|auto_generated|pll1 .c0_high = 48;
defparam \i_pll|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \i_pll|altpll_component|auto_generated|pll1 .c0_low = 48;
defparam \i_pll|altpll_component|auto_generated|pll1 .c0_mode = "even";
defparam \i_pll|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .c1_high = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .c1_initial = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .c1_low = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .c1_mode = "bypass";
defparam \i_pll|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \i_pll|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \i_pll|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \i_pll|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \i_pll|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \i_pll|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \i_pll|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \i_pll|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \i_pll|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \i_pll|altpll_component|auto_generated|pll1 .clk0_divide_by = 8;
defparam \i_pll|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \i_pll|altpll_component|auto_generated|pll1 .clk0_multiply_by = 1;
defparam \i_pll|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \i_pll|altpll_component|auto_generated|pll1 .clk1_counter = "unused";
defparam \i_pll|altpll_component|auto_generated|pll1 .clk1_divide_by = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \i_pll|altpll_component|auto_generated|pll1 .clk1_multiply_by = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \i_pll|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \i_pll|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \i_pll|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \i_pll|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \i_pll|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \i_pll|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \i_pll|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \i_pll|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \i_pll|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \i_pll|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \i_pll|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \i_pll|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \i_pll|altpll_component|auto_generated|pll1 .m = 12;
defparam \i_pll|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \i_pll|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .n = 1;
defparam \i_pll|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \i_pll|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \i_pll|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \i_pll|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \i_pll|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \i_pll|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \i_pll|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \i_pll|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \i_pll|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \i_pll|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \i_pll|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \i_pll|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \i_pll|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\i_pll|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
fiftyfivenm_lcell_comb \i_ufm_spi|spi_fsm_ns.0100~4 (
// Equation(s):
// \i_ufm_spi|spi_fsm_ns.0100~4_combout  = (\i_ufm_spi|spi_cmd_hit~q  & (!\i_ufm_spi|spi_fsm_cs.0000~q  & (!\i_ufm_spi|spi_shbuf [3] & \i_ufm_spi|Selector37~0_combout )))

	.dataa(\i_ufm_spi|spi_cmd_hit~q ),
	.datab(\i_ufm_spi|spi_fsm_cs.0000~q ),
	.datac(\i_ufm_spi|spi_shbuf [3]),
	.datad(\i_ufm_spi|Selector37~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_fsm_ns.0100~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_fsm_ns.0100~4 .lut_mask = 16'h0200;
defparam \i_ufm_spi|spi_fsm_ns.0100~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N16
fiftyfivenm_lcell_comb \i_ufm_spi|spi_fsm_ns.0011~0 (
// Equation(s):
// \i_ufm_spi|spi_fsm_ns.0011~0_combout  = (\i_ufm_spi|spi_shbuf [1] & (!\i_ufm_spi|spi_shbuf [2] & (\i_ufm_spi|spi_fsm_ns.0100~4_combout  & \i_ufm_spi|spi_shbuf [0])))

	.dataa(\i_ufm_spi|spi_shbuf [1]),
	.datab(\i_ufm_spi|spi_shbuf [2]),
	.datac(\i_ufm_spi|spi_fsm_ns.0100~4_combout ),
	.datad(\i_ufm_spi|spi_shbuf [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_fsm_ns.0011~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_fsm_ns.0011~0 .lut_mask = 16'h2000;
defparam \i_ufm_spi|spi_fsm_ns.0011~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N22
fiftyfivenm_lcell_comb \i_ufm_spi|spi_fsm_ns.0011~1 (
// Equation(s):
// \i_ufm_spi|spi_fsm_ns.0011~1_combout  = (!\i_ufm_spi|spi_en_sync [1] & ((\i_ufm_spi|spi_fsm_ns.0011~0_combout ) # ((\i_ufm_spi|spi_fsm_cs.0011~q  & !\i_ufm_spi|spi_cmd_cmpl~q ))))

	.dataa(\i_ufm_spi|spi_fsm_ns.0011~0_combout ),
	.datab(\i_ufm_spi|spi_en_sync [1]),
	.datac(\i_ufm_spi|spi_fsm_cs.0011~q ),
	.datad(\i_ufm_spi|spi_cmd_cmpl~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_fsm_ns.0011~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_fsm_ns.0011~1 .lut_mask = 16'h2232;
defparam \i_ufm_spi|spi_fsm_ns.0011~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N23
dffeas \i_ufm_spi|spi_fsm_cs.0011 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_fsm_ns.0011~1_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_fsm_cs.0011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_fsm_cs.0011 .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_fsm_cs.0011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N8
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl_wr~0 (
// Equation(s):
// \i_ufm_spi|onchip_ctrl_wr~0_combout  = (\i_ufm_spi|onchip_ctrl_wr~q  & (((!\i_ufm_spi|onchip_ctrl_wr_ack~q )))) # (!\i_ufm_spi|onchip_ctrl_wr~q  & (\i_ufm_spi|spi_fsm_cs.0011~q  & ((\i_ufm_spi|spi_cmd_cmpl~q ))))

	.dataa(\i_ufm_spi|spi_fsm_cs.0011~q ),
	.datab(\i_ufm_spi|onchip_ctrl_wr~q ),
	.datac(\i_ufm_spi|onchip_ctrl_wr_ack~q ),
	.datad(\i_ufm_spi|spi_cmd_cmpl~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl_wr~0 .lut_mask = 16'h2E0C;
defparam \i_ufm_spi|onchip_ctrl_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N9
dffeas \i_ufm_spi|onchip_ctrl_wr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_ctrl_wr~0_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl_wr .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl_wr .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N9
dffeas \i_ufm_spi|onchip_ctrl_wr_ack (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_ctrl_wr~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl_wr_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl_wr_ack .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl_wr_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N20
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl_rd~0 (
// Equation(s):
// \i_ufm_spi|onchip_ctrl_rd~0_combout  = (\i_ufm_spi|onchip_ctrl_rd~q  & (((!\i_ufm_spi|onchip_ctrl_rd_ack~q )))) # (!\i_ufm_spi|onchip_ctrl_rd~q  & (\i_ufm_spi|spi_en_sync [0] & ((!\i_ufm_spi|spi_en_sync [1]))))

	.dataa(\i_ufm_spi|onchip_ctrl_rd~q ),
	.datab(\i_ufm_spi|spi_en_sync [0]),
	.datac(\i_ufm_spi|onchip_ctrl_rd_ack~q ),
	.datad(\i_ufm_spi|spi_en_sync [1]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl_rd~0 .lut_mask = 16'h0A4E;
defparam \i_ufm_spi|onchip_ctrl_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N12
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl_rd~feeder (
// Equation(s):
// \i_ufm_spi|onchip_ctrl_rd~feeder_combout  = \i_ufm_spi|onchip_ctrl_rd~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|onchip_ctrl_rd~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl_rd~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl_rd~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_ctrl_rd~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N13
dffeas \i_ufm_spi|onchip_ctrl_rd (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_ctrl_rd~feeder_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl_rd .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N21
dffeas \i_ufm_spi|onchip_ctrl_rd_ack (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_ctrl_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl_rd_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl_rd_ack .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl_rd_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N8
fiftyfivenm_lcell_comb \i_ufm_spi|avmm_csr_fsm_ns.00~0 (
// Equation(s):
// \i_ufm_spi|avmm_csr_fsm_ns.00~0_combout  = (!\i_ufm_spi|avmm_csr_fsm_cs.00~q  & ((\i_ufm_spi|onchip_ctrl_wr_ack~q ) # (\i_ufm_spi|onchip_ctrl_rd_ack~q )))

	.dataa(\i_ufm_spi|onchip_ctrl_wr_ack~q ),
	.datab(\i_ufm_spi|onchip_ctrl_rd_ack~q ),
	.datac(\i_ufm_spi|avmm_csr_fsm_cs.00~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|avmm_csr_fsm_ns.00~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|avmm_csr_fsm_ns.00~0 .lut_mask = 16'h0E0E;
defparam \i_ufm_spi|avmm_csr_fsm_ns.00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N12
fiftyfivenm_lcell_comb \i_ufm_spi|flash_rst_n[0]~feeder (
// Equation(s):
// \i_ufm_spi|flash_rst_n[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|flash_rst_n[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|flash_rst_n[0]~feeder .lut_mask = 16'hFFFF;
defparam \i_ufm_spi|flash_rst_n[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N13
dffeas \i_ufm_spi|flash_rst_n[0] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|flash_rst_n[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_rst_n [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_rst_n[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_rst_n[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N18
fiftyfivenm_lcell_comb \i_ufm_spi|flash_rst_n[1]~feeder (
// Equation(s):
// \i_ufm_spi|flash_rst_n[1]~feeder_combout  = \i_ufm_spi|flash_rst_n [0]

	.dataa(\i_ufm_spi|flash_rst_n [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|flash_rst_n[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|flash_rst_n[1]~feeder .lut_mask = 16'hAAAA;
defparam \i_ufm_spi|flash_rst_n[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N19
dffeas \i_ufm_spi|flash_rst_n[1] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|flash_rst_n[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_rst_n [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_rst_n[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_rst_n[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N16
fiftyfivenm_lcell_comb \i_ufm_spi|flash_rst_n[2]~feeder (
// Equation(s):
// \i_ufm_spi|flash_rst_n[2]~feeder_combout  = \i_ufm_spi|flash_rst_n [1]

	.dataa(gnd),
	.datab(\i_ufm_spi|flash_rst_n [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|flash_rst_n[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|flash_rst_n[2]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|flash_rst_n[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N17
dffeas \i_ufm_spi|flash_rst_n[2] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|flash_rst_n[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_rst_n [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_rst_n[2] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_rst_n[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N9
dffeas \i_ufm_spi|avmm_csr_fsm_cs.00 (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|avmm_csr_fsm_ns.00~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|avmm_csr_fsm_cs.00~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|avmm_csr_fsm_cs.00 .is_wysiwyg = "true";
defparam \i_ufm_spi|avmm_csr_fsm_cs.00 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N10
fiftyfivenm_lcell_comb \i_ufm_spi|avmm_csr_fsm_ns.01~0 (
// Equation(s):
// \i_ufm_spi|avmm_csr_fsm_ns.01~0_combout  = (!\i_ufm_spi|avmm_csr_fsm_cs.00~q  & \i_ufm_spi|onchip_ctrl_rd_ack~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|avmm_csr_fsm_cs.00~q ),
	.datac(\i_ufm_spi|onchip_ctrl_rd_ack~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|avmm_csr_fsm_ns.01~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|avmm_csr_fsm_ns.01~0 .lut_mask = 16'h3030;
defparam \i_ufm_spi|avmm_csr_fsm_ns.01~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N11
dffeas \i_ufm_spi|avmm_csr_read (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|avmm_csr_fsm_ns.01~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|avmm_csr_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|avmm_csr_read .is_wysiwyg = "true";
defparam \i_ufm_spi|avmm_csr_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N12
fiftyfivenm_lcell_comb \i_ufm_spi|avmm_csr_fsm_ns.10~0 (
// Equation(s):
// \i_ufm_spi|avmm_csr_fsm_ns.10~0_combout  = (\i_ufm_spi|onchip_ctrl_wr_ack~q  & (!\i_ufm_spi|avmm_csr_fsm_cs.00~q  & !\i_ufm_spi|onchip_ctrl_rd_ack~q ))

	.dataa(\i_ufm_spi|onchip_ctrl_wr_ack~q ),
	.datab(\i_ufm_spi|avmm_csr_fsm_cs.00~q ),
	.datac(\i_ufm_spi|onchip_ctrl_rd_ack~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|avmm_csr_fsm_ns.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|avmm_csr_fsm_ns.10~0 .lut_mask = 16'h0202;
defparam \i_ufm_spi|avmm_csr_fsm_ns.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \i_ufm_spi|avmm_csr_addr (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|avmm_csr_fsm_ns.10~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|avmm_csr_addr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|avmm_csr_addr .is_wysiwyg = "true";
defparam \i_ufm_spi|avmm_csr_addr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~0_combout  = (\i_ufm_spi|avmm_csr_read~q  & (\i_ufm_spi|avmm_csr_addr~q )) # (!\i_ufm_spi|avmm_csr_read~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q )))

	.dataa(\i_ufm_spi|avmm_csr_read~q ),
	.datab(\i_ufm_spi|avmm_csr_addr~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~0 .lut_mask = 16'hD8D8;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg1~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg1~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg1~feeder .lut_mask = 16'hFFFF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N23
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg1 (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg1~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg1 .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg1~q 

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~feeder .lut_mask = 16'hAAAA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N17
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2 (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2 .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N2
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl[22]~0 (
// Equation(s):
// \i_ufm_spi|onchip_ctrl[22]~0_combout  = (\i_ufm_spi|spi_fsm_cs.0011~q  & (ufm_rst_ff[3] & \i_ufm_spi|spi_cmd_cmpl~q ))

	.dataa(\i_ufm_spi|spi_fsm_cs.0011~q ),
	.datab(ufm_rst_ff[3]),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_cmd_cmpl~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[22]~0 .lut_mask = 16'h8800;
defparam \i_ufm_spi|onchip_ctrl[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N11
dffeas \i_ufm_spi|onchip_ctrl[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N2
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl[2]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_ctrl[2]~feeder_combout  = \i_ufm_spi|spi_shbuf [2]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[2]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|onchip_ctrl[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N3
dffeas \i_ufm_spi|onchip_ctrl[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_ctrl[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[2] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N15
dffeas \i_ufm_spi|onchip_ctrl[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N30
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl[6]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_ctrl[6]~feeder_combout  = \i_ufm_spi|spi_shbuf [6]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [6]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[6]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|onchip_ctrl[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N31
dffeas \i_ufm_spi|onchip_ctrl[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_ctrl[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[6] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N9
dffeas \i_ufm_spi|onchip_ctrl[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[5] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y9_N7
dffeas \i_ufm_spi|onchip_ctrl[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[3] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N28
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl[4]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_ctrl[4]~feeder_combout  = \i_ufm_spi|spi_shbuf [4]

	.dataa(\i_ufm_spi|spi_shbuf [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[4]~feeder .lut_mask = 16'hAAAA;
defparam \i_ufm_spi|onchip_ctrl[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y9_N29
dffeas \i_ufm_spi|onchip_ctrl[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_ctrl[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[4] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~7 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~7_combout  = (\i_ufm_spi|onchip_ctrl [6] & (\i_ufm_spi|onchip_ctrl [5] & (\i_ufm_spi|onchip_ctrl [3] & \i_ufm_spi|onchip_ctrl [4])))

	.dataa(\i_ufm_spi|onchip_ctrl [6]),
	.datab(\i_ufm_spi|onchip_ctrl [5]),
	.datac(\i_ufm_spi|onchip_ctrl [3]),
	.datad(\i_ufm_spi|onchip_ctrl [4]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~7 .lut_mask = 16'h8000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~8 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~8_combout  = (\i_ufm_spi|onchip_ctrl [1] & (\i_ufm_spi|onchip_ctrl [2] & (\i_ufm_spi|onchip_ctrl [0] & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~7_combout )))

	.dataa(\i_ufm_spi|onchip_ctrl [1]),
	.datab(\i_ufm_spi|onchip_ctrl [2]),
	.datac(\i_ufm_spi|onchip_ctrl [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~7_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~8 .lut_mask = 16'h8000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N11
dffeas \i_ufm_spi|spi_shbuf[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[8] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N0
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[9]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[9]~feeder_combout  = \i_ufm_spi|spi_shbuf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [8]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[9]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|spi_shbuf[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N1
dffeas \i_ufm_spi|spi_shbuf[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[9] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N6
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[10]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[10]~feeder_combout  = \i_ufm_spi|spi_shbuf [9]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[10]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|spi_shbuf[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N7
dffeas \i_ufm_spi|spi_shbuf[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[10] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N4
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[11]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[11]~feeder_combout  = \i_ufm_spi|spi_shbuf [10]

	.dataa(\i_ufm_spi|spi_shbuf [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[11]~feeder .lut_mask = 16'hAAAA;
defparam \i_ufm_spi|spi_shbuf[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N5
dffeas \i_ufm_spi|spi_shbuf[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[11] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N16
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[12]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[12]~feeder_combout  = \i_ufm_spi|spi_shbuf [11]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[12]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|spi_shbuf[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N17
dffeas \i_ufm_spi|spi_shbuf[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[12] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y12_N19
dffeas \i_ufm_spi|spi_shbuf[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[13] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y12_N31
dffeas \i_ufm_spi|spi_shbuf[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[14] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N8
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[15]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[15]~feeder_combout  = \i_ufm_spi|spi_shbuf [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [14]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[15]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|spi_shbuf[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N9
dffeas \i_ufm_spi|spi_shbuf[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[15] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N30
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[16]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[16]~feeder_combout  = \i_ufm_spi|spi_shbuf [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [15]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[16]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|spi_shbuf[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N31
dffeas \i_ufm_spi|spi_shbuf[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[16] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N8
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[17]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[17]~feeder_combout  = \i_ufm_spi|spi_shbuf [16]

	.dataa(\i_ufm_spi|spi_shbuf [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[17]~feeder .lut_mask = 16'hAAAA;
defparam \i_ufm_spi|spi_shbuf[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N9
dffeas \i_ufm_spi|spi_shbuf[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[17] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N12
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl[17]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_ctrl[17]~feeder_combout  = \i_ufm_spi|spi_shbuf [17]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [17]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[17]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|onchip_ctrl[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N13
dffeas \i_ufm_spi|onchip_ctrl[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_ctrl[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[17] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N4
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[18]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[18]~feeder_combout  = \i_ufm_spi|spi_shbuf [17]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [17]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[18]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|spi_shbuf[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N5
dffeas \i_ufm_spi|spi_shbuf[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[18] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N26
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl[18]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_ctrl[18]~feeder_combout  = \i_ufm_spi|spi_shbuf [18]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [18]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[18]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|onchip_ctrl[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N27
dffeas \i_ufm_spi|onchip_ctrl[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_ctrl[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[18] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N15
dffeas \i_ufm_spi|onchip_ctrl[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[15] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N2
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl[16]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_ctrl[16]~feeder_combout  = \i_ufm_spi|spi_shbuf [16]

	.dataa(\i_ufm_spi|spi_shbuf [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[16]~feeder .lut_mask = 16'hAAAA;
defparam \i_ufm_spi|onchip_ctrl[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N3
dffeas \i_ufm_spi|onchip_ctrl[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_ctrl[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[16] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~3_combout  = (\i_ufm_spi|onchip_ctrl [17] & (\i_ufm_spi|onchip_ctrl [18] & (\i_ufm_spi|onchip_ctrl [15] & \i_ufm_spi|onchip_ctrl [16])))

	.dataa(\i_ufm_spi|onchip_ctrl [17]),
	.datab(\i_ufm_spi|onchip_ctrl [18]),
	.datac(\i_ufm_spi|onchip_ctrl [15]),
	.datad(\i_ufm_spi|onchip_ctrl [16]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~3 .lut_mask = 16'h8000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N18
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[19]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[19]~feeder_combout  = \i_ufm_spi|spi_shbuf [18]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [18]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[19]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|spi_shbuf[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N19
dffeas \i_ufm_spi|spi_shbuf[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[19] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N22
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl[19]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_ctrl[19]~feeder_combout  = \i_ufm_spi|spi_shbuf [19]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[19]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|onchip_ctrl[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N23
dffeas \i_ufm_spi|onchip_ctrl[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_ctrl[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[19] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N6
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[20]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[20]~feeder_combout  = \i_ufm_spi|spi_shbuf [19]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [19]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[20]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|spi_shbuf[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N7
dffeas \i_ufm_spi|spi_shbuf[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[20] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N11
dffeas \i_ufm_spi|spi_shbuf[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[21] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N21
dffeas \i_ufm_spi|spi_shbuf[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[22] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N1
dffeas \i_ufm_spi|onchip_ctrl[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[22] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N25
dffeas \i_ufm_spi|onchip_ctrl[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[20] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y8_N29
dffeas \i_ufm_spi|onchip_ctrl[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[21] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~2_combout  = (\i_ufm_spi|onchip_ctrl [19] & (\i_ufm_spi|onchip_ctrl [22] & (\i_ufm_spi|onchip_ctrl [20] & \i_ufm_spi|onchip_ctrl [21])))

	.dataa(\i_ufm_spi|onchip_ctrl [19]),
	.datab(\i_ufm_spi|onchip_ctrl [22]),
	.datac(\i_ufm_spi|onchip_ctrl [20]),
	.datad(\i_ufm_spi|onchip_ctrl [21]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~2 .lut_mask = 16'h8000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N12
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl[8]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_ctrl[8]~feeder_combout  = \i_ufm_spi|spi_shbuf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [8]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[8]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_ctrl[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N13
dffeas \i_ufm_spi|onchip_ctrl[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_ctrl[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[8] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N14
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl[9]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_ctrl[9]~feeder_combout  = \i_ufm_spi|spi_shbuf [9]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[9]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|onchip_ctrl[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N15
dffeas \i_ufm_spi|onchip_ctrl[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_ctrl[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[9] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y12_N21
dffeas \i_ufm_spi|onchip_ctrl[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[7] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N2
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl[10]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_ctrl[10]~feeder_combout  = \i_ufm_spi|spi_shbuf [10]

	.dataa(\i_ufm_spi|spi_shbuf [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[10]~feeder .lut_mask = 16'hAAAA;
defparam \i_ufm_spi|onchip_ctrl[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N3
dffeas \i_ufm_spi|onchip_ctrl[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_ctrl[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[10] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~5 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~5_combout  = (\i_ufm_spi|onchip_ctrl [8] & (\i_ufm_spi|onchip_ctrl [9] & (\i_ufm_spi|onchip_ctrl [7] & \i_ufm_spi|onchip_ctrl [10])))

	.dataa(\i_ufm_spi|onchip_ctrl [8]),
	.datab(\i_ufm_spi|onchip_ctrl [9]),
	.datac(\i_ufm_spi|onchip_ctrl [7]),
	.datad(\i_ufm_spi|onchip_ctrl [10]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~5 .lut_mask = 16'h8000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N26
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl[11]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_ctrl[11]~feeder_combout  = \i_ufm_spi|spi_shbuf [11]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[11]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|onchip_ctrl[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N27
dffeas \i_ufm_spi|onchip_ctrl[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_ctrl[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[11] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y12_N25
dffeas \i_ufm_spi|onchip_ctrl[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[13] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y12_N23
dffeas \i_ufm_spi|onchip_ctrl[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[12] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N28
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl[14]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_ctrl[14]~feeder_combout  = \i_ufm_spi|spi_shbuf [14]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [14]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[14]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|onchip_ctrl[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y12_N29
dffeas \i_ufm_spi|onchip_ctrl[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_ctrl[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[14] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~4 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~4_combout  = (\i_ufm_spi|onchip_ctrl [11] & (\i_ufm_spi|onchip_ctrl [13] & (\i_ufm_spi|onchip_ctrl [12] & \i_ufm_spi|onchip_ctrl [14])))

	.dataa(\i_ufm_spi|onchip_ctrl [11]),
	.datab(\i_ufm_spi|onchip_ctrl [13]),
	.datac(\i_ufm_spi|onchip_ctrl [12]),
	.datad(\i_ufm_spi|onchip_ctrl [14]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~4 .lut_mask = 16'h8000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~6 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~6_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~3_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~2_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~5_combout  & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~4_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~3_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~2_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~5_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~6 .lut_mask = 16'h8000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~9 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~9_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1] & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~8_combout  & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~6_combout )) # (!\i_ufm_spi|avmm_csr_addr~q )))

	.dataa(\i_ufm_spi|avmm_csr_addr~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~8_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~6_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~9 .lut_mask = 16'h3111;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N14
fiftyfivenm_lcell_comb \i_ufm_spi|spi_fsm_ns.0111~0 (
// Equation(s):
// \i_ufm_spi|spi_fsm_ns.0111~0_combout  = (\i_ufm_spi|spi_shbuf [1] & (\i_ufm_spi|spi_fsm_ns.0100~4_combout  & (\i_ufm_spi|spi_shbuf [2] & \i_ufm_spi|spi_shbuf [0])))

	.dataa(\i_ufm_spi|spi_shbuf [1]),
	.datab(\i_ufm_spi|spi_fsm_ns.0100~4_combout ),
	.datac(\i_ufm_spi|spi_shbuf [2]),
	.datad(\i_ufm_spi|spi_shbuf [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_fsm_ns.0111~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_fsm_ns.0111~0 .lut_mask = 16'h8000;
defparam \i_ufm_spi|spi_fsm_ns.0111~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N2
fiftyfivenm_lcell_comb \i_ufm_spi|spi_fsm_ns.0111~1 (
// Equation(s):
// \i_ufm_spi|spi_fsm_ns.0111~1_combout  = (!\i_ufm_spi|spi_en_sync [1] & ((\i_ufm_spi|spi_fsm_ns.0111~0_combout ) # ((\i_ufm_spi|spi_fsm_cs.0111~q  & !\i_ufm_spi|spi_cmd_cmpl~q ))))

	.dataa(\i_ufm_spi|spi_fsm_ns.0111~0_combout ),
	.datab(\i_ufm_spi|spi_en_sync [1]),
	.datac(\i_ufm_spi|spi_fsm_cs.0111~q ),
	.datad(\i_ufm_spi|spi_cmd_cmpl~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_fsm_ns.0111~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_fsm_ns.0111~1 .lut_mask = 16'h2232;
defparam \i_ufm_spi|spi_fsm_ns.0111~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N3
dffeas \i_ufm_spi|spi_fsm_cs.0111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_fsm_ns.0111~1_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_fsm_cs.0111~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_fsm_cs.0111 .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_fsm_cs.0111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N12
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data_ld~0 (
// Equation(s):
// \i_ufm_spi|onchip_data_ld~0_combout  = (\i_ufm_spi|onchip_data_ld~q  & (((!\i_ufm_spi|onchip_data_ld_ack~q )))) # (!\i_ufm_spi|onchip_data_ld~q  & (\i_ufm_spi|spi_cmd_cmpl~q  & (\i_ufm_spi|spi_fsm_cs.0111~q )))

	.dataa(\i_ufm_spi|spi_cmd_cmpl~q ),
	.datab(\i_ufm_spi|spi_fsm_cs.0111~q ),
	.datac(\i_ufm_spi|onchip_data_ld~q ),
	.datad(\i_ufm_spi|onchip_data_ld_ack~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data_ld~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data_ld~0 .lut_mask = 16'h08F8;
defparam \i_ufm_spi|onchip_data_ld~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N26
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data_ld~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data_ld~feeder_combout  = \i_ufm_spi|onchip_data_ld~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|onchip_data_ld~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data_ld~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data_ld~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data_ld~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N27
dffeas \i_ufm_spi|onchip_data_ld (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data_ld~feeder_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data_ld .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data_ld .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N20
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data_ld_ack~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data_ld_ack~feeder_combout  = \i_ufm_spi|onchip_data_ld~q 

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_data_ld~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data_ld_ack~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data_ld_ack~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|onchip_data_ld_ack~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N21
dffeas \i_ufm_spi|onchip_data_ld_ack (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data_ld_ack~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data_ld_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data_ld_ack .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data_ld_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N26
fiftyfivenm_lcell_comb \i_ufm_spi|spi_fsm_ns.0110~0 (
// Equation(s):
// \i_ufm_spi|spi_fsm_ns.0110~0_combout  = (\i_ufm_spi|spi_shbuf [1] & (\i_ufm_spi|spi_shbuf [2] & (\i_ufm_spi|spi_fsm_ns.0100~4_combout  & !\i_ufm_spi|spi_shbuf [0])))

	.dataa(\i_ufm_spi|spi_shbuf [1]),
	.datab(\i_ufm_spi|spi_shbuf [2]),
	.datac(\i_ufm_spi|spi_fsm_ns.0100~4_combout ),
	.datad(\i_ufm_spi|spi_shbuf [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_fsm_ns.0110~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_fsm_ns.0110~0 .lut_mask = 16'h0080;
defparam \i_ufm_spi|spi_fsm_ns.0110~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N30
fiftyfivenm_lcell_comb \i_ufm_spi|spi_fsm_ns.0110~1 (
// Equation(s):
// \i_ufm_spi|spi_fsm_ns.0110~1_combout  = (!\i_ufm_spi|spi_en_sync [1] & ((\i_ufm_spi|spi_fsm_ns.0110~0_combout ) # ((\i_ufm_spi|spi_fsm_cs.0110~q  & !\i_ufm_spi|spi_cmd_cmpl~q ))))

	.dataa(\i_ufm_spi|spi_fsm_ns.0110~0_combout ),
	.datab(\i_ufm_spi|spi_en_sync [1]),
	.datac(\i_ufm_spi|spi_fsm_cs.0110~q ),
	.datad(\i_ufm_spi|spi_cmd_cmpl~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_fsm_ns.0110~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_fsm_ns.0110~1 .lut_mask = 16'h2232;
defparam \i_ufm_spi|spi_fsm_ns.0110~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N31
dffeas \i_ufm_spi|spi_fsm_cs.0110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_fsm_ns.0110~1_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_fsm_cs.0110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_fsm_cs.0110 .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_fsm_cs.0110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N30
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data_wr~0 (
// Equation(s):
// \i_ufm_spi|onchip_data_wr~0_combout  = (\i_ufm_spi|onchip_data_wr~q  & (((!\i_ufm_spi|onchip_data_wr_ack~q )))) # (!\i_ufm_spi|onchip_data_wr~q  & (\i_ufm_spi|spi_cmd_cmpl~q  & (\i_ufm_spi|spi_fsm_cs.0110~q )))

	.dataa(\i_ufm_spi|spi_cmd_cmpl~q ),
	.datab(\i_ufm_spi|onchip_data_wr~q ),
	.datac(\i_ufm_spi|spi_fsm_cs.0110~q ),
	.datad(\i_ufm_spi|onchip_data_wr_ack~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data_wr~0 .lut_mask = 16'h20EC;
defparam \i_ufm_spi|onchip_data_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y12_N2
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data_wr~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data_wr~feeder_combout  = \i_ufm_spi|onchip_data_wr~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|onchip_data_wr~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data_wr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data_wr~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data_wr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y12_N3
dffeas \i_ufm_spi|onchip_data_wr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data_wr~feeder_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data_wr .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data_wr .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N7
dffeas \i_ufm_spi|onchip_data_wr_ack (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_data_wr~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data_wr_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data_wr_ack .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data_wr_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N6
fiftyfivenm_lcell_comb \i_ufm_spi|data_bitcntr[0]~5 (
// Equation(s):
// \i_ufm_spi|data_bitcntr[0]~5_combout  = (\i_ufm_spi|WideOr8~combout  & (!\i_ufm_spi|data_bitcntr [0])) # (!\i_ufm_spi|WideOr8~combout  & (\i_ufm_spi|data_bitcntr [0] & VCC))
// \i_ufm_spi|data_bitcntr[0]~6  = CARRY((\i_ufm_spi|WideOr8~combout  & !\i_ufm_spi|data_bitcntr [0]))

	.dataa(\i_ufm_spi|WideOr8~combout ),
	.datab(\i_ufm_spi|data_bitcntr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i_ufm_spi|data_bitcntr[0]~5_combout ),
	.cout(\i_ufm_spi|data_bitcntr[0]~6 ));
// synopsys translate_off
defparam \i_ufm_spi|data_bitcntr[0]~5 .lut_mask = 16'h6622;
defparam \i_ufm_spi|data_bitcntr[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N0
fiftyfivenm_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N17
dffeas \i_ufm_spi|avmm_dat_fsm_cs.001 (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector76~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|avmm_dat_fsm_cs.001~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|avmm_dat_fsm_cs.001 .is_wysiwyg = "true";
defparam \i_ufm_spi|avmm_dat_fsm_cs.001 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0 .lut_mask = 16'h0F00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N17
dffeas \i_ufm_spi|spi_shbuf[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[23] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[24]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[24]~feeder_combout  = \i_ufm_spi|spi_shbuf [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [23]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[24]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|spi_shbuf[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N21
dffeas \i_ufm_spi|spi_shbuf[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[24] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[25]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[25]~feeder_combout  = \i_ufm_spi|spi_shbuf [24]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [24]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[25]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|spi_shbuf[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N7
dffeas \i_ufm_spi|spi_shbuf[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[25] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl[25]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_ctrl[25]~feeder_combout  = \i_ufm_spi|spi_shbuf [25]

	.dataa(\i_ufm_spi|spi_shbuf [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[25]~feeder .lut_mask = 16'hAAAA;
defparam \i_ufm_spi|onchip_ctrl[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N11
dffeas \i_ufm_spi|onchip_ctrl[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_ctrl[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[25] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~3_combout  = (!\i_ufm_spi|onchip_ctrl [25] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_ctrl [25]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~3 .lut_mask = 16'h3030;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[1]~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[1]~1_combout  = (\i_ufm_spi|avmm_csr_addr~q ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|avmm_csr_addr~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[1]~1 .lut_mask = 16'hCFCF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N15
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[2] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[2] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~3_combout  = (!\i_ufm_spi|onchip_ctrl [22] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_ctrl [22]),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~3 .lut_mask = 16'h3300;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout  = ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy 
// [1] & \i_ufm_spi|avmm_csr_addr~q ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]),
	.datad(\i_ufm_spi|avmm_csr_addr~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1 .lut_mask = 16'h5755;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[22] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[22] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~2_combout  = (!\i_ufm_spi|onchip_ctrl [21] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(\i_ufm_spi|onchip_ctrl [21]),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~2 .lut_mask = 16'h5050;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N15
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[21] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[21] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~0_combout  = (!\i_ufm_spi|onchip_ctrl [20] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|onchip_ctrl [20]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~0 .lut_mask = 16'h0F00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N25
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[20] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[20] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [22] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg 
// [21] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [20]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [22]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [21]),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [20]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1 .lut_mask = 16'h0011;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~18 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~18_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [2] & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [2]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~18_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~18 .lut_mask = 16'hCCC4;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~4 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~4_combout  = (!\i_ufm_spi|onchip_ctrl [16] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|onchip_ctrl [16]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~4 .lut_mask = 16'h0F00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[16] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[16] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~5 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~5_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & !\i_ufm_spi|onchip_ctrl [15])

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|onchip_ctrl [15]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~5 .lut_mask = 16'h00AA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N7
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[15] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[15] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~10 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~10_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & !\i_ufm_spi|onchip_ctrl [17])

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|onchip_ctrl [17]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~10 .lut_mask = 16'h00AA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N19
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[17] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[17] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~9 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~9_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & !\i_ufm_spi|onchip_ctrl [18])

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|onchip_ctrl [18]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~9 .lut_mask = 16'h00AA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N29
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[18] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[18] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~2_combout  = (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [18]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [17])) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [15])) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [16])

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [16]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [15]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [17]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [18]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~2 .lut_mask = 16'h7FFF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [22] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg 
// [21] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [20])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [22]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [21]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [20]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0 .lut_mask = 16'h0010;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N0
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[0]~32 (
// Equation(s):
// \i_ufm_spi|onchip_addr[0]~32_combout  = \i_ufm_spi|onchip_addr [0] $ (VCC)
// \i_ufm_spi|onchip_addr[0]~33  = CARRY(\i_ufm_spi|onchip_addr [0])

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_addr[0]~32_combout ),
	.cout(\i_ufm_spi|onchip_addr[0]~33 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[0]~32 .lut_mask = 16'h33CC;
defparam \i_ufm_spi|onchip_addr[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N10
fiftyfivenm_lcell_comb \i_ufm_spi|spi_fsm_ns.0100~2 (
// Equation(s):
// \i_ufm_spi|spi_fsm_ns.0100~2_combout  = (!\i_ufm_spi|spi_shbuf [1] & (\i_ufm_spi|spi_shbuf [2] & (\i_ufm_spi|spi_fsm_ns.0100~4_combout  & !\i_ufm_spi|spi_shbuf [0])))

	.dataa(\i_ufm_spi|spi_shbuf [1]),
	.datab(\i_ufm_spi|spi_shbuf [2]),
	.datac(\i_ufm_spi|spi_fsm_ns.0100~4_combout ),
	.datad(\i_ufm_spi|spi_shbuf [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_fsm_ns.0100~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_fsm_ns.0100~2 .lut_mask = 16'h0040;
defparam \i_ufm_spi|spi_fsm_ns.0100~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N0
fiftyfivenm_lcell_comb \i_ufm_spi|spi_fsm_ns.0100~3 (
// Equation(s):
// \i_ufm_spi|spi_fsm_ns.0100~3_combout  = (!\i_ufm_spi|spi_en_sync [1] & ((\i_ufm_spi|spi_fsm_ns.0100~2_combout ) # ((\i_ufm_spi|spi_fsm_cs.0100~q  & !\i_ufm_spi|spi_cmd_cmpl~q ))))

	.dataa(\i_ufm_spi|spi_fsm_ns.0100~2_combout ),
	.datab(\i_ufm_spi|spi_en_sync [1]),
	.datac(\i_ufm_spi|spi_fsm_cs.0100~q ),
	.datad(\i_ufm_spi|spi_cmd_cmpl~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_fsm_ns.0100~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_fsm_ns.0100~3 .lut_mask = 16'h2232;
defparam \i_ufm_spi|spi_fsm_ns.0100~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N1
dffeas \i_ufm_spi|spi_fsm_cs.0100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_fsm_ns.0100~3_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_fsm_cs.0100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_fsm_cs.0100 .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_fsm_cs.0100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N8
fiftyfivenm_lcell_comb \i_ufm_spi|always5~0 (
// Equation(s):
// \i_ufm_spi|always5~0_combout  = (\i_ufm_spi|spi_cmd_cmpl~q  & \i_ufm_spi|spi_fsm_cs.0100~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|spi_cmd_cmpl~q ),
	.datad(\i_ufm_spi|spi_fsm_cs.0100~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|always5~0 .lut_mask = 16'hF000;
defparam \i_ufm_spi|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N0
fiftyfivenm_lcell_comb \i_ufm_spi|flash_adr_inc~0 (
// Equation(s):
// \i_ufm_spi|flash_adr_inc~0_combout  = (\i_ufm_spi|flash_adr_inc~q  & ((!\i_ufm_spi|flash_adr_inc_ack [0]))) # (!\i_ufm_spi|flash_adr_inc~q  & (\i_ufm_spi|avmm_dat_fsm_cs.011~q ))

	.dataa(gnd),
	.datab(\i_ufm_spi|avmm_dat_fsm_cs.011~q ),
	.datac(\i_ufm_spi|flash_adr_inc~q ),
	.datad(\i_ufm_spi|flash_adr_inc_ack [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|flash_adr_inc~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|flash_adr_inc~0 .lut_mask = 16'h0CFC;
defparam \i_ufm_spi|flash_adr_inc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N1
dffeas \i_ufm_spi|flash_adr_inc (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|flash_adr_inc~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_adr_inc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_adr_inc .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_adr_inc .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N4
fiftyfivenm_lcell_comb \i_ufm_spi|flash_adr_inc_ack[0]~feeder (
// Equation(s):
// \i_ufm_spi|flash_adr_inc_ack[0]~feeder_combout  = \i_ufm_spi|flash_adr_inc~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|flash_adr_inc~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|flash_adr_inc_ack[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|flash_adr_inc_ack[0]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|flash_adr_inc_ack[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y12_N5
dffeas \i_ufm_spi|flash_adr_inc_ack[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|flash_adr_inc_ack[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_adr_inc_ack [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_adr_inc_ack[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_adr_inc_ack[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y12_N11
dffeas \i_ufm_spi|flash_adr_inc_ack[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|flash_adr_inc_ack [0]),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_adr_inc_ack [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_adr_inc_ack[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_adr_inc_ack[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y12_N10
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[12]~96 (
// Equation(s):
// \i_ufm_spi|onchip_addr[12]~96_combout  = (ufm_rst_ff[3] & ((\i_ufm_spi|always5~0_combout ) # ((!\i_ufm_spi|flash_adr_inc_ack [0] & \i_ufm_spi|flash_adr_inc_ack [1]))))

	.dataa(ufm_rst_ff[3]),
	.datab(\i_ufm_spi|flash_adr_inc_ack [0]),
	.datac(\i_ufm_spi|flash_adr_inc_ack [1]),
	.datad(\i_ufm_spi|always5~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[12]~96 .lut_mask = 16'hAA20;
defparam \i_ufm_spi|onchip_addr[12]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N1
dffeas \i_ufm_spi|onchip_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[0]~32_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N2
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[1]~34 (
// Equation(s):
// \i_ufm_spi|onchip_addr[1]~34_combout  = (\i_ufm_spi|onchip_addr [1] & (!\i_ufm_spi|onchip_addr[0]~33 )) # (!\i_ufm_spi|onchip_addr [1] & ((\i_ufm_spi|onchip_addr[0]~33 ) # (GND)))
// \i_ufm_spi|onchip_addr[1]~35  = CARRY((!\i_ufm_spi|onchip_addr[0]~33 ) # (!\i_ufm_spi|onchip_addr [1]))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[0]~33 ),
	.combout(\i_ufm_spi|onchip_addr[1]~34_combout ),
	.cout(\i_ufm_spi|onchip_addr[1]~35 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[1]~34 .lut_mask = 16'h3C3F;
defparam \i_ufm_spi|onchip_addr[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y11_N3
dffeas \i_ufm_spi|onchip_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[1]~34_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N4
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[2]~36 (
// Equation(s):
// \i_ufm_spi|onchip_addr[2]~36_combout  = (\i_ufm_spi|onchip_addr [2] & (\i_ufm_spi|onchip_addr[1]~35  $ (GND))) # (!\i_ufm_spi|onchip_addr [2] & (!\i_ufm_spi|onchip_addr[1]~35  & VCC))
// \i_ufm_spi|onchip_addr[2]~37  = CARRY((\i_ufm_spi|onchip_addr [2] & !\i_ufm_spi|onchip_addr[1]~35 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[1]~35 ),
	.combout(\i_ufm_spi|onchip_addr[2]~36_combout ),
	.cout(\i_ufm_spi|onchip_addr[2]~37 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[2]~36 .lut_mask = 16'hC30C;
defparam \i_ufm_spi|onchip_addr[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y11_N5
dffeas \i_ufm_spi|onchip_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[2]~36_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[2] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N6
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[3]~38 (
// Equation(s):
// \i_ufm_spi|onchip_addr[3]~38_combout  = (\i_ufm_spi|onchip_addr [3] & (!\i_ufm_spi|onchip_addr[2]~37 )) # (!\i_ufm_spi|onchip_addr [3] & ((\i_ufm_spi|onchip_addr[2]~37 ) # (GND)))
// \i_ufm_spi|onchip_addr[3]~39  = CARRY((!\i_ufm_spi|onchip_addr[2]~37 ) # (!\i_ufm_spi|onchip_addr [3]))

	.dataa(\i_ufm_spi|onchip_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[2]~37 ),
	.combout(\i_ufm_spi|onchip_addr[3]~38_combout ),
	.cout(\i_ufm_spi|onchip_addr[3]~39 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[3]~38 .lut_mask = 16'h5A5F;
defparam \i_ufm_spi|onchip_addr[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y11_N7
dffeas \i_ufm_spi|onchip_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[3]~38_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[3] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N8
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[4]~40 (
// Equation(s):
// \i_ufm_spi|onchip_addr[4]~40_combout  = (\i_ufm_spi|onchip_addr [4] & (\i_ufm_spi|onchip_addr[3]~39  $ (GND))) # (!\i_ufm_spi|onchip_addr [4] & (!\i_ufm_spi|onchip_addr[3]~39  & VCC))
// \i_ufm_spi|onchip_addr[4]~41  = CARRY((\i_ufm_spi|onchip_addr [4] & !\i_ufm_spi|onchip_addr[3]~39 ))

	.dataa(\i_ufm_spi|onchip_addr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[3]~39 ),
	.combout(\i_ufm_spi|onchip_addr[4]~40_combout ),
	.cout(\i_ufm_spi|onchip_addr[4]~41 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[4]~40 .lut_mask = 16'hA50A;
defparam \i_ufm_spi|onchip_addr[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y11_N9
dffeas \i_ufm_spi|onchip_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[4]~40_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[4] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N10
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[5]~42 (
// Equation(s):
// \i_ufm_spi|onchip_addr[5]~42_combout  = (\i_ufm_spi|onchip_addr [5] & (!\i_ufm_spi|onchip_addr[4]~41 )) # (!\i_ufm_spi|onchip_addr [5] & ((\i_ufm_spi|onchip_addr[4]~41 ) # (GND)))
// \i_ufm_spi|onchip_addr[5]~43  = CARRY((!\i_ufm_spi|onchip_addr[4]~41 ) # (!\i_ufm_spi|onchip_addr [5]))

	.dataa(\i_ufm_spi|onchip_addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[4]~41 ),
	.combout(\i_ufm_spi|onchip_addr[5]~42_combout ),
	.cout(\i_ufm_spi|onchip_addr[5]~43 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[5]~42 .lut_mask = 16'h5A5F;
defparam \i_ufm_spi|onchip_addr[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y11_N11
dffeas \i_ufm_spi|onchip_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[5]~42_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[5] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N12
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[6]~44 (
// Equation(s):
// \i_ufm_spi|onchip_addr[6]~44_combout  = (\i_ufm_spi|onchip_addr [6] & (\i_ufm_spi|onchip_addr[5]~43  $ (GND))) # (!\i_ufm_spi|onchip_addr [6] & (!\i_ufm_spi|onchip_addr[5]~43  & VCC))
// \i_ufm_spi|onchip_addr[6]~45  = CARRY((\i_ufm_spi|onchip_addr [6] & !\i_ufm_spi|onchip_addr[5]~43 ))

	.dataa(\i_ufm_spi|onchip_addr [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[5]~43 ),
	.combout(\i_ufm_spi|onchip_addr[6]~44_combout ),
	.cout(\i_ufm_spi|onchip_addr[6]~45 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[6]~44 .lut_mask = 16'hA50A;
defparam \i_ufm_spi|onchip_addr[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y11_N13
dffeas \i_ufm_spi|onchip_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[6]~44_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[6] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N14
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[7]~46 (
// Equation(s):
// \i_ufm_spi|onchip_addr[7]~46_combout  = (\i_ufm_spi|onchip_addr [7] & (!\i_ufm_spi|onchip_addr[6]~45 )) # (!\i_ufm_spi|onchip_addr [7] & ((\i_ufm_spi|onchip_addr[6]~45 ) # (GND)))
// \i_ufm_spi|onchip_addr[7]~47  = CARRY((!\i_ufm_spi|onchip_addr[6]~45 ) # (!\i_ufm_spi|onchip_addr [7]))

	.dataa(\i_ufm_spi|onchip_addr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[6]~45 ),
	.combout(\i_ufm_spi|onchip_addr[7]~46_combout ),
	.cout(\i_ufm_spi|onchip_addr[7]~47 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[7]~46 .lut_mask = 16'h5A5F;
defparam \i_ufm_spi|onchip_addr[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y11_N15
dffeas \i_ufm_spi|onchip_addr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[7]~46_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[7] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N16
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[8]~48 (
// Equation(s):
// \i_ufm_spi|onchip_addr[8]~48_combout  = (\i_ufm_spi|onchip_addr [8] & (\i_ufm_spi|onchip_addr[7]~47  $ (GND))) # (!\i_ufm_spi|onchip_addr [8] & (!\i_ufm_spi|onchip_addr[7]~47  & VCC))
// \i_ufm_spi|onchip_addr[8]~49  = CARRY((\i_ufm_spi|onchip_addr [8] & !\i_ufm_spi|onchip_addr[7]~47 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[7]~47 ),
	.combout(\i_ufm_spi|onchip_addr[8]~48_combout ),
	.cout(\i_ufm_spi|onchip_addr[8]~49 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[8]~48 .lut_mask = 16'hC30C;
defparam \i_ufm_spi|onchip_addr[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y11_N17
dffeas \i_ufm_spi|onchip_addr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[8]~48_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[8] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N18
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[9]~50 (
// Equation(s):
// \i_ufm_spi|onchip_addr[9]~50_combout  = (\i_ufm_spi|onchip_addr [9] & (!\i_ufm_spi|onchip_addr[8]~49 )) # (!\i_ufm_spi|onchip_addr [9] & ((\i_ufm_spi|onchip_addr[8]~49 ) # (GND)))
// \i_ufm_spi|onchip_addr[9]~51  = CARRY((!\i_ufm_spi|onchip_addr[8]~49 ) # (!\i_ufm_spi|onchip_addr [9]))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[8]~49 ),
	.combout(\i_ufm_spi|onchip_addr[9]~50_combout ),
	.cout(\i_ufm_spi|onchip_addr[9]~51 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[9]~50 .lut_mask = 16'h3C3F;
defparam \i_ufm_spi|onchip_addr[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y11_N19
dffeas \i_ufm_spi|onchip_addr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[9]~50_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[9] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N20
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[10]~52 (
// Equation(s):
// \i_ufm_spi|onchip_addr[10]~52_combout  = (\i_ufm_spi|onchip_addr [10] & (\i_ufm_spi|onchip_addr[9]~51  $ (GND))) # (!\i_ufm_spi|onchip_addr [10] & (!\i_ufm_spi|onchip_addr[9]~51  & VCC))
// \i_ufm_spi|onchip_addr[10]~53  = CARRY((\i_ufm_spi|onchip_addr [10] & !\i_ufm_spi|onchip_addr[9]~51 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[9]~51 ),
	.combout(\i_ufm_spi|onchip_addr[10]~52_combout ),
	.cout(\i_ufm_spi|onchip_addr[10]~53 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[10]~52 .lut_mask = 16'hC30C;
defparam \i_ufm_spi|onchip_addr[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y11_N21
dffeas \i_ufm_spi|onchip_addr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[10]~52_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[10] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N22
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[11]~54 (
// Equation(s):
// \i_ufm_spi|onchip_addr[11]~54_combout  = (\i_ufm_spi|onchip_addr [11] & (!\i_ufm_spi|onchip_addr[10]~53 )) # (!\i_ufm_spi|onchip_addr [11] & ((\i_ufm_spi|onchip_addr[10]~53 ) # (GND)))
// \i_ufm_spi|onchip_addr[11]~55  = CARRY((!\i_ufm_spi|onchip_addr[10]~53 ) # (!\i_ufm_spi|onchip_addr [11]))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[10]~53 ),
	.combout(\i_ufm_spi|onchip_addr[11]~54_combout ),
	.cout(\i_ufm_spi|onchip_addr[11]~55 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[11]~54 .lut_mask = 16'h3C3F;
defparam \i_ufm_spi|onchip_addr[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y11_N23
dffeas \i_ufm_spi|onchip_addr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[11]~54_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[11] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N24
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[12]~56 (
// Equation(s):
// \i_ufm_spi|onchip_addr[12]~56_combout  = (\i_ufm_spi|onchip_addr [12] & (\i_ufm_spi|onchip_addr[11]~55  $ (GND))) # (!\i_ufm_spi|onchip_addr [12] & (!\i_ufm_spi|onchip_addr[11]~55  & VCC))
// \i_ufm_spi|onchip_addr[12]~57  = CARRY((\i_ufm_spi|onchip_addr [12] & !\i_ufm_spi|onchip_addr[11]~55 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[11]~55 ),
	.combout(\i_ufm_spi|onchip_addr[12]~56_combout ),
	.cout(\i_ufm_spi|onchip_addr[12]~57 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[12]~56 .lut_mask = 16'hC30C;
defparam \i_ufm_spi|onchip_addr[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y11_N25
dffeas \i_ufm_spi|onchip_addr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[12]~56_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[12] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N26
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[13]~58 (
// Equation(s):
// \i_ufm_spi|onchip_addr[13]~58_combout  = (\i_ufm_spi|onchip_addr [13] & (!\i_ufm_spi|onchip_addr[12]~57 )) # (!\i_ufm_spi|onchip_addr [13] & ((\i_ufm_spi|onchip_addr[12]~57 ) # (GND)))
// \i_ufm_spi|onchip_addr[13]~59  = CARRY((!\i_ufm_spi|onchip_addr[12]~57 ) # (!\i_ufm_spi|onchip_addr [13]))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[12]~57 ),
	.combout(\i_ufm_spi|onchip_addr[13]~58_combout ),
	.cout(\i_ufm_spi|onchip_addr[13]~59 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[13]~58 .lut_mask = 16'h3C3F;
defparam \i_ufm_spi|onchip_addr[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y11_N27
dffeas \i_ufm_spi|onchip_addr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[13]~58_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[13] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N28
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[14]~60 (
// Equation(s):
// \i_ufm_spi|onchip_addr[14]~60_combout  = (\i_ufm_spi|onchip_addr [14] & (\i_ufm_spi|onchip_addr[13]~59  $ (GND))) # (!\i_ufm_spi|onchip_addr [14] & (!\i_ufm_spi|onchip_addr[13]~59  & VCC))
// \i_ufm_spi|onchip_addr[14]~61  = CARRY((\i_ufm_spi|onchip_addr [14] & !\i_ufm_spi|onchip_addr[13]~59 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[13]~59 ),
	.combout(\i_ufm_spi|onchip_addr[14]~60_combout ),
	.cout(\i_ufm_spi|onchip_addr[14]~61 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[14]~60 .lut_mask = 16'hC30C;
defparam \i_ufm_spi|onchip_addr[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y11_N29
dffeas \i_ufm_spi|onchip_addr[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[14]~60_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[14] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~8 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~8_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & !\i_ufm_spi|onchip_ctrl [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datad(\i_ufm_spi|onchip_ctrl [14]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~8 .lut_mask = 16'h00F0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N3
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[14] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[14] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [14]) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & 
// (!\i_ufm_spi|onchip_addr [14]))

	.dataa(\i_ufm_spi|onchip_addr [14]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [14]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~1 .lut_mask = 16'hDD1D;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~7 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~7_combout  = (!\i_ufm_spi|onchip_ctrl [13] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_ctrl [13]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~7 .lut_mask = 16'h3030;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N19
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[13] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[13] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~37 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~37_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [13] & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [13]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~37 .lut_mask = 16'h0200;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~18 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~18_combout  = (\i_ufm_spi|onchip_addr [12] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0])))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [12]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~18 .lut_mask = 16'hCC0C;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~6 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~6_combout  = (!\i_ufm_spi|onchip_ctrl [12] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(\i_ufm_spi|onchip_ctrl [12]),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~6 .lut_mask = 16'h5050;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N29
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[12] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[12] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~36 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~36_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [12] & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [12]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~36_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~36 .lut_mask = 16'h0200;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~19 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~19_combout  = (\i_ufm_spi|onchip_addr [13] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0])))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [13]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~19_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~19 .lut_mask = 16'hCC0C;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~37_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~18_combout  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~36_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~19_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~37_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~18_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~36_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~19_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~0 .lut_mask = 16'h0001;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~3_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~2_combout  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout ) # ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~1_combout  & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~0_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~2_combout  & 
// (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~1_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~0_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~2_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~1_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~3 .lut_mask = 16'h888F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~12 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~12_combout  = (!\i_ufm_spi|onchip_ctrl [10] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|onchip_ctrl [10]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~12 .lut_mask = 16'h0F00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N5
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[10] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[10] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1] & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [10] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [10]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38 .lut_mask = 16'h0200;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20_combout  = (\i_ufm_spi|onchip_addr [10] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datab(\i_ufm_spi|onchip_addr [10]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20 .lut_mask = 16'hC4C4;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~22 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~22_combout  = (\i_ufm_spi|onchip_addr [11] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0])))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datad(\i_ufm_spi|onchip_addr [11]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~22 .lut_mask = 16'hF300;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~11 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~11_combout  = (!\i_ufm_spi|onchip_ctrl [11] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|onchip_ctrl [11]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~11 .lut_mask = 16'h0F00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N19
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[11] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[11] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~40 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~40_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0] & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [11])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [11]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~40_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~40 .lut_mask = 16'h0040;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~19 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~19_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38_combout  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~22_combout ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~40_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38_combout  
// & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~22_combout ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~40_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~22_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~40_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~19_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~19 .lut_mask = 16'hEEE0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~1_combout  = (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [17] & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [18])) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [17]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [18]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~1 .lut_mask = 16'hB3FF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~0_combout  = (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [15] & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [16])) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [15]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [16]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~0 .lut_mask = 16'hF777;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~2_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~1_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~1_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~0_combout  & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~0_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~1_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~1_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~2 .lut_mask = 16'h8000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~20 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~20_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~18_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~3_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~19_combout ) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~2_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~18_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~3_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~19_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~2_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~20_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~20 .lut_mask = 16'h2022;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~23 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~23_combout  = (!\i_ufm_spi|onchip_ctrl [19] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_ctrl [19]),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~23_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~23 .lut_mask = 16'h3300;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[19] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[19] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~22 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~22_combout  = (!\i_ufm_spi|onchip_ctrl [1] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_ctrl [1]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~22_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~22 .lut_mask = 16'h3030;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N19
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~33 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~33_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout  & 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [1]))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [21]))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [21]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [1]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~33 .lut_mask = 16'h048C;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~42 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~42_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~33_combout ) # ((\i_ufm_spi|onchip_addr [1] & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]))))

	.dataa(\i_ufm_spi|onchip_addr [1]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~33_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~42 .lut_mask = 16'hECEE;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~21 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~21_combout  = (!\i_ufm_spi|onchip_ctrl [0] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(\i_ufm_spi|onchip_ctrl [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~21_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~21 .lut_mask = 16'h5500;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N29
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[0] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~32 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~32_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout  & 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [0]))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [20]))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [20]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~32_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~32 .lut_mask = 16'h02A2;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~41 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~41_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~32_combout ) # ((\i_ufm_spi|onchip_addr [0] & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]))))

	.dataa(\i_ufm_spi|onchip_addr [0]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~32_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~41_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~41 .lut_mask = 16'hFF8A;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl[23]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_ctrl[23]~feeder_combout  = \i_ufm_spi|spi_shbuf [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [23]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[23]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_ctrl[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \i_ufm_spi|onchip_ctrl[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_ctrl[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[23] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~2_combout  = (!\i_ufm_spi|onchip_ctrl [23] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(\i_ufm_spi|onchip_ctrl [23]),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~2 .lut_mask = 16'h5050;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N25
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[0] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~24 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~24_combout  = (\i_ufm_spi|onchip_addr [2] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0])))

	.dataa(\i_ufm_spi|onchip_addr [2]),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~24 .lut_mask = 16'hA0AA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~15 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~15_combout  = (!\i_ufm_spi|onchip_ctrl [4] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_ctrl [4]),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~15 .lut_mask = 16'h3300;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N7
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[4] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[4] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[4]~26 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[4]~26_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout  & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [4])))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & (\i_ufm_spi|onchip_addr [4]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datab(\i_ufm_spi|onchip_addr [4]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [4]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[4]~26 .lut_mask = 16'h44E4;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~23 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~23_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout  & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [11])))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & (\i_ufm_spi|onchip_addr [11]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datab(\i_ufm_spi|onchip_addr [11]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [11]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~23_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~23 .lut_mask = 16'h44E4;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~14 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~14_combout  = (!\i_ufm_spi|onchip_ctrl [2] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(\i_ufm_spi|onchip_ctrl [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~14 .lut_mask = 16'h5500;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N3
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[2] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[2] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~25 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~25_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout  & 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [2]))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [22]))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [22]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [2]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~25 .lut_mask = 16'h02A2;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~10 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~10_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~24_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[4]~26_combout  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~23_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~25_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~24_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[4]~26_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~23_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~25_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~10_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~10 .lut_mask = 16'h0001;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~20 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~20_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & !\i_ufm_spi|onchip_ctrl [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datad(\i_ufm_spi|onchip_ctrl [3]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~20 .lut_mask = 16'h00F0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[3] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[3] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[3]~31 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[3]~31_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout  & 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [3])))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & (((\i_ufm_spi|onchip_addr [3]))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.datab(\i_ufm_spi|onchip_addr [3]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [3]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[3]~31_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[3]~31 .lut_mask = 16'h0CAC;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[3]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~13 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~13_combout  = (!\i_ufm_spi|onchip_ctrl [9] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|onchip_ctrl [9]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~13 .lut_mask = 16'h0F00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[9] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[9] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~39 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~39_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [9] & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [9]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~39_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~39 .lut_mask = 16'h0200;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~21 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~21_combout  = (\i_ufm_spi|onchip_addr [9] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0])))

	.dataa(\i_ufm_spi|onchip_addr [9]),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~21 .lut_mask = 16'hAA0A;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~12 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~12_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20_combout  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~39_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~21_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~39_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~21_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~12_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~12 .lut_mask = 16'h0001;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~17 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~17_combout  = (!\i_ufm_spi|onchip_ctrl [7] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_ctrl [7]),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~17 .lut_mask = 16'h3300;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N15
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[7] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[7] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[7]~28 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[7]~28_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [7] & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & (\i_ufm_spi|onchip_addr [7]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datab(\i_ufm_spi|onchip_addr [7]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [7]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[7]~28 .lut_mask = 16'h4E44;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~19 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~19_combout  = (!\i_ufm_spi|onchip_ctrl [5] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(\i_ufm_spi|onchip_ctrl [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~19 .lut_mask = 16'h5500;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N27
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[5] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[5] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[5]~30 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[5]~30_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [5] & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & (\i_ufm_spi|onchip_addr [5]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datab(\i_ufm_spi|onchip_addr [5]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [5]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[5]~30 .lut_mask = 16'h4E44;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~16 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~16_combout  = (!\i_ufm_spi|onchip_ctrl [8] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(\i_ufm_spi|onchip_ctrl [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~16 .lut_mask = 16'h5500;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[8] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[8] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[8]~27 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[8]~27_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout  & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [8])))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & (\i_ufm_spi|onchip_addr [8]))

	.dataa(\i_ufm_spi|onchip_addr [8]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [8]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[8]~27 .lut_mask = 16'h0ACA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[8]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~18 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~18_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & !\i_ufm_spi|onchip_ctrl [6])

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|onchip_ctrl [6]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~18 .lut_mask = 16'h00AA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[6] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[6] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[6]~29 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[6]~29_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout  & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [6])))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & (\i_ufm_spi|onchip_addr [6]))

	.dataa(\i_ufm_spi|onchip_addr [6]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [6]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[6]~29 .lut_mask = 16'h0ACA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~11 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~11_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[7]~28_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[5]~30_combout  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[8]~27_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[6]~29_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[7]~28_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[5]~30_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[8]~27_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[6]~29_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~11_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~11 .lut_mask = 16'h0001;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~13 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~13_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~10_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[3]~31_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~12_combout  & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~11_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~10_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[3]~31_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~12_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~11_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~13_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~13 .lut_mask = 16'h2000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~14 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~14_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~42_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~41_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [0] & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~13_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~42_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~41_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~13_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~14_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~14 .lut_mask = 16'h4000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|comb~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|comb~0_combout  = ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [22] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg 
// [21] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [20]))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [22]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [21]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [20]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|comb~0 .lut_mask = 16'h0F1F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~34 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~34_combout  = (\i_ufm_spi|onchip_addr [0] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0])))

	.dataa(\i_ufm_spi|onchip_addr [0]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~34_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~34 .lut_mask = 16'h8A8A;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N30
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_ctrl[24]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_ctrl[24]~feeder_combout  = \i_ufm_spi|spi_shbuf [24]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [24]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_ctrl[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[24]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|onchip_ctrl[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N31
dffeas \i_ufm_spi|onchip_ctrl[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_ctrl[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[24] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~0_combout  = (!\i_ufm_spi|onchip_ctrl [24] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_ctrl [24]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~0 .lut_mask = 16'h3030;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N27
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[1] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~15 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~15_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~34_combout  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [2])))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~34_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~32_combout  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [2]))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~32_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [1]))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~34_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [1]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [2]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~32_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~15_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~15 .lut_mask = 16'hF0E4;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~16 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~16_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~13_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|comb~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~15_combout  & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~42_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~13_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|comb~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~15_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~42_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~16_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~16 .lut_mask = 16'h2000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~4 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~4_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~21_combout  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20_combout ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~21_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~39_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20_combout ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~21_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~39_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~4 .lut_mask = 16'hFCA8;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~6 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~6_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [11])))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & 
// (\i_ufm_spi|onchip_addr [11]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datab(\i_ufm_spi|onchip_addr [11]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [11]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~6_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~6 .lut_mask = 16'h44E4;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~7 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~7_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [1] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~6_combout  & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [1]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~6_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~7_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~7 .lut_mask = 16'h0040;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~3_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & 
// (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [11]) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & 
// (\i_ufm_spi|onchip_addr [11]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datab(\i_ufm_spi|onchip_addr [11]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [11]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~3 .lut_mask = 16'h4EEE;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~5 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~5_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~3_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [1] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [0]) # 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~4_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~3_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [1]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~5 .lut_mask = 16'h4440;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~8 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~8_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [0] & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|comb~0_combout  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~22_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~40_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [0]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|comb~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~22_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~40_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~8_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~8 .lut_mask = 16'h0008;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~9 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~9_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~7_combout ) # 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~5_combout ) # ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~4_combout  & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~8_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~4_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~7_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~5_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~8_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~9_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~9 .lut_mask = 16'hFDFC;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~17 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~17_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~2_combout  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~14_combout ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~16_combout ) # 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~9_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~14_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~16_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~9_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~2_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~17_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~17 .lut_mask = 16'hFE00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y3_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~21 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~21_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~20_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [19] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout ))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~20_combout  & (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [19] & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~17_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~20_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [19]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~17_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~21_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~21 .lut_mask = 16'h3075;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~17 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~17_combout  = (!\i_ufm_spi|avmm_data_write~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datad(\i_ufm_spi|avmm_data_write~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~17 .lut_mask = 16'h00AF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~0_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [0] $ (VCC)
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~1  = CARRY(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [0])

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~0_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~1 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~0 .lut_mask = 16'h33CC;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector28~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector28~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~0_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (\i_ufm_spi|onchip_addr [0]))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout ),
	.datab(\i_ufm_spi|onchip_addr [0]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector28~0 .lut_mask = 16'h5044;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[0]~11 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[0]~11_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [0] $ (VCC)
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[0]~12  = CARRY(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [0])

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[0]~11_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[0]~12 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[0]~11 .lut_mask = 16'h33CC;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~14 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~14_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ) # 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~14 .lut_mask = 16'hAAA2;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[0]~12 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[0]~12_combout  = !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[0]~12 .lut_mask = 16'h0F0F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[4]~22 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[4]~22_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [4] & ((GND) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[3]~21 ))) 
// # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [4] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[3]~21  $ (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[4]~23  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [4]) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[3]~21 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[3]~21 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[4]~22_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[4]~23 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[4]~22 .lut_mask = 16'h3CCF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~24 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~24_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [5] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[4]~23  & VCC)) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [5] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[4]~23 ))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~25  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [5] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[4]~23 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[4]~23 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~24_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~25 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~24 .lut_mask = 16'hC303;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y2_N15
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[6]~26 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[6]~26_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [6] & ((GND) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~25 ))) 
// # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [6] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~25  $ (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[6]~27  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [6]) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~25 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~25 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[6]~26_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[6]~27 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[6]~26 .lut_mask = 16'h3CCF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y2_N17
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[6] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[6] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[7]~28 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[7]~28_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [7] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[6]~27  & VCC)) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [7] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[6]~27 ))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[7]~29  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [7] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[6]~27 ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[6]~27 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[7]~28_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[7]~29 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[7]~28 .lut_mask = 16'hA505;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y2_N19
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[7] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[7] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[8]~30 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[8]~30_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [8] & ((GND) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[7]~29 ))) 
// # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [8] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[7]~29  $ (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[8]~31  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [8]) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[7]~29 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[7]~29 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[8]~30_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[8]~31 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[8]~30 .lut_mask = 16'h3CCF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y2_N21
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[8] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[8] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[9]~32 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[9]~32_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [9] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[8]~31  & VCC)) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [9] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[8]~31 ))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[9]~33  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [9] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[8]~31 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[8]~31 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[9]~32_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[9]~33 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[9]~32 .lut_mask = 16'hC303;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y2_N23
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[9] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[9] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[10]~34 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[10]~34_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [10] $ (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[9]~33 )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[9]~33 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[10]~34_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[10]~34 .lut_mask = 16'h5A5A;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y2_N25
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[10] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[10] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~2_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [7] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [8] & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [9] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [6])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [7]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [8]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [9]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [6]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~2 .lut_mask = 16'h0001;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~1_combout  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [5] & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [10] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~2_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~1_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [5]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [10]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~2_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3 .lut_mask = 16'h0200;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[1]~4 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[1]~4_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [0] & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [1] $ (VCC))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [0] & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [1] & VCC))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[1]~5  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [0] & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [1]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [0]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[1]~4_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[1]~5 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[1]~4 .lut_mask = 16'h6688;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y2_N19
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[1] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[3]~8 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[3]~8_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3] & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[2]~7  $ (GND))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3] & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[2]~7  & VCC))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[3]~9  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3] & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[2]~7 ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[2]~7 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[3]~8_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[3]~9 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[3]~8 .lut_mask = 16'hA50A;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[4]~10 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[4]~10_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[3]~9  $ 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [4]),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[3]~9 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[4]~10 .lut_mask = 16'h0FF0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y2_N25
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[4] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[4]~10_combout ),
	.asdata(vcc),
	.clrn(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[4] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [1] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [4] & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [2] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [0])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [1]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [4]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [2]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0 .lut_mask = 16'h0080;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3_combout  & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~1 .lut_mask = 16'h0A00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector37~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector37~2_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WRITE~q  & ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WRITE~q ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector37~2 .lut_mask = 16'h0AAA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout )))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~0 .lut_mask = 16'hC0CC;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~20 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~20_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [10] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~19  $ (GND))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [10] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~19  & VCC))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~21  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [10] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~19 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~19 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~20_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~21 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~20 .lut_mask = 16'hC30C;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~22 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~22_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [11] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~21 )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [11] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~21 ) # (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~23  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~21 ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [11]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~21 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~22_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~23 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~22 .lut_mask = 16'h5A5F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector17~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector17~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~22_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (\i_ufm_spi|onchip_addr [11]))))

	.dataa(\i_ufm_spi|onchip_addr [11]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~22_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector17~0 .lut_mask = 16'h0E02;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N9
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[11] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[11] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~24 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~24_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [12] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~23  $ (GND))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [12] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~23  & VCC))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~25  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [12] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~23 ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~23 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~24_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~25 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~24 .lut_mask = 16'hA50A;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector16~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector16~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~24_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (\i_ufm_spi|onchip_addr [12]))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datab(\i_ufm_spi|onchip_addr [12]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~24_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector16~0 .lut_mask = 16'h0E04;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N1
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~26 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~26_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [13] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~25 )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [13] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~25 ) # (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~27  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~25 ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [13]))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~25 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~26_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~27 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~26 .lut_mask = 16'h3C3F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector15~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector15~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~26_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (\i_ufm_spi|onchip_addr [13]))))

	.dataa(\i_ufm_spi|onchip_addr [13]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~26_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector15~0 .lut_mask = 16'h3202;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N7
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[13] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[13] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~28 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~28_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [14] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~27  $ (GND))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [14] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~27  & VCC))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~29  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [14] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~27 ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~27 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~28_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~29 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~28 .lut_mask = 16'hA50A;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector14~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector14~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~28_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (\i_ufm_spi|onchip_addr [14]))))

	.dataa(\i_ufm_spi|onchip_addr [14]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~28_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector14~0 .lut_mask = 16'h3202;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y5_N27
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[14] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[14] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~6_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [10] & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [14]))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [10] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q  & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [14]))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~6_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [10]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [14]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~1 .lut_mask = 16'h8820;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~1_combout ))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~1_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~0 .lut_mask = 16'hFC30;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector29~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector29~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector29~0 .lut_mask = 16'hA0A0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N31
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~0_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector29~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~1_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~1_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~1 .lut_mask = 16'hC080;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~2_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~0_combout ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~1_combout ) # 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy~0_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~1_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~2 .lut_mask = 16'hEFEE;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~3_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~2_combout ) # 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~21_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~21_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~2_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~3 .lut_mask = 16'hFF04;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N17
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3] & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout ))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~0 .lut_mask = 16'h0C00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector37~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector37~3_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector37~2_combout ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1] & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~0_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector37~2_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector37~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector37~3 .lut_mask = 16'hF2F0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N21
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WRITE (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector37~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WRITE .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr~0_combout  = (\i_ufm_spi|avmm_data_write~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datad(\i_ufm_spi|avmm_data_write~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr~0 .lut_mask = 16'hF500;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy[0]~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy[0]~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy[0]~1 .lut_mask = 16'h0C0C;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N27
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~0_combout  = ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr~q  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout  & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WRITE~q )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WRITE~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~0 .lut_mask = 16'h7555;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal13~0_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~7_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal13~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~7_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~0 .lut_mask = 16'h0020;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ) # ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~1 .lut_mask = 16'hCCDC;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~2_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~0_combout ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~0_combout ) # 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|arclk_en~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~1_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|arclk_en~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~1_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~2 .lut_mask = 16'hFEEE;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N21
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|arclk_en (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|arclk_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|arclk_en .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|arclk_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_reg~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_reg~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|arclk_en~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|arclk_en~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_reg~0 .lut_mask = 16'hF000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N23
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_reg (
	.clk(!\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_reg .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0] & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~0 .lut_mask = 16'h0808;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [4] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [4]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~0 .lut_mask = 16'h000F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [1] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [2] & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [0]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [1]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [2]),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~1 .lut_mask = 16'h0088;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector55~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector55~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~0_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ) # 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_reg~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_reg~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector55~0 .lut_mask = 16'hC8FA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N31
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_reg (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_reg .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_reg~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_reg~q ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~0 .lut_mask = 16'hA0A0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N5
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg (
	.clk(!\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~_wirecell (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~_wirecell_combout  = !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector4~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector4~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_pos_reg~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ) # 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WRITE~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_pos_reg~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WRITE~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector4~0 .lut_mask = 16'hAAA8;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~2_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WRITE~q  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3] & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WRITE~q ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~2 .lut_mask = 16'hA000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector4~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector4~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector4~0_combout ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~2_combout ) # 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector4~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~2_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector4~1 .lut_mask = 16'hFEFA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N13
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_pos_reg (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_pos_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_pos_reg .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_pos_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_reg~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_reg~3_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ) # 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WRITE~q ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WRITE~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_reg~3 .lut_mask = 16'hFFEE;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N5
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_reg (
	.clk(!\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_reg .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drclk~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drclk~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_pos_reg~q ) # ((GLOBAL(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_reg~q ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_pos_reg~q ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_drclk_neg_reg~q ),
	.datad(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drclk~0 .lut_mask = 16'hFFAF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector0~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector0~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector0~0 .lut_mask = 16'h0045;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector0~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector0~1_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector0~0_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_reg~q ) # 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~3_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector0~0_combout ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_reg~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector0~1 .lut_mask = 16'h5550;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N15
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_reg (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_reg .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_reg~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_reg~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~0 .lut_mask = 16'hC0C0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N19
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg (
	.clk(!\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~_wirecell (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~_wirecell_combout  = !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~_wirecell .lut_mask = 16'h00FF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[26]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[26]~feeder_combout  = \i_ufm_spi|spi_shbuf [25]

	.dataa(\i_ufm_spi|spi_shbuf [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[26]~feeder .lut_mask = 16'hAAAA;
defparam \i_ufm_spi|spi_shbuf[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N5
dffeas \i_ufm_spi|spi_shbuf[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[26] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[27]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[27]~feeder_combout  = \i_ufm_spi|spi_shbuf [26]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [26]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[27]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|spi_shbuf[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N15
dffeas \i_ufm_spi|spi_shbuf[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[27] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N0
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[28]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[28]~feeder_combout  = \i_ufm_spi|spi_shbuf [27]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [27]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[28]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|spi_shbuf[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N1
dffeas \i_ufm_spi|spi_shbuf[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[28] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N26
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[29]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[29]~feeder_combout  = \i_ufm_spi|spi_shbuf [28]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [28]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[29]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|spi_shbuf[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N27
dffeas \i_ufm_spi|spi_shbuf[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[29] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N28
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[30]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[30]~feeder_combout  = \i_ufm_spi|spi_shbuf [29]

	.dataa(\i_ufm_spi|spi_shbuf [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[30]~feeder .lut_mask = 16'hAAAA;
defparam \i_ufm_spi|spi_shbuf[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N29
dffeas \i_ufm_spi|spi_shbuf[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[30] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N28
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[30]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data[30]~feeder_combout  = \i_ufm_spi|spi_shbuf [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [30]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[30]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N22
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[31]~0 (
// Equation(s):
// \i_ufm_spi|onchip_data[31]~0_combout  = (ufm_rst_ff[3] & (\i_ufm_spi|spi_fsm_cs.0110~q  & \i_ufm_spi|spi_cmd_cmpl~q ))

	.dataa(gnd),
	.datab(ufm_rst_ff[3]),
	.datac(\i_ufm_spi|spi_fsm_cs.0110~q ),
	.datad(\i_ufm_spi|spi_cmd_cmpl~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[31]~0 .lut_mask = 16'hC000;
defparam \i_ufm_spi|onchip_data[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N29
dffeas \i_ufm_spi|onchip_data[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[30] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N24
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[29]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data[29]~feeder_combout  = \i_ufm_spi|spi_shbuf [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [29]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[29]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N25
dffeas \i_ufm_spi|onchip_data[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[29] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N0
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[28]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data[28]~feeder_combout  = \i_ufm_spi|spi_shbuf [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [28]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[28]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N1
dffeas \i_ufm_spi|onchip_data[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[28] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N8
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[26]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data[26]~feeder_combout  = \i_ufm_spi|spi_shbuf [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [26]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[26]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N9
dffeas \i_ufm_spi|onchip_data[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[26] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y14_N29
dffeas \i_ufm_spi|onchip_data[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[23] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y11_N19
dffeas \i_ufm_spi|avmm_dat_fsm_cs.010 (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector77~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|avmm_dat_fsm_cs.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|avmm_dat_fsm_cs.010 .is_wysiwyg = "true";
defparam \i_ufm_spi|avmm_dat_fsm_cs.010 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N18
fiftyfivenm_lcell_comb \i_ufm_spi|Selector77~0 (
// Equation(s):
// \i_ufm_spi|Selector77~0_combout  = (\i_ufm_spi|WideOr8~combout  & ((\i_ufm_spi|avmm_dat_fsm_cs.010~q ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~5_combout  & \i_ufm_spi|avmm_dat_fsm_cs.001~q )))) # 
// (!\i_ufm_spi|WideOr8~combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~5_combout  & ((\i_ufm_spi|avmm_dat_fsm_cs.001~q ))))

	.dataa(\i_ufm_spi|WideOr8~combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~5_combout ),
	.datac(\i_ufm_spi|avmm_dat_fsm_cs.010~q ),
	.datad(\i_ufm_spi|avmm_dat_fsm_cs.001~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector77~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector77~0 .lut_mask = 16'hECA0;
defparam \i_ufm_spi|Selector77~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N9
dffeas \i_ufm_spi|onchip_data[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[19] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N0
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[17]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data[17]~feeder_combout  = \i_ufm_spi|spi_shbuf [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [17]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[17]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N1
dffeas \i_ufm_spi|onchip_data[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[17] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N8
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[6]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data[6]~feeder_combout  = \i_ufm_spi|spi_shbuf [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [6]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[6]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N9
dffeas \i_ufm_spi|onchip_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[6] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N7
dffeas \i_ufm_spi|onchip_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[5] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \i_ufm_spi|onchip_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[4] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y12_N12
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[1]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data[1]~feeder_combout  = \i_ufm_spi|spi_shbuf [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [1]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[1]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y12_N13
dffeas \i_ufm_spi|onchip_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N25
dffeas \i_ufm_spi|onchip_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N2
fiftyfivenm_lcell_comb \i_ufm_spi|Selector69~0 (
// Equation(s):
// \i_ufm_spi|Selector69~0_combout  = (\i_ufm_spi|onchip_data [0] & \i_ufm_spi|onchip_data_wr_ack~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_data [0]),
	.datac(\i_ufm_spi|onchip_data_wr_ack~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector69~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector69~0 .lut_mask = 16'hC0C0;
defparam \i_ufm_spi|Selector69~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N27
dffeas \i_ufm_spi|avmm_dat_fsm_cs.101 (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|avmm_dat_fsm_ns.101~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|avmm_dat_fsm_cs.101~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|avmm_dat_fsm_cs.101 .is_wysiwyg = "true";
defparam \i_ufm_spi|avmm_dat_fsm_cs.101 .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N19
dffeas \i_ufm_spi|avmm_dat_fsm_cs.110 (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector80~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|avmm_dat_fsm_cs.110~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|avmm_dat_fsm_cs.110 .is_wysiwyg = "true";
defparam \i_ufm_spi|avmm_dat_fsm_cs.110 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N28
fiftyfivenm_lcell_comb \i_ufm_spi|WideOr8~0 (
// Equation(s):
// \i_ufm_spi|WideOr8~0_combout  = (((!\i_ufm_spi|data_bitcntr [0]) # (!\i_ufm_spi|data_bitcntr [1])) # (!\i_ufm_spi|data_bitcntr [2])) # (!\i_ufm_spi|data_bitcntr [3])

	.dataa(\i_ufm_spi|data_bitcntr [3]),
	.datab(\i_ufm_spi|data_bitcntr [2]),
	.datac(\i_ufm_spi|data_bitcntr [1]),
	.datad(\i_ufm_spi|data_bitcntr [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|WideOr8~0 .lut_mask = 16'h7FFF;
defparam \i_ufm_spi|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N18
fiftyfivenm_lcell_comb \i_ufm_spi|Selector80~0 (
// Equation(s):
// \i_ufm_spi|Selector80~0_combout  = (\i_ufm_spi|avmm_dat_fsm_cs.101~q ) # ((\i_ufm_spi|avmm_dat_fsm_cs.110~q  & ((\i_ufm_spi|WideOr8~0_combout ) # (!\i_ufm_spi|data_bitcntr [4]))))

	.dataa(\i_ufm_spi|data_bitcntr [4]),
	.datab(\i_ufm_spi|avmm_dat_fsm_cs.101~q ),
	.datac(\i_ufm_spi|avmm_dat_fsm_cs.110~q ),
	.datad(\i_ufm_spi|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector80~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector80~0 .lut_mask = 16'hFCDC;
defparam \i_ufm_spi|Selector80~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N30
fiftyfivenm_lcell_comb \i_ufm_spi|flash_wrdata[4]~0 (
// Equation(s):
// \i_ufm_spi|flash_wrdata[4]~0_combout  = ((\i_ufm_spi|Selector79~1_combout ) # ((\i_ufm_spi|avmm_dat_fsm_ns.101~0_combout ) # (\i_ufm_spi|Selector80~0_combout ))) # (!\i_ufm_spi|Selector78~0_combout )

	.dataa(\i_ufm_spi|Selector78~0_combout ),
	.datab(\i_ufm_spi|Selector79~1_combout ),
	.datac(\i_ufm_spi|avmm_dat_fsm_ns.101~0_combout ),
	.datad(\i_ufm_spi|Selector80~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|flash_wrdata[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[4]~0 .lut_mask = 16'hFFFD;
defparam \i_ufm_spi|flash_wrdata[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N20
fiftyfivenm_lcell_comb \i_ufm_spi|flash_wrdata[4]~1 (
// Equation(s):
// \i_ufm_spi|flash_wrdata[4]~1_combout  = (!\i_ufm_spi|flash_wrdata[4]~0_combout  & ((\i_ufm_spi|Selector76~0_combout  & (\i_ufm_spi|onchip_data_wr_ack~q )) # (!\i_ufm_spi|Selector76~0_combout  & ((\i_ufm_spi|Selector77~0_combout )))))

	.dataa(\i_ufm_spi|onchip_data_wr_ack~q ),
	.datab(\i_ufm_spi|Selector77~0_combout ),
	.datac(\i_ufm_spi|flash_wrdata[4]~0_combout ),
	.datad(\i_ufm_spi|Selector76~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[4]~1 .lut_mask = 16'h0A0C;
defparam \i_ufm_spi|flash_wrdata[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N4
fiftyfivenm_lcell_comb \i_ufm_spi|Selector69~1 (
// Equation(s):
// \i_ufm_spi|Selector69~1_combout  = (\i_ufm_spi|Selector69~0_combout  & ((\i_ufm_spi|Selector76~0_combout ) # ((!\i_ufm_spi|flash_wrdata[4]~1_combout  & \i_ufm_spi|flash_wrdata [0])))) # (!\i_ufm_spi|Selector69~0_combout  & 
// (!\i_ufm_spi|flash_wrdata[4]~1_combout  & (\i_ufm_spi|flash_wrdata [0])))

	.dataa(\i_ufm_spi|Selector69~0_combout ),
	.datab(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.datac(\i_ufm_spi|flash_wrdata [0]),
	.datad(\i_ufm_spi|Selector76~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector69~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector69~1 .lut_mask = 16'hBA30;
defparam \i_ufm_spi|Selector69~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N5
dffeas \i_ufm_spi|flash_wrdata[0] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector69~1_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N30
fiftyfivenm_lcell_comb \i_ufm_spi|Selector68~0 (
// Equation(s):
// \i_ufm_spi|Selector68~0_combout  = (\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|flash_wrdata [0]))) # (!\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|onchip_data [1]))

	.dataa(\i_ufm_spi|onchip_data [1]),
	.datab(\i_ufm_spi|flash_wrdata [0]),
	.datac(\i_ufm_spi|Selector77~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector68~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector68~0 .lut_mask = 16'hCACA;
defparam \i_ufm_spi|Selector68~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N31
dffeas \i_ufm_spi|flash_wrdata[1] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector68~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N15
dffeas \i_ufm_spi|onchip_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[2] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N20
fiftyfivenm_lcell_comb \i_ufm_spi|Selector67~0 (
// Equation(s):
// \i_ufm_spi|Selector67~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [1])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [2])))

	.dataa(\i_ufm_spi|flash_wrdata [1]),
	.datab(gnd),
	.datac(\i_ufm_spi|Selector77~0_combout ),
	.datad(\i_ufm_spi|onchip_data [2]),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector67~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector67~0 .lut_mask = 16'hAFA0;
defparam \i_ufm_spi|Selector67~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N21
dffeas \i_ufm_spi|flash_wrdata[2] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector67~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[2] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N10
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[3]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data[3]~feeder_combout  = \i_ufm_spi|spi_shbuf [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [3]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[3]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N11
dffeas \i_ufm_spi|onchip_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[3] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N22
fiftyfivenm_lcell_comb \i_ufm_spi|Selector66~0 (
// Equation(s):
// \i_ufm_spi|Selector66~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [2])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [3])))

	.dataa(\i_ufm_spi|flash_wrdata [2]),
	.datab(\i_ufm_spi|Selector77~0_combout ),
	.datac(\i_ufm_spi|onchip_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector66~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector66~0 .lut_mask = 16'hB8B8;
defparam \i_ufm_spi|Selector66~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N23
dffeas \i_ufm_spi|flash_wrdata[3] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector66~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[3] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N12
fiftyfivenm_lcell_comb \i_ufm_spi|Selector65~0 (
// Equation(s):
// \i_ufm_spi|Selector65~0_combout  = (\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|flash_wrdata [3]))) # (!\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|onchip_data [4]))

	.dataa(\i_ufm_spi|onchip_data [4]),
	.datab(gnd),
	.datac(\i_ufm_spi|Selector77~0_combout ),
	.datad(\i_ufm_spi|flash_wrdata [3]),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector65~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector65~0 .lut_mask = 16'hFA0A;
defparam \i_ufm_spi|Selector65~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N13
dffeas \i_ufm_spi|flash_wrdata[4] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector65~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[4] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N6
fiftyfivenm_lcell_comb \i_ufm_spi|Selector64~0 (
// Equation(s):
// \i_ufm_spi|Selector64~0_combout  = (\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|flash_wrdata [4]))) # (!\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|onchip_data [5]))

	.dataa(\i_ufm_spi|onchip_data [5]),
	.datab(\i_ufm_spi|flash_wrdata [4]),
	.datac(\i_ufm_spi|Selector77~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector64~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector64~0 .lut_mask = 16'hCACA;
defparam \i_ufm_spi|Selector64~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N7
dffeas \i_ufm_spi|flash_wrdata[5] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector64~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[5] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N24
fiftyfivenm_lcell_comb \i_ufm_spi|Selector63~0 (
// Equation(s):
// \i_ufm_spi|Selector63~0_combout  = (\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|flash_wrdata [5]))) # (!\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|onchip_data [6]))

	.dataa(\i_ufm_spi|onchip_data [6]),
	.datab(\i_ufm_spi|flash_wrdata [5]),
	.datac(\i_ufm_spi|Selector77~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector63~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector63~0 .lut_mask = 16'hCACA;
defparam \i_ufm_spi|Selector63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N25
dffeas \i_ufm_spi|flash_wrdata[6] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector63~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[6] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N26
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[7]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data[7]~feeder_combout  = \i_ufm_spi|spi_shbuf [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [7]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[7]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N27
dffeas \i_ufm_spi|onchip_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[7] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N10
fiftyfivenm_lcell_comb \i_ufm_spi|Selector62~0 (
// Equation(s):
// \i_ufm_spi|Selector62~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [6])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [7])))

	.dataa(\i_ufm_spi|flash_wrdata [6]),
	.datab(\i_ufm_spi|onchip_data [7]),
	.datac(\i_ufm_spi|Selector77~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector62~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector62~0 .lut_mask = 16'hACAC;
defparam \i_ufm_spi|Selector62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N11
dffeas \i_ufm_spi|flash_wrdata[7] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector62~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[7] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N12
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[8]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data[8]~feeder_combout  = \i_ufm_spi|spi_shbuf [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [8]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[8]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N13
dffeas \i_ufm_spi|onchip_data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[8] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N28
fiftyfivenm_lcell_comb \i_ufm_spi|Selector61~0 (
// Equation(s):
// \i_ufm_spi|Selector61~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [7])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [8])))

	.dataa(\i_ufm_spi|flash_wrdata [7]),
	.datab(\i_ufm_spi|onchip_data [8]),
	.datac(\i_ufm_spi|Selector77~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector61~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector61~0 .lut_mask = 16'hACAC;
defparam \i_ufm_spi|Selector61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N29
dffeas \i_ufm_spi|flash_wrdata[8] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector61~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[8] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N23
dffeas \i_ufm_spi|onchip_data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[9] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N26
fiftyfivenm_lcell_comb \i_ufm_spi|Selector60~0 (
// Equation(s):
// \i_ufm_spi|Selector60~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [8])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [9])))

	.dataa(gnd),
	.datab(\i_ufm_spi|flash_wrdata [8]),
	.datac(\i_ufm_spi|Selector77~0_combout ),
	.datad(\i_ufm_spi|onchip_data [9]),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector60~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector60~0 .lut_mask = 16'hCFC0;
defparam \i_ufm_spi|Selector60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N27
dffeas \i_ufm_spi|flash_wrdata[9] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector60~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[9] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N29
dffeas \i_ufm_spi|onchip_data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[10] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N0
fiftyfivenm_lcell_comb \i_ufm_spi|Selector59~0 (
// Equation(s):
// \i_ufm_spi|Selector59~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [9])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [10])))

	.dataa(gnd),
	.datab(\i_ufm_spi|flash_wrdata [9]),
	.datac(\i_ufm_spi|Selector77~0_combout ),
	.datad(\i_ufm_spi|onchip_data [10]),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector59~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector59~0 .lut_mask = 16'hCFC0;
defparam \i_ufm_spi|Selector59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N1
dffeas \i_ufm_spi|flash_wrdata[10] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector59~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[10] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N14
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[11]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data[11]~feeder_combout  = \i_ufm_spi|spi_shbuf [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [11]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[11]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N15
dffeas \i_ufm_spi|onchip_data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[11] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N14
fiftyfivenm_lcell_comb \i_ufm_spi|Selector58~0 (
// Equation(s):
// \i_ufm_spi|Selector58~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [10])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [11])))

	.dataa(\i_ufm_spi|flash_wrdata [10]),
	.datab(gnd),
	.datac(\i_ufm_spi|Selector77~0_combout ),
	.datad(\i_ufm_spi|onchip_data [11]),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector58~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector58~0 .lut_mask = 16'hAFA0;
defparam \i_ufm_spi|Selector58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N15
dffeas \i_ufm_spi|flash_wrdata[11] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector58~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[11] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N21
dffeas \i_ufm_spi|onchip_data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[12] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N8
fiftyfivenm_lcell_comb \i_ufm_spi|Selector57~0 (
// Equation(s):
// \i_ufm_spi|Selector57~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [11])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [12])))

	.dataa(\i_ufm_spi|flash_wrdata [11]),
	.datab(gnd),
	.datac(\i_ufm_spi|Selector77~0_combout ),
	.datad(\i_ufm_spi|onchip_data [12]),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector57~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector57~0 .lut_mask = 16'hAFA0;
defparam \i_ufm_spi|Selector57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N9
dffeas \i_ufm_spi|flash_wrdata[12] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector57~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[12] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N31
dffeas \i_ufm_spi|onchip_data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[13] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N18
fiftyfivenm_lcell_comb \i_ufm_spi|Selector56~0 (
// Equation(s):
// \i_ufm_spi|Selector56~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [12])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [13])))

	.dataa(\i_ufm_spi|flash_wrdata [12]),
	.datab(\i_ufm_spi|onchip_data [13]),
	.datac(\i_ufm_spi|Selector77~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector56~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector56~0 .lut_mask = 16'hACAC;
defparam \i_ufm_spi|Selector56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N19
dffeas \i_ufm_spi|flash_wrdata[13] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[13] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y13_N0
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[14]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data[14]~feeder_combout  = \i_ufm_spi|spi_shbuf [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [14]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[14]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \i_ufm_spi|onchip_data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[14] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y13_N16
fiftyfivenm_lcell_comb \i_ufm_spi|Selector55~0 (
// Equation(s):
// \i_ufm_spi|Selector55~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [13])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [14])))

	.dataa(\i_ufm_spi|flash_wrdata [13]),
	.datab(\i_ufm_spi|onchip_data [14]),
	.datac(\i_ufm_spi|Selector77~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector55~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector55~0 .lut_mask = 16'hACAC;
defparam \i_ufm_spi|Selector55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y13_N17
dffeas \i_ufm_spi|flash_wrdata[14] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[14] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N11
dffeas \i_ufm_spi|onchip_data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[15] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N22
fiftyfivenm_lcell_comb \i_ufm_spi|Selector54~0 (
// Equation(s):
// \i_ufm_spi|Selector54~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [14])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [15])))

	.dataa(\i_ufm_spi|flash_wrdata [14]),
	.datab(gnd),
	.datac(\i_ufm_spi|Selector77~0_combout ),
	.datad(\i_ufm_spi|onchip_data [15]),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector54~0 .lut_mask = 16'hAFA0;
defparam \i_ufm_spi|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N23
dffeas \i_ufm_spi|flash_wrdata[15] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[15] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N20
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[16]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data[16]~feeder_combout  = \i_ufm_spi|spi_shbuf [16]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [16]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[16]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N21
dffeas \i_ufm_spi|onchip_data[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[16] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N14
fiftyfivenm_lcell_comb \i_ufm_spi|Selector53~0 (
// Equation(s):
// \i_ufm_spi|Selector53~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [15])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [16])))

	.dataa(\i_ufm_spi|Selector77~0_combout ),
	.datab(\i_ufm_spi|flash_wrdata [15]),
	.datac(gnd),
	.datad(\i_ufm_spi|onchip_data [16]),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector53~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector53~0 .lut_mask = 16'hDD88;
defparam \i_ufm_spi|Selector53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N15
dffeas \i_ufm_spi|flash_wrdata[16] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[16] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N18
fiftyfivenm_lcell_comb \i_ufm_spi|Selector52~0 (
// Equation(s):
// \i_ufm_spi|Selector52~0_combout  = (\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|flash_wrdata [16]))) # (!\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|onchip_data [17]))

	.dataa(\i_ufm_spi|Selector77~0_combout ),
	.datab(gnd),
	.datac(\i_ufm_spi|onchip_data [17]),
	.datad(\i_ufm_spi|flash_wrdata [16]),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector52~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector52~0 .lut_mask = 16'hFA50;
defparam \i_ufm_spi|Selector52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N19
dffeas \i_ufm_spi|flash_wrdata[17] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[17] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N4
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[18]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data[18]~feeder_combout  = \i_ufm_spi|spi_shbuf [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [18]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[18]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N5
dffeas \i_ufm_spi|onchip_data[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[18] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N26
fiftyfivenm_lcell_comb \i_ufm_spi|Selector51~0 (
// Equation(s):
// \i_ufm_spi|Selector51~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [17])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [18])))

	.dataa(\i_ufm_spi|flash_wrdata [17]),
	.datab(\i_ufm_spi|Selector77~0_combout ),
	.datac(\i_ufm_spi|onchip_data [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector51~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector51~0 .lut_mask = 16'hB8B8;
defparam \i_ufm_spi|Selector51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N27
dffeas \i_ufm_spi|flash_wrdata[18] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[18] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N30
fiftyfivenm_lcell_comb \i_ufm_spi|Selector50~0 (
// Equation(s):
// \i_ufm_spi|Selector50~0_combout  = (\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|flash_wrdata [18]))) # (!\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|onchip_data [19]))

	.dataa(\i_ufm_spi|onchip_data [19]),
	.datab(\i_ufm_spi|flash_wrdata [18]),
	.datac(gnd),
	.datad(\i_ufm_spi|Selector77~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector50~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector50~0 .lut_mask = 16'hCCAA;
defparam \i_ufm_spi|Selector50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N31
dffeas \i_ufm_spi|flash_wrdata[19] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[19] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N12
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[20]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data[20]~feeder_combout  = \i_ufm_spi|spi_shbuf [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [20]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[20]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N13
dffeas \i_ufm_spi|onchip_data[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[20] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N6
fiftyfivenm_lcell_comb \i_ufm_spi|Selector49~0 (
// Equation(s):
// \i_ufm_spi|Selector49~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [19])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [20])))

	.dataa(\i_ufm_spi|Selector77~0_combout ),
	.datab(\i_ufm_spi|flash_wrdata [19]),
	.datac(\i_ufm_spi|onchip_data [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector49~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector49~0 .lut_mask = 16'hD8D8;
defparam \i_ufm_spi|Selector49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N7
dffeas \i_ufm_spi|flash_wrdata[20] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[20] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N29
dffeas \i_ufm_spi|onchip_data[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[21] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N2
fiftyfivenm_lcell_comb \i_ufm_spi|Selector48~0 (
// Equation(s):
// \i_ufm_spi|Selector48~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [20])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [21])))

	.dataa(\i_ufm_spi|Selector77~0_combout ),
	.datab(\i_ufm_spi|flash_wrdata [20]),
	.datac(\i_ufm_spi|onchip_data [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector48~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector48~0 .lut_mask = 16'hD8D8;
defparam \i_ufm_spi|Selector48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N3
dffeas \i_ufm_spi|flash_wrdata[21] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[21] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N24
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[22]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data[22]~feeder_combout  = \i_ufm_spi|spi_shbuf [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [22]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[22]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N25
dffeas \i_ufm_spi|onchip_data[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[22] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y11_N16
fiftyfivenm_lcell_comb \i_ufm_spi|Selector47~0 (
// Equation(s):
// \i_ufm_spi|Selector47~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [21])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [22])))

	.dataa(\i_ufm_spi|flash_wrdata [21]),
	.datab(gnd),
	.datac(\i_ufm_spi|onchip_data [22]),
	.datad(\i_ufm_spi|Selector77~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector47~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector47~0 .lut_mask = 16'hAAF0;
defparam \i_ufm_spi|Selector47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y11_N17
dffeas \i_ufm_spi|flash_wrdata[22] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[22] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N14
fiftyfivenm_lcell_comb \i_ufm_spi|Selector46~0 (
// Equation(s):
// \i_ufm_spi|Selector46~0_combout  = (\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|flash_wrdata [22]))) # (!\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|onchip_data [23]))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_data [23]),
	.datac(\i_ufm_spi|flash_wrdata [22]),
	.datad(\i_ufm_spi|Selector77~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector46~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector46~0 .lut_mask = 16'hF0CC;
defparam \i_ufm_spi|Selector46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N15
dffeas \i_ufm_spi|flash_wrdata[23] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[23] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N3
dffeas \i_ufm_spi|onchip_data[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[24] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N2
fiftyfivenm_lcell_comb \i_ufm_spi|Selector45~0 (
// Equation(s):
// \i_ufm_spi|Selector45~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [23])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [24])))

	.dataa(\i_ufm_spi|flash_wrdata [23]),
	.datab(\i_ufm_spi|onchip_data [24]),
	.datac(gnd),
	.datad(\i_ufm_spi|Selector77~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector45~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector45~0 .lut_mask = 16'hAACC;
defparam \i_ufm_spi|Selector45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N3
dffeas \i_ufm_spi|flash_wrdata[24] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[24] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y14_N21
dffeas \i_ufm_spi|onchip_data[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[25] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N10
fiftyfivenm_lcell_comb \i_ufm_spi|Selector44~0 (
// Equation(s):
// \i_ufm_spi|Selector44~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [24])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [25])))

	.dataa(\i_ufm_spi|flash_wrdata [24]),
	.datab(\i_ufm_spi|onchip_data [25]),
	.datac(gnd),
	.datad(\i_ufm_spi|Selector77~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector44~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector44~0 .lut_mask = 16'hAACC;
defparam \i_ufm_spi|Selector44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N11
dffeas \i_ufm_spi|flash_wrdata[25] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector44~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[25] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N30
fiftyfivenm_lcell_comb \i_ufm_spi|Selector43~0 (
// Equation(s):
// \i_ufm_spi|Selector43~0_combout  = (\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|flash_wrdata [25]))) # (!\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|onchip_data [26]))

	.dataa(\i_ufm_spi|onchip_data [26]),
	.datab(\i_ufm_spi|flash_wrdata [25]),
	.datac(gnd),
	.datad(\i_ufm_spi|Selector77~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector43~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector43~0 .lut_mask = 16'hCCAA;
defparam \i_ufm_spi|Selector43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N31
dffeas \i_ufm_spi|flash_wrdata[26] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector43~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[26] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N12
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_data[27]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_data[27]~feeder_combout  = \i_ufm_spi|spi_shbuf [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [27]),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_data[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[27]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_data[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N13
dffeas \i_ufm_spi|onchip_data[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_data[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[27] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N26
fiftyfivenm_lcell_comb \i_ufm_spi|Selector42~0 (
// Equation(s):
// \i_ufm_spi|Selector42~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [26])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [27])))

	.dataa(gnd),
	.datab(\i_ufm_spi|flash_wrdata [26]),
	.datac(\i_ufm_spi|onchip_data [27]),
	.datad(\i_ufm_spi|Selector77~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector42~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector42~0 .lut_mask = 16'hCCF0;
defparam \i_ufm_spi|Selector42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N27
dffeas \i_ufm_spi|flash_wrdata[27] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector42~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[27] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N6
fiftyfivenm_lcell_comb \i_ufm_spi|Selector41~0 (
// Equation(s):
// \i_ufm_spi|Selector41~0_combout  = (\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|flash_wrdata [27]))) # (!\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|onchip_data [28]))

	.dataa(\i_ufm_spi|onchip_data [28]),
	.datab(gnd),
	.datac(\i_ufm_spi|flash_wrdata [27]),
	.datad(\i_ufm_spi|Selector77~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector41~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector41~0 .lut_mask = 16'hF0AA;
defparam \i_ufm_spi|Selector41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N7
dffeas \i_ufm_spi|flash_wrdata[28] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector41~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[28] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N22
fiftyfivenm_lcell_comb \i_ufm_spi|Selector40~0 (
// Equation(s):
// \i_ufm_spi|Selector40~0_combout  = (\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|flash_wrdata [28]))) # (!\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|onchip_data [29]))

	.dataa(\i_ufm_spi|onchip_data [29]),
	.datab(\i_ufm_spi|flash_wrdata [28]),
	.datac(gnd),
	.datad(\i_ufm_spi|Selector77~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector40~0 .lut_mask = 16'hCCAA;
defparam \i_ufm_spi|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N23
dffeas \i_ufm_spi|flash_wrdata[29] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[29] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N18
fiftyfivenm_lcell_comb \i_ufm_spi|Selector39~0 (
// Equation(s):
// \i_ufm_spi|Selector39~0_combout  = (\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|flash_wrdata [29]))) # (!\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|onchip_data [30]))

	.dataa(\i_ufm_spi|onchip_data [30]),
	.datab(\i_ufm_spi|flash_wrdata [29]),
	.datac(gnd),
	.datad(\i_ufm_spi|Selector77~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector39~0 .lut_mask = 16'hCCAA;
defparam \i_ufm_spi|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N19
dffeas \i_ufm_spi|flash_wrdata[30] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[30] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N8
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shbuf[31]~feeder (
// Equation(s):
// \i_ufm_spi|spi_shbuf[31]~feeder_combout  = \i_ufm_spi|spi_shbuf [30]

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shbuf [30]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shbuf[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[31]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|spi_shbuf[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N9
dffeas \i_ufm_spi|spi_shbuf[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shbuf[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_shbuf[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shbuf [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shbuf[31] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shbuf[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y14_N5
dffeas \i_ufm_spi|onchip_data[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_data[31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_data[31] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_data[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y14_N16
fiftyfivenm_lcell_comb \i_ufm_spi|Selector38~0 (
// Equation(s):
// \i_ufm_spi|Selector38~0_combout  = (\i_ufm_spi|Selector77~0_combout  & (\i_ufm_spi|flash_wrdata [30])) # (!\i_ufm_spi|Selector77~0_combout  & ((\i_ufm_spi|onchip_data [31])))

	.dataa(\i_ufm_spi|flash_wrdata [30]),
	.datab(\i_ufm_spi|onchip_data [31]),
	.datac(gnd),
	.datad(\i_ufm_spi|Selector77~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector38~0 .lut_mask = 16'hAACC;
defparam \i_ufm_spi|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y14_N17
dffeas \i_ufm_spi|flash_wrdata[31] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|flash_wrdata[4]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|flash_wrdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|flash_wrdata[31] .is_wysiwyg = "true";
defparam \i_ufm_spi|flash_wrdata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdin_neg_reg~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdin_neg_reg~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & \i_ufm_spi|flash_wrdata [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datad(\i_ufm_spi|flash_wrdata [31]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdin_neg_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdin_neg_reg~0 .lut_mask = 16'hF000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdin_neg_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N13
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdin_neg_reg (
	.clk(!\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdin_neg_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdin_neg_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdin_neg_reg .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdin_neg_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_nprogram~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_nprogram~2_combout  = ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]) # ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q  & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1])

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_nprogram~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_nprogram~2 .lut_mask = 16'hFF1F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_nprogram~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_nerase~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_nerase~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]) # (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q  & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_nerase~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_nerase~0 .lut_mask = 16'hF1FF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_nerase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~43 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~43_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~25_combout ) # ((\i_ufm_spi|onchip_addr [2] & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~25_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datad(\i_ufm_spi|onchip_addr [2]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~43 .lut_mask = 16'hFBAA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~28 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~28_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|comb~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~42_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~43_combout  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|comb~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~42_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~43_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~28 .lut_mask = 16'h0400;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~29 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~29_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~28_combout  & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~41_combout )

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~28_combout ),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~41_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~29 .lut_mask = 16'hCC00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~30 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~30_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~41_combout  & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~28_combout )

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~41_combout ),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~28_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~30 .lut_mask = 16'h3300;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5 .lut_mask = 16'h0301;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~35 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~35_combout  = (\i_ufm_spi|onchip_addr [14] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datac(gnd),
	.datad(\i_ufm_spi|onchip_addr [14]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~35 .lut_mask = 16'hDD00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~44 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~44_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [14] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1] & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [14]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~1_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~44_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~44 .lut_mask = 16'h1000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~0_combout  = (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~39_combout ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~21_combout 
// )))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~1  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~39_combout ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~21_combout ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~39_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[9]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~0_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~1 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~0 .lut_mask = 16'h11EE;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~2_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38_combout  & 
// (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~1 )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20_combout 
//  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~1 )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~1 
// ) # (GND)))))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~3  = CARRY(((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20_combout 
// )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~1 ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~38_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[10]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~1 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~2_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~3 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~2 .lut_mask = 16'h1E1F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~4 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~4_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~3  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~40_combout ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~22_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~3  
// & ((((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~40_combout ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~22_combout )))))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~5  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~3  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~40_combout 
// ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~22_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~40_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[11]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~3 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~4_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~5 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~4 .lut_mask = 16'hE10E;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~6 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~6_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~36_combout  & 
// (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~5 )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~36_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~18_combout 
//  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~5 )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~18_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~5 
// ) # (GND)))))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~7  = CARRY(((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~36_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~18_combout 
// )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~5 ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~36_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[12]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~5 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~6_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~7 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~6 .lut_mask = 16'h1E1F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~8 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~8_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~7  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~37_combout ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~19_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~7  
// & ((((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~37_combout ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~19_combout )))))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~9  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~7  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~37_combout 
// ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~19_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~37_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[13]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~7 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~8_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~9 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~8 .lut_mask = 16'hE10E;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~10 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~10_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~35_combout  & 
// (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~9 )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~35_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~44_combout 
//  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~9 )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~44_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~9 
// ) # (GND)))))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~11  = CARRY(((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~35_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~44_combout 
// )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~9 ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~35_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[14]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~9 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~10_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~11 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~10 .lut_mask = 16'h1E1F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~12 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~12_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~11  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [15] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout  & VCC))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~11  & ((((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [15] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout 
// )))))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~13  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [15] & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~11 )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [15]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~11 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~12_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~13 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~12 .lut_mask = 16'h4B04;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~14 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~14_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~13  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [16]) # ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout )))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~13  & (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [16] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout 
// )) # (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~15  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [16]) # 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~13 ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [16]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~13 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~14_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~15 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~14 .lut_mask = 16'hB4BF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~16 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~16_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~15  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [17] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout  & VCC))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~15  & ((((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [17] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout 
// )))))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~17  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [17] & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~15 )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [17]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~15 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~16_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~17 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~16 .lut_mask = 16'h4B04;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~18 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~18_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~17  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [18]) # ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout )))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~17  & (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [18] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout 
// )) # (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~19  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [18]) # 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~17 ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [18]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~17 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~18_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~19 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~18 .lut_mask = 16'hB4BF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~20 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~20_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~19  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [19] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout  & VCC))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~19  & ((((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [19] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout 
// )))))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~21  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [19] & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~19 )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [19]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal6~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~19 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~20_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~21 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~20 .lut_mask = 16'h4B04;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y3_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~22 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~22_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~21 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~21 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~22 .lut_mask = 16'hF0F0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_wire[20]~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_wire[20]~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|comb~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~41_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~43_combout  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|comb~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~41_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~43_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_wire[20]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_wire[20]~0 .lut_mask = 16'h0400;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_wire[20]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_wire[20]~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_wire[20]~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_wire[20]~0_combout ) # 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~22_combout ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~22_combout ),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_wire[20]~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_wire[20]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_wire[20]~1 .lut_mask = 16'hFF88;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_wire[20]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~31 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~31_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~20_combout )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~20_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~31 .lut_mask = 16'hAA00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~37 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~37_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~18_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~18_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~37 .lut_mask = 16'hAB01;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[18]~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[18]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~37_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[18]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~38 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~38_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~16_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~16_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~38 .lut_mask = 16'hF011;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[17]~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[17]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~38_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~38_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[17]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~39 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~39_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~14_combout )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~14_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~39 .lut_mask = 16'hAA03;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[16]~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[16]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~39_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~39_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[16]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~40 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~40_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~12_combout )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~12_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~40 .lut_mask = 16'hAA03;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[15]~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[15]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~40_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[15]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~41 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~41_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~10_combout )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~10_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~41 .lut_mask = 16'hAA03;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[14]~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[14]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~41_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~41_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[14]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~42 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~42_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~8_combout )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~8_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~42 .lut_mask = 16'hAA03;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[13]~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[13]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~42_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~42_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[13]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~43 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~43_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~6_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~6_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~43 .lut_mask = 16'hF101;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[12]~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[12]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~43_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~43_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[12]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~32 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~32_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~4_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~4_combout ),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~32 .lut_mask = 16'hCC55;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~33 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~33_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~2_combout )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~2_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~33 .lut_mask = 16'hAA33;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~34 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~34_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~0_combout ) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_convertor|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~34 .lut_mask = 16'hAAFF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~44 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~44_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[8]~27_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q  & ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[8]~27_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~44 .lut_mask = 16'hCC05;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y3_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[8]~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[8]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~44_combout 

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~44_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[8]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~45 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~45_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[7]~28_combout )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q 
//  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[7]~28_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~45 .lut_mask = 16'hAA03;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[7]~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[7]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~45_combout 

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~45_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[7]~feeder .lut_mask = 16'hAAAA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~46 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~46_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[6]~29_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q  & ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[6]~29_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~46 .lut_mask = 16'hCC05;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[6]~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[6]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~46_combout 

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~46_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[6]~feeder .lut_mask = 16'hAAAA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~47 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~47_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[5]~30_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q  & ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[5]~30_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~47 .lut_mask = 16'hCC05;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[5]~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[5]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~47_combout 

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~47_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[5]~feeder .lut_mask = 16'hAAAA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~48 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~48_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[4]~26_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q  & ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[4]~26_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~48 .lut_mask = 16'hA0B1;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[4]~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[4]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~48_combout 

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~48_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[4]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~49 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~49_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[3]~31_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q  & ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[3]~31_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~49 .lut_mask = 16'hCC05;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y4_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~49_combout 

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~49_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~feeder .lut_mask = 16'hAAAA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~35 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~35_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~24_combout ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~25_combout )))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4_combout ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~24_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[2]~25_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~35 .lut_mask = 16'hFCAA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[2]~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[2]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~35_combout 

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~35_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[2]~feeder .lut_mask = 16'hAAAA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~50 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~50_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~42_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~5_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[1]~42_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~50 .lut_mask = 16'hF101;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[1]~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[1]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~50_combout 

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~50_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[1]~feeder .lut_mask = 16'hCCCC;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~36 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~36_combout  = ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4_combout  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~41_combout ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|comb~0_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|comb~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_addr[0]~41_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~36 .lut_mask = 16'hDF0F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y4_N15
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[0] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~36_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N27
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[1] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[1]~feeder_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [0]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N17
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[2] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[2]~feeder_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [1]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[2] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N5
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~feeder_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [2]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N9
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[4] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[4]~feeder_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [3]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[4] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N27
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[5] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[5]~feeder_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [4]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[5] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N23
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[6] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[6]~feeder_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [5]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[6] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y4_N21
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[7] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[7]~feeder_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [6]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[7] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N7
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[8] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[8]~feeder_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [7]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[8] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N21
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[9] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~34_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [8]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[9] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N13
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[10] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~33_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [9]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[10] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N27
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[11] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~32_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [10]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[11] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N31
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[12] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[12]~feeder_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [11]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[12] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N15
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[13] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[13]~feeder_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [12]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[13] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N5
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[14] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[14]~feeder_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [13]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[14] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N9
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[15] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[15]~feeder_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [14]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[15] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N23
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[16] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[16]~feeder_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [15]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[16] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y3_N1
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[17] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[17]~feeder_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [16]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[17] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N9
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[18] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[18]~feeder_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [17]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[18] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N31
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[19] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~31_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [18]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[19] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N23
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[20] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_wire[20]~1_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [19]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[20] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N5
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[21] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~30_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [20]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[21] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N1
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[22] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|_~29_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [21]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[22] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_neg_reg~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_neg_reg~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [22] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_neg_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_neg_reg~0 .lut_mask = 16'hAA00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_neg_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y5_N13
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_neg_reg (
	.clk(!\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_neg_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_neg_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_neg_reg .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_neg_reg .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y8_N40
fiftyfivenm_unvm \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block (
	.arclk(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arclk~0_combout ),
	.arshft(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arshft_neg_reg~_wirecell_combout ),
	.drclk(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drclk~0_combout ),
	.drshft(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drshft_neg_reg~_wirecell_combout ),
	.drdin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdin_neg_reg~q ),
	.nprogram(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_nprogram~2_combout ),
	.nerase(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_nerase~0_combout ),
	.nosc_ena(\~GND~combout ),
	.par_en(vcc),
	.xe_ye(vcc),
	.se(vcc),
	.ardin({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_addr_neg_reg~q }),
	.busy(\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|busy ),
	.osc(\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|osc ),
	.bgpbusy(),
	.sp_pass(\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|sp_pass ),
	.se_pass(\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|se_pass ),
	.drdout(\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block_DRDOUT_bus ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block .addr_range1_end_addr = 3071;
defparam \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block .addr_range1_offset = 512;
defparam \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block .addr_range2_offset = 512;
defparam \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block .device_id = "02";
defparam \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block .init_filename = "none";
defparam \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block .is_compressed_image = "false";
defparam \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block .is_dual_boot = "false";
defparam \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block .is_eram_skip = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block .max_ufm_valid_addr = 3071;
defparam \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block .max_valid_addr = 20479;
defparam \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block .min_ufm_valid_addr = 0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block .min_valid_addr = 0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block .part_name = "10m02scm153c8g";
defparam \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|ufm_block .reserve_block = "false";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|busy ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|busy ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~0 .lut_mask = 16'hFFF0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~feeder (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|clear_busy~q ) # 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0])))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~0_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|clear_busy~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|clear_busy~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~1 .lut_mask = 16'hECE0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y3_N1
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|clear_busy (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|clear_busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|clear_busy .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|clear_busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|always2~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|always2~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|clear_busy~q ) # (!\i_ufm_spi|flash_rst_n [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|flash_rst_n [2]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|clear_busy~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|always2~0 .lut_mask = 16'hFF0F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
fiftyfivenm_clkctrl \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|always2~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|always2~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|always2~0clkctrl_outclk ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|always2~0clkctrl .clock_type = "global clock";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|always2~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X10_Y6_N21
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg (
	.clk(\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|osc~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~feeder_combout ),
	.asdata(vcc),
	.clrn(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|always2~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N5
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|din_s1 (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~q ),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|din_s1 .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N9
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg[0] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|din_s1~q ),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0] & 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~1_combout ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~0_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~1_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~1 .lut_mask = 16'h0070;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~2_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~0_combout ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~1_combout ) # 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~2_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~1_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~2_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~2 .lut_mask = 16'hFDFC;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N9
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~14 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~14_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0])

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~14 .lut_mask = 16'hAA00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~19 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~19_combout  = (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WRITE~q )) 
// # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3])

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WRITE~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~19 .lut_mask = 16'h777F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0])

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~0 .lut_mask = 16'hAA00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~7 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~7_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~1_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [4] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~1_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [4]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~7_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~7 .lut_mask = 16'h0400;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~20 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~20_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~19_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~0_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~7_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~19_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~7_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~20 .lut_mask = 16'h0004;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~21 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~21_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~0_combout ) # 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~20_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & (!\i_ufm_spi|avmm_dat_fsm_cs.100~q ))

	.dataa(\i_ufm_spi|avmm_dat_fsm_cs.100~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~20_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~21_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~21 .lut_mask = 16'hF5C5;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~16 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~16_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR~q  & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~16 .lut_mask = 16'h0300;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~18 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~18_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~16_combout  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~14_combout  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~17_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~17_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~16_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~14_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~18 .lut_mask = 16'h00E0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~22 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~22_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~15_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~18_combout  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~21_combout ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~15_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~21_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~18_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~22_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~22 .lut_mask = 16'hA800;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~23 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~23_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~14_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ) # 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~22_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~14_combout  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~22_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~14_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~22_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~23_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~23 .lut_mask = 16'hF888;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N27
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ) # 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~0 .lut_mask = 16'hFFFE;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_pos_reg~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ) # 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~0_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_pos_reg~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~1 .lut_mask = 16'hF0A0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~2_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~1_combout ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~0_combout ) # 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~1_combout  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~1_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~1_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~2 .lut_mask = 16'hEFEE;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y5_N9
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_pos_reg (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_pos_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_pos_reg .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_pos_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y5_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arclk~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arclk~0_combout  = ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_pos_reg~q ) # (GLOBAL(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_reg~q )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_reg~q ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|enable_arclk_neg_pos_reg~q ),
	.datad(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arclk~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arclk~0 .lut_mask = 16'hFFF5;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_arclk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|osc~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|osc }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|osc~clkctrl_outclk ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|osc~clkctrl .clock_type = "global clock";
defparam \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|osc~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_clear_reg~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_clear_reg~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|busy  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|busy ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_reg~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_clear_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_clear_reg~0 .lut_mask = 16'h0F00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_clear_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y6_N11
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_clear_reg (
	.clk(\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|osc~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_clear_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|always2~0clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_clear_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_clear_reg .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_clear_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N15
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|din_s1 (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_busy_clear_reg~q ),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|din_s1 .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y3_N17
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg[0] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|din_s1~q ),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~1_combout  = ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0]) # 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0])))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~1 .lut_mask = 16'hDDD5;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~3_combout  = (!\i_ufm_spi|avmm_dat_fsm_cs.100~q  & (!\i_ufm_spi|avmm_data_write~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]))))

	.dataa(\i_ufm_spi|avmm_dat_fsm_cs.100~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datad(\i_ufm_spi|avmm_data_write~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~3 .lut_mask = 16'h0045;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~2_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0] & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR~q )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q  
// & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ) # ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~2 .lut_mask = 16'hCF45;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~4 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~4_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~1_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~2_combout  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~3_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~3_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector38~1_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~2_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~4 .lut_mask = 16'h0D00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~5 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~5_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~1_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~0_combout  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~4_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~1_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector33~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~5 .lut_mask = 16'h0800;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~6 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~6_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~5_combout  & (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4_combout  & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~1_combout )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~1_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~6_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~6 .lut_mask = 16'h4F00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N15
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y4_N29
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[0] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[0]~12_combout ),
	.asdata(vcc),
	.clrn(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y2_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[2]~6 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[2]~6_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [2] & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[1]~5 )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [2] & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[1]~5 ) # (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[2]~7  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[1]~5 ) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [2]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[1]~5 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[2]~6_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[2]~7 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[2]~6 .lut_mask = 16'h5A5F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[2]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y2_N21
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[2] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[2] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y2_N23
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[3] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[3]~8_combout ),
	.asdata(vcc),
	.clrn(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_count_start~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[3] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector54~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector54~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3_combout  & ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout ) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector54~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector54~0 .lut_mask = 16'h050F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~13 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~13_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ) # ((\i_ufm_spi|avmm_dat_fsm_cs.100~q  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & !\i_ufm_spi|avmm_data_write~q )))

	.dataa(\i_ufm_spi|avmm_dat_fsm_cs.100~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|avmm_data_write~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~13 .lut_mask = 16'hF0F2;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~15 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~15_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~14_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~13_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector54~0_combout ) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~14_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector54~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[5]~13_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~15 .lut_mask = 16'h8A00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y2_N5
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[0] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[1]~16 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[1]~16_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [1] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[0]~12  & VCC)) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [1] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[0]~12 ))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[1]~17  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [1] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[0]~12 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[0]~12 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[1]~16_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[1]~17 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[1]~16 .lut_mask = 16'hC303;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[1]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y2_N7
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[1] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~18 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~18_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [2] & ((GND) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[1]~17 ))) 
// # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [2] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[1]~17  $ (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~19  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [2]) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[1]~17 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[1]~17 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~18_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~19 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~18 .lut_mask = 16'h3CCF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y2_N9
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[3]~20 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[3]~20_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [3] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~19  & VCC)) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [3] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~19 ))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[3]~21  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [3] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~19 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~19 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[3]~20_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[3]~21 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[3]~20 .lut_mask = 16'hC303;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X10_Y2_N11
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[3] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[3] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y2_N13
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[4] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[2]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[4] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [3] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [2] & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [0] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [1])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [3]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [2]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [1]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~0 .lut_mask = 16'h0001;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~1_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [4] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~0_combout )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~1 .lut_mask = 16'h5500;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y2_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [10]) # (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~1_combout  & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [5])) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~2_combout ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~1_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [5]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|cur_burstcount [10]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~2_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0 .lut_mask = 16'hF4FF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q 
// ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9 .lut_mask = 16'hA202;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N7
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~2_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [1] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~1 )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [1] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~1 ) # (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~3  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~1 ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [1]))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~1 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~2_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~3 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~2 .lut_mask = 16'h3C3F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector27~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector27~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~2_combout )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & ((\i_ufm_spi|onchip_addr [1])))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~2_combout ),
	.datad(\i_ufm_spi|onchip_addr [1]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector27~0 .lut_mask = 16'h5140;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N29
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[1] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~4 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~4_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [2] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~3  $ (GND))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [2] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~3  & VCC))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~5  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [2] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~3 ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~3 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~4_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~5 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~4 .lut_mask = 16'hA50A;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector26~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector26~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~4_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (\i_ufm_spi|onchip_addr [2]))))

	.dataa(\i_ufm_spi|onchip_addr [2]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~4_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector26~0 .lut_mask = 16'h0C0A;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N15
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[2] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[2] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~6 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~6_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [3] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~5 )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [3] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~5 ) # (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~7  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~5 ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [3]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~5 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~6_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~7 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~6 .lut_mask = 16'h5A5F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector25~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector25~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~6_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (\i_ufm_spi|onchip_addr [3]))))

	.dataa(\i_ufm_spi|onchip_addr [3]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~6_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector25~0 .lut_mask = 16'h0E02;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N1
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[3] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[3] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~8 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~8_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [4] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~7  $ (GND))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [4] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~7  & VCC))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~9  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [4] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~7 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~7 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~8_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~9 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~8 .lut_mask = 16'hC30C;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector24~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector24~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~8_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (\i_ufm_spi|onchip_addr [4]))))

	.dataa(\i_ufm_spi|onchip_addr [4]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~8_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector24~0 .lut_mask = 16'h3202;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N1
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[4] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[4] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~10 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~10_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [5] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~9 )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [5] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~9 ) # (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~11  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~9 ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [5]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~9 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~10_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~11 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~10 .lut_mask = 16'h5A5F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector23~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector23~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~10_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (\i_ufm_spi|onchip_addr [5]))))

	.dataa(\i_ufm_spi|onchip_addr [5]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~10_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector23~0 .lut_mask = 16'h3202;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N7
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[5] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[5] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~12 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~12_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [6] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~11  $ (GND))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [6] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~11  & VCC))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~13  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [6] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~11 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~11 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~12_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~13 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~12 .lut_mask = 16'hC30C;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector22~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector22~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~12_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (\i_ufm_spi|onchip_addr [6]))))

	.dataa(\i_ufm_spi|onchip_addr [6]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~12_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector22~0 .lut_mask = 16'h00E2;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N9
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[6] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[6] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~14 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~14_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [7] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~13 )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [7] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~13 ) # (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~15  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~13 ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [7]))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~13 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~14_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~15 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~14 .lut_mask = 16'h3C3F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector21~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector21~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~14_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (\i_ufm_spi|onchip_addr [7]))))

	.dataa(\i_ufm_spi|onchip_addr [7]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~14_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector21~0 .lut_mask = 16'h3202;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y6_N3
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[7] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[7] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~16 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~16_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [8] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~15  $ (GND))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [8] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~15  & VCC))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~17  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [8] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~15 ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~15 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~16_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~17 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~16 .lut_mask = 16'hA50A;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~18 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~18_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [9] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~17 )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [9] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~17 ) # (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~19  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~17 ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [9]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~17 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~18_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~19 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~18 .lut_mask = 16'h5A5F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector19~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector19~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~18_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (\i_ufm_spi|onchip_addr [9]))))

	.dataa(\i_ufm_spi|onchip_addr [9]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~18_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector19~0 .lut_mask = 16'h0E02;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N3
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[9] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[9] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector18~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector18~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~20_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (\i_ufm_spi|onchip_addr [10]))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout ),
	.datab(\i_ufm_spi|onchip_addr [10]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~20_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector18~0 .lut_mask = 16'h5044;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N31
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[10] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[10] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~7 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~7_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~6_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [10] & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [14]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~6_combout ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [10]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [14]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~7_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~7 .lut_mask = 16'hA000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~7_combout )))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (((!\i_ufm_spi|avmm_dat_fsm_cs.100~q )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~17_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~17_combout ),
	.datac(\i_ufm_spi|avmm_dat_fsm_cs.100~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~7_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8 .lut_mask = 16'hBF15;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector20~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector20~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~16_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q  & (\i_ufm_spi|onchip_addr [8]))))

	.dataa(\i_ufm_spi|onchip_addr [8]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[12]~8_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~16_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector20~0 .lut_mask = 16'h0E02;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y6_N13
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[8] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[8] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~2_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [8] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [12] & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [11] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [9])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [8]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [12]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [11]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [9]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~2 .lut_mask = 16'h2000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [0] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [3] & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [2] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [1])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [0]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [3]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [2]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [1]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~0 .lut_mask = 16'h8000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~30 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~30_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [15] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~29 )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [15] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~29 ) # (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~31  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~29 ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [15]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~29 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~30_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~31 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~30 .lut_mask = 16'h5A5F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[15]~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[15]~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~30_combout )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [15])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~30_combout ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [15]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[15]~0 .lut_mask = 16'hAAF0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector13~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector13~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [15]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector13~0 .lut_mask = 16'hF000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N17
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[15] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[15]~0_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[15] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~32 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~32_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [16] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~31  $ (GND))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [16] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~31  & VCC))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~33  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [16] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~31 ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~31 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~32_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~33 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~32 .lut_mask = 16'hA50A;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[16]~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[16]~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~32_combout )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [16])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~32_combout ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [16]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[16]~1 .lut_mask = 16'hAAF0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector12~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector12~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [16]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector12~0 .lut_mask = 16'hF000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N11
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[16] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[16]~1_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[16] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~34 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~34_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [17] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~33 )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [17] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~33 ) # (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~35  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~33 ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [17]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~33 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~34_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~35 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~34 .lut_mask = 16'h5A5F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[17]~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[17]~2_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~34_combout )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [17])))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~34_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [17]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[17]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[17]~2 .lut_mask = 16'hCCF0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[17]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector11~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector11~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [17]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector11~0 .lut_mask = 16'hF000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N13
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[17] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[17]~2_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[17] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~3_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [16] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [15] & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [17] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [13])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [16]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [15]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [17]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [13]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~3 .lut_mask = 16'h0001;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y6_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [5] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [7] & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [6] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [4])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [5]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [7]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [6]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [4]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~1 .lut_mask = 16'h8000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~4 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~4_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~2_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~0_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~3_combout  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~1_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~2_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~3_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~1_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~4 .lut_mask = 16'h8000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~36 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~36_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [18] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~35  $ (GND))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [18] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~35  & VCC))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~37  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [18] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~35 ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~35 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~36_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~37 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~36 .lut_mask = 16'hA50A;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[18]~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[18]~3_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~36_combout )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [18])))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~36_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [18]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[18]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[18]~3 .lut_mask = 16'hCCF0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[18]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector10~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector10~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [18] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [18]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector10~0 .lut_mask = 16'hC0C0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N15
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[18] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[18]~3_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[18] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~38 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~38_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [19] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~37 )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [19] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~37 ) # (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~39  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~37 ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [19]))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~37 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~38_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~39 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~38 .lut_mask = 16'h3C3F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[19]~4 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[19]~4_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~38_combout ))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [19]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [19]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~38_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[19]~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[19]~4 .lut_mask = 16'hFA50;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[19]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector9~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector9~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [19]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector9~0 .lut_mask = 16'hF000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N29
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[19] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[19]~4_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[19] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~40 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~40_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [20] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~39  $ (GND))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [20] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~39  & VCC))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~41  = CARRY((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [20] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~39 ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~39 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~40_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~41 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~40 .lut_mask = 16'hA50A;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[20]~5 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[20]~5_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~40_combout ))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [20]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [20]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~40_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[20]~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[20]~5 .lut_mask = 16'hFA50;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[20]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector8~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector8~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [20])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [20]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector8~0 .lut_mask = 16'hF000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y5_N3
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[20] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[20]~5_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[20] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~42 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~42_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [21] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~41 )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [21] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~41 ) # (GND)))
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~43  = CARRY((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~41 ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [21]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~41 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~42_combout ),
	.cout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~43 ));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~42 .lut_mask = 16'h5A5F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[21]~6 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[21]~6_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~42_combout ))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [21]))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [21]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~42_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[21]~6_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[21]~6 .lut_mask = 16'hFC30;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[21]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector7~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector7~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [21]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector7~0 .lut_mask = 16'hF000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N29
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[21] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[21]~6_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[21] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~44 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~44_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~43  $ (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [22]),
	.cin(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~43 ),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~44 .lut_mask = 16'hF00F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[22]~7 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[22]~7_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~44_combout ))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [22]))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [22]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Add0~44_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[22]~7_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[22]~7 .lut_mask = 16'hFC30;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[22]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector6~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector6~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [22] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [22]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector6~0 .lut_mask = 16'hC0C0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N15
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[22] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[22]~7_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[22] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y5_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~5 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~5_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [20] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [19] & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [21] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [18])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [20]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [19]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [21]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [18]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~5 .lut_mask = 16'h0001;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y5_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~6 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~6_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~4_combout  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [22] & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~5_combout ))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~4_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [22]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~6_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~6 .lut_mask = 16'h0C00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal13~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal13~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~6_combout  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [10] & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [14]))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~6_combout ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [10]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [14]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal13~0 .lut_mask = 16'h000A;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~3_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout  & (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [14]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [10])) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~6_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal12~6_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [10]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|LessThan0~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_addr [14]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~3 .lut_mask = 16'h70F0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~3_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal13~0_combout )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~3_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q )))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal13~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector2~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~0 .lut_mask = 16'hCCF0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y5_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector30~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector30~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector30~0 .lut_mask = 16'hF000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y5_N21
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~0_combout ),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector30~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y4_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_range2_addr~q ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wrap_back_addr~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4 .lut_mask = 16'h0505;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~2_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1] $ 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~2 .lut_mask = 16'hA050;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~3_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~2_combout ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~1_combout  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|ufm_addr_shiftreg|dffs[3]~4_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~1_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~2_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~3 .lut_mask = 16'hFF80;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y4_N1
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~33 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~33_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ) # ((!\i_ufm_spi|avmm_dat_fsm_cs.100~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datad(\i_ufm_spi|avmm_dat_fsm_cs.100~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~33_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~33 .lut_mask = 16'hAAFB;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~34 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~34_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~34_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~34 .lut_mask = 16'h2000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~39 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~39_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~0_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ) # 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~2_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~7_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~2_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector34~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~7_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~39_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~39 .lut_mask = 16'h0C0D;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~40 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~40_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~16_combout  & (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~34_combout  & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~39_combout )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~16_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~34_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~39_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~40_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~40 .lut_mask = 16'h2A0A;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~25 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~25_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & (\i_ufm_spi|avmm_data_write~q ))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datac(\i_ufm_spi|avmm_data_write~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~25_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~25 .lut_mask = 16'hFC30;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~26 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~26_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~25_combout  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0])))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~25_combout  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~25_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~26_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~26 .lut_mask = 16'h31F1;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~29 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~29_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q ) # 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~29_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~29 .lut_mask = 16'h00FA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~30 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~30_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0])) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~30_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~30 .lut_mask = 16'hF5A0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [4] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3] & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0] & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [4]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~0 .lut_mask = 16'h0001;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~1_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [2] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [1] & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [0] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~0_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [2]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [1]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~1 .lut_mask = 16'h1000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~27 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~27_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~1_combout )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~1_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~27_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~27 .lut_mask = 16'hF5A0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~28 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~28_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~0_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~1_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~27_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~1_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~27_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~28_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~28 .lut_mask = 16'h8F80;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~31 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~31_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~30_combout ) # 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~29_combout  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~28_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~29_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~28_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~29_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~30_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~28_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~31_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~31 .lut_mask = 16'hECA0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~32 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~32_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~31_combout )))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q )) # (!\i_ufm_spi|avmm_data_write~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datab(\i_ufm_spi|avmm_data_write~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~31_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~32_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~32 .lut_mask = 16'h15BF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~35 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~35_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~33_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~40_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~26_combout  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~32_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~33_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~40_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~26_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~32_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~35_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~35 .lut_mask = 16'h8000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~36 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~36_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ) # 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~35_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~35_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~35_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~36_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~36 .lut_mask = 16'hF888;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N21
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~15 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~15_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~1_combout  & 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3_combout ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q )))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q  & (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3_combout )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q 
// )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~1_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~15 .lut_mask = 16'h135F;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~24 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~24_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~15_combout  & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~22_combout ))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~15_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~22_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~24_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~24 .lut_mask = 16'h000C;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y3_N13
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~37 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~37_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~35_combout  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q )))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~35_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~35_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~37_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~37 .lut_mask = 16'hF022;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N31
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~3_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~1_combout )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~3 .lut_mask = 16'h0A0A;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~4 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~4_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~0_combout ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~3_combout ) # 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~2_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~2_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~4 .lut_mask = 16'hFFF8;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~5 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~5_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~4_combout ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~7_combout  & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0]))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~7_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~4_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~5 .lut_mask = 16'hF0FC;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~6 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~6_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~5_combout ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~21_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~21_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~6_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~6 .lut_mask = 16'hFF08;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y3_N27
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y3_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_RESET~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~0 .lut_mask = 16'h0F00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y3_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~2_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR~q ) # 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~3_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector40~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~2 .lut_mask = 16'hFFFE;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~3_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]) # (((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1] & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0])) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [3]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~3 .lut_mask = 16'hBAFF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~4 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~4_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3_combout  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q  & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~3_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ) # 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~3_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal14~3_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_ADDR~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~4 .lut_mask = 16'hF444;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~0_combout ) # 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~3_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector1~3_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~1 .lut_mask = 16'hFFCD;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~5 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~5_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~1_combout ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~2_combout ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~4_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~2_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~4_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~1_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~5 .lut_mask = 16'hFFE0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N13
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait_neg_reg~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait_neg_reg~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait_neg_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait_neg_reg~0 .lut_mask = 16'hC0C0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait_neg_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y4_N25
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait_neg_reg (
	.clk(!\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait_neg_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait_neg_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait_neg_reg .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait_neg_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~4 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~4_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~0_combout  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~q  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait_neg_reg~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait_neg_reg~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~4 .lut_mask = 16'h0002;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~5 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~5_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~3_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~4_combout 
// ) # ((!\i_ufm_spi|avmm_data_write~q  & !\i_ufm_spi|avmm_dat_fsm_cs.100~q ))))

	.dataa(\i_ufm_spi|avmm_data_write~q ),
	.datab(\i_ufm_spi|avmm_dat_fsm_cs.100~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~3_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~5 .lut_mask = 16'hF010;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N16
fiftyfivenm_lcell_comb \i_ufm_spi|Selector76~0 (
// Equation(s):
// \i_ufm_spi|Selector76~0_combout  = (\i_ufm_spi|onchip_data_wr_ack~q  & (((\i_ufm_spi|avmm_dat_fsm_cs.001~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~5_combout )) # (!\i_ufm_spi|avmm_dat_fsm_cs.000~q ))) # 
// (!\i_ufm_spi|onchip_data_wr_ack~q  & (((\i_ufm_spi|avmm_dat_fsm_cs.001~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~5_combout ))))

	.dataa(\i_ufm_spi|onchip_data_wr_ack~q ),
	.datab(\i_ufm_spi|avmm_dat_fsm_cs.000~q ),
	.datac(\i_ufm_spi|avmm_dat_fsm_cs.001~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector76~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector76~0 .lut_mask = 16'h22F2;
defparam \i_ufm_spi|Selector76~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
fiftyfivenm_lcell_comb \i_ufm_spi|avmm_data_write~0 (
// Equation(s):
// \i_ufm_spi|avmm_data_write~0_combout  = (\i_ufm_spi|Selector76~0_combout ) # (\i_ufm_spi|Selector77~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|Selector76~0_combout ),
	.datad(\i_ufm_spi|Selector77~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|avmm_data_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|avmm_data_write~0 .lut_mask = 16'hFFF0;
defparam \i_ufm_spi|avmm_data_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y10_N17
dffeas \i_ufm_spi|avmm_data_write (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|avmm_data_write~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|avmm_data_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|avmm_data_write .is_wysiwyg = "true";
defparam \i_ufm_spi|avmm_data_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy~2_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0] & (((\i_ufm_spi|avmm_dat_fsm_cs.100~q  & !\i_ufm_spi|avmm_data_write~q )) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0] & (\i_ufm_spi|avmm_dat_fsm_cs.100~q  & ((!\i_ufm_spi|avmm_data_write~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datab(\i_ufm_spi|avmm_dat_fsm_cs.100~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datad(\i_ufm_spi|avmm_data_write~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy~2 .lut_mask = 16'h0ACE;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N23
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy[0] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~3_combout  = (\i_ufm_spi|flash_rst_n [2] & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1] & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0])) # (!\i_ufm_spi|avmm_dat_fsm_cs.100~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]),
	.datab(\i_ufm_spi|avmm_dat_fsm_cs.100~q ),
	.datac(\i_ufm_spi|flash_rst_n [2]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~3 .lut_mask = 16'hB030;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y4_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~6 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~6_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~q ) # (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR~q ) # 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait_neg_reg~q )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~0_combout ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector31~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_CLEAR~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_wait_neg_reg~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~6_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~6 .lut_mask = 16'hFFFB;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N26
fiftyfivenm_lcell_comb \i_ufm_spi|avmm_dat_fsm_ns.101~0 (
// Equation(s):
// \i_ufm_spi|avmm_dat_fsm_ns.101~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~3_combout  & (\i_ufm_spi|avmm_dat_fsm_cs.100~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~6_combout ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~3_combout ),
	.datab(gnd),
	.datac(\i_ufm_spi|avmm_dat_fsm_cs.100~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~6_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|avmm_dat_fsm_ns.101~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|avmm_dat_fsm_ns.101~0 .lut_mask = 16'h00A0;
defparam \i_ufm_spi|avmm_dat_fsm_ns.101~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N2
fiftyfivenm_lcell_comb \i_ufm_spi|WideNor1~3 (
// Equation(s):
// \i_ufm_spi|WideNor1~3_combout  = (!\i_ufm_spi|Selector80~0_combout  & (((\i_ufm_spi|data_bitcntr [4] & !\i_ufm_spi|WideOr8~0_combout )) # (!\i_ufm_spi|avmm_dat_fsm_cs.010~q )))

	.dataa(\i_ufm_spi|data_bitcntr [4]),
	.datab(\i_ufm_spi|avmm_dat_fsm_cs.010~q ),
	.datac(\i_ufm_spi|WideOr8~0_combout ),
	.datad(\i_ufm_spi|Selector80~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|WideNor1~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|WideNor1~3 .lut_mask = 16'h003B;
defparam \i_ufm_spi|WideNor1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N22
fiftyfivenm_lcell_comb \i_ufm_spi|WideNor1~2 (
// Equation(s):
// \i_ufm_spi|WideNor1~2_combout  = (\i_ufm_spi|Selector78~0_combout  & (\i_ufm_spi|WideNor1~3_combout  & ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~5_combout ) # (!\i_ufm_spi|avmm_dat_fsm_cs.001~q ))))

	.dataa(\i_ufm_spi|avmm_dat_fsm_cs.001~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~5_combout ),
	.datac(\i_ufm_spi|Selector78~0_combout ),
	.datad(\i_ufm_spi|WideNor1~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|WideNor1~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|WideNor1~2 .lut_mask = 16'h7000;
defparam \i_ufm_spi|WideNor1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N24
fiftyfivenm_lcell_comb \i_ufm_spi|WideOr7~0 (
// Equation(s):
// \i_ufm_spi|WideOr7~0_combout  = (\i_ufm_spi|avmm_dat_fsm_ns.101~0_combout ) # ((\i_ufm_spi|Selector79~1_combout ) # ((\i_ufm_spi|WideNor1~2_combout ) # (\i_ufm_spi|Selector76~0_combout )))

	.dataa(\i_ufm_spi|avmm_dat_fsm_ns.101~0_combout ),
	.datab(\i_ufm_spi|Selector79~1_combout ),
	.datac(\i_ufm_spi|WideNor1~2_combout ),
	.datad(\i_ufm_spi|Selector76~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|WideOr7~0 .lut_mask = 16'hFFFE;
defparam \i_ufm_spi|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N7
dffeas \i_ufm_spi|data_bitcntr[0] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|data_bitcntr[0]~5_combout ),
	.asdata(\~GND~combout ),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|WideOr7~0_combout ),
	.ena(\i_ufm_spi|Selector78~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|data_bitcntr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|data_bitcntr[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|data_bitcntr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N8
fiftyfivenm_lcell_comb \i_ufm_spi|data_bitcntr[1]~7 (
// Equation(s):
// \i_ufm_spi|data_bitcntr[1]~7_combout  = ((\i_ufm_spi|WideOr8~combout  $ (\i_ufm_spi|data_bitcntr [1] $ (\i_ufm_spi|data_bitcntr[0]~6 )))) # (GND)
// \i_ufm_spi|data_bitcntr[1]~8  = CARRY((\i_ufm_spi|WideOr8~combout  & (\i_ufm_spi|data_bitcntr [1] & !\i_ufm_spi|data_bitcntr[0]~6 )) # (!\i_ufm_spi|WideOr8~combout  & ((\i_ufm_spi|data_bitcntr [1]) # (!\i_ufm_spi|data_bitcntr[0]~6 ))))

	.dataa(\i_ufm_spi|WideOr8~combout ),
	.datab(\i_ufm_spi|data_bitcntr [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|data_bitcntr[0]~6 ),
	.combout(\i_ufm_spi|data_bitcntr[1]~7_combout ),
	.cout(\i_ufm_spi|data_bitcntr[1]~8 ));
// synopsys translate_off
defparam \i_ufm_spi|data_bitcntr[1]~7 .lut_mask = 16'h964D;
defparam \i_ufm_spi|data_bitcntr[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N9
dffeas \i_ufm_spi|data_bitcntr[1] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|data_bitcntr[1]~7_combout ),
	.asdata(\~GND~combout ),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|WideOr7~0_combout ),
	.ena(\i_ufm_spi|Selector78~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|data_bitcntr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|data_bitcntr[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|data_bitcntr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N10
fiftyfivenm_lcell_comb \i_ufm_spi|data_bitcntr[2]~9 (
// Equation(s):
// \i_ufm_spi|data_bitcntr[2]~9_combout  = (\i_ufm_spi|WideOr8~combout  & ((\i_ufm_spi|data_bitcntr [2] & (!\i_ufm_spi|data_bitcntr[1]~8 )) # (!\i_ufm_spi|data_bitcntr [2] & ((\i_ufm_spi|data_bitcntr[1]~8 ) # (GND))))) # (!\i_ufm_spi|WideOr8~combout  & 
// ((\i_ufm_spi|data_bitcntr [2] & (\i_ufm_spi|data_bitcntr[1]~8  & VCC)) # (!\i_ufm_spi|data_bitcntr [2] & (!\i_ufm_spi|data_bitcntr[1]~8 ))))
// \i_ufm_spi|data_bitcntr[2]~10  = CARRY((\i_ufm_spi|WideOr8~combout  & ((!\i_ufm_spi|data_bitcntr[1]~8 ) # (!\i_ufm_spi|data_bitcntr [2]))) # (!\i_ufm_spi|WideOr8~combout  & (!\i_ufm_spi|data_bitcntr [2] & !\i_ufm_spi|data_bitcntr[1]~8 )))

	.dataa(\i_ufm_spi|WideOr8~combout ),
	.datab(\i_ufm_spi|data_bitcntr [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|data_bitcntr[1]~8 ),
	.combout(\i_ufm_spi|data_bitcntr[2]~9_combout ),
	.cout(\i_ufm_spi|data_bitcntr[2]~10 ));
// synopsys translate_off
defparam \i_ufm_spi|data_bitcntr[2]~9 .lut_mask = 16'h692B;
defparam \i_ufm_spi|data_bitcntr[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N11
dffeas \i_ufm_spi|data_bitcntr[2] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|data_bitcntr[2]~9_combout ),
	.asdata(\~GND~combout ),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|WideOr7~0_combout ),
	.ena(\i_ufm_spi|Selector78~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|data_bitcntr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|data_bitcntr[2] .is_wysiwyg = "true";
defparam \i_ufm_spi|data_bitcntr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N12
fiftyfivenm_lcell_comb \i_ufm_spi|data_bitcntr[3]~11 (
// Equation(s):
// \i_ufm_spi|data_bitcntr[3]~11_combout  = ((\i_ufm_spi|WideOr8~combout  $ (\i_ufm_spi|data_bitcntr [3] $ (\i_ufm_spi|data_bitcntr[2]~10 )))) # (GND)
// \i_ufm_spi|data_bitcntr[3]~12  = CARRY((\i_ufm_spi|WideOr8~combout  & (\i_ufm_spi|data_bitcntr [3] & !\i_ufm_spi|data_bitcntr[2]~10 )) # (!\i_ufm_spi|WideOr8~combout  & ((\i_ufm_spi|data_bitcntr [3]) # (!\i_ufm_spi|data_bitcntr[2]~10 ))))

	.dataa(\i_ufm_spi|WideOr8~combout ),
	.datab(\i_ufm_spi|data_bitcntr [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|data_bitcntr[2]~10 ),
	.combout(\i_ufm_spi|data_bitcntr[3]~11_combout ),
	.cout(\i_ufm_spi|data_bitcntr[3]~12 ));
// synopsys translate_off
defparam \i_ufm_spi|data_bitcntr[3]~11 .lut_mask = 16'h964D;
defparam \i_ufm_spi|data_bitcntr[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N13
dffeas \i_ufm_spi|data_bitcntr[3] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|data_bitcntr[3]~11_combout ),
	.asdata(\~GND~combout ),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|WideOr7~0_combout ),
	.ena(\i_ufm_spi|Selector78~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|data_bitcntr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|data_bitcntr[3] .is_wysiwyg = "true";
defparam \i_ufm_spi|data_bitcntr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N14
fiftyfivenm_lcell_comb \i_ufm_spi|data_bitcntr[4]~13 (
// Equation(s):
// \i_ufm_spi|data_bitcntr[4]~13_combout  = \i_ufm_spi|data_bitcntr [4] $ (\i_ufm_spi|data_bitcntr[3]~12  $ (!\i_ufm_spi|WideOr8~combout ))

	.dataa(\i_ufm_spi|data_bitcntr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|WideOr8~combout ),
	.cin(\i_ufm_spi|data_bitcntr[3]~12 ),
	.combout(\i_ufm_spi|data_bitcntr[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|data_bitcntr[4]~13 .lut_mask = 16'h5AA5;
defparam \i_ufm_spi|data_bitcntr[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y11_N15
dffeas \i_ufm_spi|data_bitcntr[4] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|data_bitcntr[4]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|WideOr7~0_combout ),
	.ena(\i_ufm_spi|Selector78~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|data_bitcntr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|data_bitcntr[4] .is_wysiwyg = "true";
defparam \i_ufm_spi|data_bitcntr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N4
fiftyfivenm_lcell_comb \i_ufm_spi|WideOr8 (
// Equation(s):
// \i_ufm_spi|WideOr8~combout  = (\i_ufm_spi|WideOr8~0_combout ) # (!\i_ufm_spi|data_bitcntr [4])

	.dataa(\i_ufm_spi|data_bitcntr [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|WideOr8~combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|WideOr8 .lut_mask = 16'hFF55;
defparam \i_ufm_spi|WideOr8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N4
fiftyfivenm_lcell_comb \i_ufm_spi|Selector78~0 (
// Equation(s):
// \i_ufm_spi|Selector78~0_combout  = (\i_ufm_spi|WideOr8~combout ) # (((!\i_ufm_spi|avmm_dat_fsm_cs.110~q  & !\i_ufm_spi|avmm_dat_fsm_cs.010~q )) # (!\i_ufm_spi|avmm_dat_fsm_cs.000~q ))

	.dataa(\i_ufm_spi|WideOr8~combout ),
	.datab(\i_ufm_spi|avmm_dat_fsm_cs.000~q ),
	.datac(\i_ufm_spi|avmm_dat_fsm_cs.110~q ),
	.datad(\i_ufm_spi|avmm_dat_fsm_cs.010~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector78~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector78~0 .lut_mask = 16'hBBBF;
defparam \i_ufm_spi|Selector78~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N28
fiftyfivenm_lcell_comb \i_ufm_spi|avmm_dat_fsm_cs.011~0 (
// Equation(s):
// \i_ufm_spi|avmm_dat_fsm_cs.011~0_combout  = !\i_ufm_spi|Selector78~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|Selector78~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|avmm_dat_fsm_cs.011~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|avmm_dat_fsm_cs.011~0 .lut_mask = 16'h0F0F;
defparam \i_ufm_spi|avmm_dat_fsm_cs.011~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N29
dffeas \i_ufm_spi|avmm_dat_fsm_cs.011 (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|avmm_dat_fsm_cs.011~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|avmm_dat_fsm_cs.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|avmm_dat_fsm_cs.011 .is_wysiwyg = "true";
defparam \i_ufm_spi|avmm_dat_fsm_cs.011 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N24
fiftyfivenm_lcell_comb \i_ufm_spi|Selector75~0 (
// Equation(s):
// \i_ufm_spi|Selector75~0_combout  = (!\i_ufm_spi|avmm_dat_fsm_cs.011~q  & ((\i_ufm_spi|onchip_data_ld_ack~q ) # ((\i_ufm_spi|avmm_dat_fsm_cs.000~q ) # (\i_ufm_spi|onchip_data_wr_ack~q ))))

	.dataa(\i_ufm_spi|avmm_dat_fsm_cs.011~q ),
	.datab(\i_ufm_spi|onchip_data_ld_ack~q ),
	.datac(\i_ufm_spi|avmm_dat_fsm_cs.000~q ),
	.datad(\i_ufm_spi|onchip_data_wr_ack~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector75~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector75~0 .lut_mask = 16'h5554;
defparam \i_ufm_spi|Selector75~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y11_N25
dffeas \i_ufm_spi|avmm_dat_fsm_cs.000 (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector75~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|avmm_dat_fsm_cs.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|avmm_dat_fsm_cs.000 .is_wysiwyg = "true";
defparam \i_ufm_spi|avmm_dat_fsm_cs.000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y11_N6
fiftyfivenm_lcell_comb \i_ufm_spi|Selector79~0 (
// Equation(s):
// \i_ufm_spi|Selector79~0_combout  = (\i_ufm_spi|onchip_data_ld_ack~q  & (!\i_ufm_spi|onchip_data_wr_ack~q  & !\i_ufm_spi|avmm_dat_fsm_cs.000~q ))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_data_ld_ack~q ),
	.datac(\i_ufm_spi|onchip_data_wr_ack~q ),
	.datad(\i_ufm_spi|avmm_dat_fsm_cs.000~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector79~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector79~0 .lut_mask = 16'h000C;
defparam \i_ufm_spi|Selector79~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y11_N0
fiftyfivenm_lcell_comb \i_ufm_spi|Selector79~1 (
// Equation(s):
// \i_ufm_spi|Selector79~1_combout  = (\i_ufm_spi|Selector79~0_combout ) # ((\i_ufm_spi|avmm_dat_fsm_cs.100~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~6_combout ) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~3_combout ))))

	.dataa(\i_ufm_spi|Selector79~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~3_combout ),
	.datac(\i_ufm_spi|avmm_dat_fsm_cs.100~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_waitrequest~6_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector79~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector79~1 .lut_mask = 16'hFABA;
defparam \i_ufm_spi|Selector79~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y11_N1
dffeas \i_ufm_spi|avmm_dat_fsm_cs.100 (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|Selector79~1_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|avmm_dat_fsm_cs.100~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|avmm_dat_fsm_cs.100 .is_wysiwyg = "true";
defparam \i_ufm_spi|avmm_dat_fsm_cs.100 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1] & 
// ((\i_ufm_spi|avmm_dat_fsm_cs.100~q ) # (\i_ufm_spi|avmm_data_write~q )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0] & ((\i_ufm_spi|avmm_dat_fsm_cs.100~q ) # ((\i_ufm_spi|avmm_data_write~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datab(\i_ufm_spi|avmm_dat_fsm_cs.100~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datad(\i_ufm_spi|avmm_data_write~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy~0 .lut_mask = 16'hF5C4;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N9
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy[1] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~12 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~12_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1] & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0])))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0] & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~12 .lut_mask = 16'h0EBE;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~13 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~13_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~12_combout ) # 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~9_combout  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~9_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~12_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~13 .lut_mask = 16'hAA08;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[0]~10 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[0]~10_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~13_combout  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0])))) 
// # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~13_combout  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0] & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~13_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[0]~10 .lut_mask = 16'hA1A0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N25
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[0] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~11 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~11_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~13_combout  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1])))) 
// # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~13_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0] & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1] & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~13_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~11 .lut_mask = 16'hC2C0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N19
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[31]~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[31]~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1])

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [1]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[31]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[31]~0 .lut_mask = 16'h00CC;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[31]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N17
dffeas \i_ufm_spi|onchip_status[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[31]~0_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[31] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N22
fiftyfivenm_lcell_comb \i_ufm_spi|Selector37~1 (
// Equation(s):
// \i_ufm_spi|Selector37~1_combout  = (\i_ufm_spi|Selector37~0_combout  & !\i_ufm_spi|spi_shbuf [1])

	.dataa(\i_ufm_spi|Selector37~0_combout ),
	.datab(gnd),
	.datac(\i_ufm_spi|spi_shbuf [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector37~1 .lut_mask = 16'h0A0A;
defparam \i_ufm_spi|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N24
fiftyfivenm_lcell_comb \i_ufm_spi|always3~1 (
// Equation(s):
// \i_ufm_spi|always3~1_combout  = (!\i_ufm_spi|spi_fsm_cs.0000~q  & \i_ufm_spi|spi_cmd_hit~q )

	.dataa(\i_ufm_spi|spi_fsm_cs.0000~q ),
	.datab(gnd),
	.datac(\i_ufm_spi|spi_cmd_hit~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|always3~1 .lut_mask = 16'h5050;
defparam \i_ufm_spi|always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf[26]~2 (
// Equation(s):
// \i_ufm_spi|spi_shobuf[26]~2_combout  = (\i_ufm_spi|spi_shbuf [0] & ((\i_ufm_spi|spi_shbuf [3]))) # (!\i_ufm_spi|spi_shbuf [0] & ((\i_ufm_spi|spi_shbuf [2]) # (!\i_ufm_spi|spi_shbuf [3])))

	.dataa(\i_ufm_spi|spi_shbuf [0]),
	.datab(\i_ufm_spi|spi_shbuf [2]),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_shbuf [3]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[26]~2 .lut_mask = 16'hEE55;
defparam \i_ufm_spi|spi_shobuf[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N10
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf[26]~5 (
// Equation(s):
// \i_ufm_spi|spi_shobuf[26]~5_combout  = (\i_ufm_spi|always3~1_combout  & (((\i_ufm_spi|spi_shbuf [3]) # (\i_ufm_spi|spi_shobuf[26]~2_combout )) # (!\i_ufm_spi|Selector37~1_combout )))

	.dataa(\i_ufm_spi|Selector37~1_combout ),
	.datab(\i_ufm_spi|always3~1_combout ),
	.datac(\i_ufm_spi|spi_shbuf [3]),
	.datad(\i_ufm_spi|spi_shobuf[26]~2_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[26]~5 .lut_mask = 16'hCCC4;
defparam \i_ufm_spi|spi_shobuf[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~38 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~38_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & \i_ufm_spi|avmm_dat_fsm_cs.100~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|avmm_dat_fsm_cs.100~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~38_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~38 .lut_mask = 16'h0F00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y3_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~38_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~17_combout  & 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~3_combout ))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~17_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass~q )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~38_combout  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~38_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state~17_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|LessThan5~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass~0 .lut_mask = 16'h70F8;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y3_N7
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdout_neg_reg~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdout_neg_reg~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & \i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [0])

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|drdout [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdout_neg_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdout_neg_reg~0 .lut_mask = 16'hC0C0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdout_neg_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y5_N23
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdout_neg_reg (
	.clk(!\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdout_neg_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdout_neg_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdout_neg_reg .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdout_neg_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdata~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdata~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdout_neg_reg~q ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass~q ),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|flash_drdout_neg_reg~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdata~0 .lut_mask = 16'hFF33;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y5_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector54~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector54~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_reg~q  & 
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector54~0_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_reg~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_SHIFT~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_READ_DATA~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_reg~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector54~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector54~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector54~1 .lut_mask = 16'hF232;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y5_N21
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_reg (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector54~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_reg .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y7_N2
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~0_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_reg~q )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~0 .lut_mask = 16'hA0A0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y7_N3
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg (
	.clk(!\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N17
dffeas \i_ufm_spi|onchip_rdata[0] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdata~0_combout ),
	.asdata(vcc),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N23
dffeas \i_ufm_spi|onchip_rdata[1] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [0]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N27
dffeas \i_ufm_spi|onchip_rdata[2] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [1]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[2] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N25
dffeas \i_ufm_spi|onchip_rdata[3] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [2]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[3] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N31
dffeas \i_ufm_spi|onchip_rdata[4] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [3]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[4] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N17
dffeas \i_ufm_spi|onchip_rdata[5] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [4]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[5] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y4_N13
dffeas \i_ufm_spi|onchip_rdata[6] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [5]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[6] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N21
dffeas \i_ufm_spi|onchip_rdata[7] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [6]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[7] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y8_N25
dffeas \i_ufm_spi|onchip_rdata[8] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [7]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[8] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N21
dffeas \i_ufm_spi|onchip_rdata[9] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [8]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[9] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N11
dffeas \i_ufm_spi|onchip_rdata[10] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [9]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[10] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N27
dffeas \i_ufm_spi|onchip_rdata[11] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [10]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[11] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N13
dffeas \i_ufm_spi|onchip_rdata[12] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [11]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[12] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N15
dffeas \i_ufm_spi|onchip_rdata[13] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [12]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[13] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \i_ufm_spi|onchip_rdata[14] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [13]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[14] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N15
dffeas \i_ufm_spi|onchip_rdata[15] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [14]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[15] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N31
dffeas \i_ufm_spi|onchip_rdata[16] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [15]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[16] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N9
dffeas \i_ufm_spi|onchip_rdata[17] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [16]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[17] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N5
dffeas \i_ufm_spi|onchip_rdata[18] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [17]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[18] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N27
dffeas \i_ufm_spi|onchip_rdata[19] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [18]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[19] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N23
dffeas \i_ufm_spi|onchip_rdata[20] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [19]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[20] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y16_N13
dffeas \i_ufm_spi|onchip_rdata[21] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [20]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[21] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N21
dffeas \i_ufm_spi|onchip_rdata[22] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [21]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[22] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N7
dffeas \i_ufm_spi|onchip_rdata[23] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [22]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[23] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N17
dffeas \i_ufm_spi|onchip_rdata[24] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [23]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[24] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N31
dffeas \i_ufm_spi|onchip_rdata[25] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [24]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[25] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N5
dffeas \i_ufm_spi|onchip_rdata[26] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [25]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[26] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N23
dffeas \i_ufm_spi|onchip_rdata[27] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [26]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[27] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N27
dffeas \i_ufm_spi|onchip_rdata[28] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [27]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[28] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N9
dffeas \i_ufm_spi|onchip_rdata[29] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [28]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[29] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N30
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[15]~62 (
// Equation(s):
// \i_ufm_spi|onchip_addr[15]~62_combout  = (\i_ufm_spi|onchip_addr [15] & (!\i_ufm_spi|onchip_addr[14]~61 )) # (!\i_ufm_spi|onchip_addr [15] & ((\i_ufm_spi|onchip_addr[14]~61 ) # (GND)))
// \i_ufm_spi|onchip_addr[15]~63  = CARRY((!\i_ufm_spi|onchip_addr[14]~61 ) # (!\i_ufm_spi|onchip_addr [15]))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[14]~61 ),
	.combout(\i_ufm_spi|onchip_addr[15]~62_combout ),
	.cout(\i_ufm_spi|onchip_addr[15]~63 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[15]~62 .lut_mask = 16'h3C3F;
defparam \i_ufm_spi|onchip_addr[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y11_N31
dffeas \i_ufm_spi|onchip_addr[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[15]~62_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[15] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N0
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[16]~64 (
// Equation(s):
// \i_ufm_spi|onchip_addr[16]~64_combout  = (\i_ufm_spi|onchip_addr [16] & (\i_ufm_spi|onchip_addr[15]~63  $ (GND))) # (!\i_ufm_spi|onchip_addr [16] & (!\i_ufm_spi|onchip_addr[15]~63  & VCC))
// \i_ufm_spi|onchip_addr[16]~65  = CARRY((\i_ufm_spi|onchip_addr [16] & !\i_ufm_spi|onchip_addr[15]~63 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[15]~63 ),
	.combout(\i_ufm_spi|onchip_addr[16]~64_combout ),
	.cout(\i_ufm_spi|onchip_addr[16]~65 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[16]~64 .lut_mask = 16'hC30C;
defparam \i_ufm_spi|onchip_addr[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N1
dffeas \i_ufm_spi|onchip_addr[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[16]~64_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[16] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N2
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[17]~66 (
// Equation(s):
// \i_ufm_spi|onchip_addr[17]~66_combout  = (\i_ufm_spi|onchip_addr [17] & (!\i_ufm_spi|onchip_addr[16]~65 )) # (!\i_ufm_spi|onchip_addr [17] & ((\i_ufm_spi|onchip_addr[16]~65 ) # (GND)))
// \i_ufm_spi|onchip_addr[17]~67  = CARRY((!\i_ufm_spi|onchip_addr[16]~65 ) # (!\i_ufm_spi|onchip_addr [17]))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[16]~65 ),
	.combout(\i_ufm_spi|onchip_addr[17]~66_combout ),
	.cout(\i_ufm_spi|onchip_addr[17]~67 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[17]~66 .lut_mask = 16'h3C3F;
defparam \i_ufm_spi|onchip_addr[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N3
dffeas \i_ufm_spi|onchip_addr[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[17]~66_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[17] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N4
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[18]~68 (
// Equation(s):
// \i_ufm_spi|onchip_addr[18]~68_combout  = (\i_ufm_spi|onchip_addr [18] & (\i_ufm_spi|onchip_addr[17]~67  $ (GND))) # (!\i_ufm_spi|onchip_addr [18] & (!\i_ufm_spi|onchip_addr[17]~67  & VCC))
// \i_ufm_spi|onchip_addr[18]~69  = CARRY((\i_ufm_spi|onchip_addr [18] & !\i_ufm_spi|onchip_addr[17]~67 ))

	.dataa(\i_ufm_spi|onchip_addr [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[17]~67 ),
	.combout(\i_ufm_spi|onchip_addr[18]~68_combout ),
	.cout(\i_ufm_spi|onchip_addr[18]~69 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[18]~68 .lut_mask = 16'hA50A;
defparam \i_ufm_spi|onchip_addr[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N5
dffeas \i_ufm_spi|onchip_addr[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[18]~68_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[18] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N6
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[19]~70 (
// Equation(s):
// \i_ufm_spi|onchip_addr[19]~70_combout  = (\i_ufm_spi|onchip_addr [19] & (!\i_ufm_spi|onchip_addr[18]~69 )) # (!\i_ufm_spi|onchip_addr [19] & ((\i_ufm_spi|onchip_addr[18]~69 ) # (GND)))
// \i_ufm_spi|onchip_addr[19]~71  = CARRY((!\i_ufm_spi|onchip_addr[18]~69 ) # (!\i_ufm_spi|onchip_addr [19]))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[18]~69 ),
	.combout(\i_ufm_spi|onchip_addr[19]~70_combout ),
	.cout(\i_ufm_spi|onchip_addr[19]~71 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[19]~70 .lut_mask = 16'h3C3F;
defparam \i_ufm_spi|onchip_addr[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N7
dffeas \i_ufm_spi|onchip_addr[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[19]~70_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[19] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N8
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[20]~72 (
// Equation(s):
// \i_ufm_spi|onchip_addr[20]~72_combout  = (\i_ufm_spi|onchip_addr [20] & (\i_ufm_spi|onchip_addr[19]~71  $ (GND))) # (!\i_ufm_spi|onchip_addr [20] & (!\i_ufm_spi|onchip_addr[19]~71  & VCC))
// \i_ufm_spi|onchip_addr[20]~73  = CARRY((\i_ufm_spi|onchip_addr [20] & !\i_ufm_spi|onchip_addr[19]~71 ))

	.dataa(\i_ufm_spi|onchip_addr [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[19]~71 ),
	.combout(\i_ufm_spi|onchip_addr[20]~72_combout ),
	.cout(\i_ufm_spi|onchip_addr[20]~73 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[20]~72 .lut_mask = 16'hA50A;
defparam \i_ufm_spi|onchip_addr[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N9
dffeas \i_ufm_spi|onchip_addr[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[20]~72_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[20] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N10
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[21]~74 (
// Equation(s):
// \i_ufm_spi|onchip_addr[21]~74_combout  = (\i_ufm_spi|onchip_addr [21] & (!\i_ufm_spi|onchip_addr[20]~73 )) # (!\i_ufm_spi|onchip_addr [21] & ((\i_ufm_spi|onchip_addr[20]~73 ) # (GND)))
// \i_ufm_spi|onchip_addr[21]~75  = CARRY((!\i_ufm_spi|onchip_addr[20]~73 ) # (!\i_ufm_spi|onchip_addr [21]))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[20]~73 ),
	.combout(\i_ufm_spi|onchip_addr[21]~74_combout ),
	.cout(\i_ufm_spi|onchip_addr[21]~75 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[21]~74 .lut_mask = 16'h3C3F;
defparam \i_ufm_spi|onchip_addr[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N11
dffeas \i_ufm_spi|onchip_addr[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[21]~74_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[21] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N12
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[22]~76 (
// Equation(s):
// \i_ufm_spi|onchip_addr[22]~76_combout  = (\i_ufm_spi|onchip_addr [22] & (\i_ufm_spi|onchip_addr[21]~75  $ (GND))) # (!\i_ufm_spi|onchip_addr [22] & (!\i_ufm_spi|onchip_addr[21]~75  & VCC))
// \i_ufm_spi|onchip_addr[22]~77  = CARRY((\i_ufm_spi|onchip_addr [22] & !\i_ufm_spi|onchip_addr[21]~75 ))

	.dataa(\i_ufm_spi|onchip_addr [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[21]~75 ),
	.combout(\i_ufm_spi|onchip_addr[22]~76_combout ),
	.cout(\i_ufm_spi|onchip_addr[22]~77 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[22]~76 .lut_mask = 16'hA50A;
defparam \i_ufm_spi|onchip_addr[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N13
dffeas \i_ufm_spi|onchip_addr[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[22]~76_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[22] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N14
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[23]~78 (
// Equation(s):
// \i_ufm_spi|onchip_addr[23]~78_combout  = (\i_ufm_spi|onchip_addr [23] & (!\i_ufm_spi|onchip_addr[22]~77 )) # (!\i_ufm_spi|onchip_addr [23] & ((\i_ufm_spi|onchip_addr[22]~77 ) # (GND)))
// \i_ufm_spi|onchip_addr[23]~79  = CARRY((!\i_ufm_spi|onchip_addr[22]~77 ) # (!\i_ufm_spi|onchip_addr [23]))

	.dataa(\i_ufm_spi|onchip_addr [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[22]~77 ),
	.combout(\i_ufm_spi|onchip_addr[23]~78_combout ),
	.cout(\i_ufm_spi|onchip_addr[23]~79 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[23]~78 .lut_mask = 16'h5A5F;
defparam \i_ufm_spi|onchip_addr[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N15
dffeas \i_ufm_spi|onchip_addr[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[23]~78_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[23] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N16
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[24]~80 (
// Equation(s):
// \i_ufm_spi|onchip_addr[24]~80_combout  = (\i_ufm_spi|onchip_addr [24] & (\i_ufm_spi|onchip_addr[23]~79  $ (GND))) # (!\i_ufm_spi|onchip_addr [24] & (!\i_ufm_spi|onchip_addr[23]~79  & VCC))
// \i_ufm_spi|onchip_addr[24]~81  = CARRY((\i_ufm_spi|onchip_addr [24] & !\i_ufm_spi|onchip_addr[23]~79 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[23]~79 ),
	.combout(\i_ufm_spi|onchip_addr[24]~80_combout ),
	.cout(\i_ufm_spi|onchip_addr[24]~81 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[24]~80 .lut_mask = 16'hC30C;
defparam \i_ufm_spi|onchip_addr[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N17
dffeas \i_ufm_spi|onchip_addr[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[24]~80_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[24] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N18
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[25]~82 (
// Equation(s):
// \i_ufm_spi|onchip_addr[25]~82_combout  = (\i_ufm_spi|onchip_addr [25] & (!\i_ufm_spi|onchip_addr[24]~81 )) # (!\i_ufm_spi|onchip_addr [25] & ((\i_ufm_spi|onchip_addr[24]~81 ) # (GND)))
// \i_ufm_spi|onchip_addr[25]~83  = CARRY((!\i_ufm_spi|onchip_addr[24]~81 ) # (!\i_ufm_spi|onchip_addr [25]))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[24]~81 ),
	.combout(\i_ufm_spi|onchip_addr[25]~82_combout ),
	.cout(\i_ufm_spi|onchip_addr[25]~83 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[25]~82 .lut_mask = 16'h3C3F;
defparam \i_ufm_spi|onchip_addr[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N19
dffeas \i_ufm_spi|onchip_addr[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[25]~82_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[25] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N20
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[26]~84 (
// Equation(s):
// \i_ufm_spi|onchip_addr[26]~84_combout  = (\i_ufm_spi|onchip_addr [26] & (\i_ufm_spi|onchip_addr[25]~83  $ (GND))) # (!\i_ufm_spi|onchip_addr [26] & (!\i_ufm_spi|onchip_addr[25]~83  & VCC))
// \i_ufm_spi|onchip_addr[26]~85  = CARRY((\i_ufm_spi|onchip_addr [26] & !\i_ufm_spi|onchip_addr[25]~83 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[25]~83 ),
	.combout(\i_ufm_spi|onchip_addr[26]~84_combout ),
	.cout(\i_ufm_spi|onchip_addr[26]~85 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[26]~84 .lut_mask = 16'hC30C;
defparam \i_ufm_spi|onchip_addr[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N21
dffeas \i_ufm_spi|onchip_addr[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[26]~84_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[26] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N22
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[27]~86 (
// Equation(s):
// \i_ufm_spi|onchip_addr[27]~86_combout  = (\i_ufm_spi|onchip_addr [27] & (!\i_ufm_spi|onchip_addr[26]~85 )) # (!\i_ufm_spi|onchip_addr [27] & ((\i_ufm_spi|onchip_addr[26]~85 ) # (GND)))
// \i_ufm_spi|onchip_addr[27]~87  = CARRY((!\i_ufm_spi|onchip_addr[26]~85 ) # (!\i_ufm_spi|onchip_addr [27]))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[26]~85 ),
	.combout(\i_ufm_spi|onchip_addr[27]~86_combout ),
	.cout(\i_ufm_spi|onchip_addr[27]~87 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[27]~86 .lut_mask = 16'h3C3F;
defparam \i_ufm_spi|onchip_addr[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N23
dffeas \i_ufm_spi|onchip_addr[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[27]~86_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[27] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N24
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[28]~88 (
// Equation(s):
// \i_ufm_spi|onchip_addr[28]~88_combout  = (\i_ufm_spi|onchip_addr [28] & (\i_ufm_spi|onchip_addr[27]~87  $ (GND))) # (!\i_ufm_spi|onchip_addr [28] & (!\i_ufm_spi|onchip_addr[27]~87  & VCC))
// \i_ufm_spi|onchip_addr[28]~89  = CARRY((\i_ufm_spi|onchip_addr [28] & !\i_ufm_spi|onchip_addr[27]~87 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[27]~87 ),
	.combout(\i_ufm_spi|onchip_addr[28]~88_combout ),
	.cout(\i_ufm_spi|onchip_addr[28]~89 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[28]~88 .lut_mask = 16'hC30C;
defparam \i_ufm_spi|onchip_addr[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N25
dffeas \i_ufm_spi|onchip_addr[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[28]~88_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[28] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N26
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[29]~90 (
// Equation(s):
// \i_ufm_spi|onchip_addr[29]~90_combout  = (\i_ufm_spi|onchip_addr [29] & (!\i_ufm_spi|onchip_addr[28]~89 )) # (!\i_ufm_spi|onchip_addr [29] & ((\i_ufm_spi|onchip_addr[28]~89 ) # (GND)))
// \i_ufm_spi|onchip_addr[29]~91  = CARRY((!\i_ufm_spi|onchip_addr[28]~89 ) # (!\i_ufm_spi|onchip_addr [29]))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [29]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[28]~89 ),
	.combout(\i_ufm_spi|onchip_addr[29]~90_combout ),
	.cout(\i_ufm_spi|onchip_addr[29]~91 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[29]~90 .lut_mask = 16'h3C3F;
defparam \i_ufm_spi|onchip_addr[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N27
dffeas \i_ufm_spi|onchip_addr[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[29]~90_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[29] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N24
fiftyfivenm_lcell_comb \i_ufm_spi|Selector8~0 (
// Equation(s):
// \i_ufm_spi|Selector8~0_combout  = (\i_ufm_spi|spi_shbuf [0] & ((\i_ufm_spi|spi_shbuf [3]) # ((\i_ufm_spi|onchip_addr [29] & \i_ufm_spi|spi_shbuf [2])))) # (!\i_ufm_spi|spi_shbuf [0] & (((\i_ufm_spi|spi_shbuf [2]) # (!\i_ufm_spi|spi_shbuf [3]))))

	.dataa(\i_ufm_spi|spi_shbuf [0]),
	.datab(\i_ufm_spi|onchip_addr [29]),
	.datac(\i_ufm_spi|spi_shbuf [3]),
	.datad(\i_ufm_spi|spi_shbuf [2]),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector8~0 .lut_mask = 16'hFDA5;
defparam \i_ufm_spi|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N8
fiftyfivenm_lcell_comb \i_ufm_spi|Selector8~1 (
// Equation(s):
// \i_ufm_spi|Selector8~1_combout  = ((\i_ufm_spi|Selector8~0_combout ) # ((\i_ufm_spi|spi_shbuf [3] & \i_ufm_spi|onchip_rdata [29]))) # (!\i_ufm_spi|Selector37~1_combout )

	.dataa(\i_ufm_spi|Selector37~1_combout ),
	.datab(\i_ufm_spi|spi_shbuf [3]),
	.datac(\i_ufm_spi|onchip_rdata [29]),
	.datad(\i_ufm_spi|Selector8~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector8~1 .lut_mask = 16'hFFD5;
defparam \i_ufm_spi|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N18
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf[26]~3 (
// Equation(s):
// \i_ufm_spi|spi_shobuf[26]~3_combout  = (((\i_ufm_spi|spi_shbuf [1]) # (\i_ufm_spi|spi_shobuf[26]~2_combout )) # (!\i_ufm_spi|Selector37~0_combout )) # (!\i_ufm_spi|always3~1_combout )

	.dataa(\i_ufm_spi|always3~1_combout ),
	.datab(\i_ufm_spi|Selector37~0_combout ),
	.datac(\i_ufm_spi|spi_shbuf [1]),
	.datad(\i_ufm_spi|spi_shobuf[26]~2_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[26]~3 .lut_mask = 16'hFFF7;
defparam \i_ufm_spi|spi_shobuf[26]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N12
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf[26]~4 (
// Equation(s):
// \i_ufm_spi|spi_shobuf[26]~4_combout  = (!\i_ufm_spi|spi_shobuf[26]~3_combout  & ((\i_ufm_spi|spi_shbuf [2]) # (\i_ufm_spi|spi_shbuf [3])))

	.dataa(\i_ufm_spi|spi_shbuf [2]),
	.datab(gnd),
	.datac(\i_ufm_spi|spi_shbuf [3]),
	.datad(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[26]~4 .lut_mask = 16'h00FA;
defparam \i_ufm_spi|spi_shobuf[26]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N26
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_status[28]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_status[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_status[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[28]~feeder .lut_mask = 16'hFFFF;
defparam \i_ufm_spi|onchip_status[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N27
dffeas \i_ufm_spi|onchip_status[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_status[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[28] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \i_ufm_spi|onchip_ctrl[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[27] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~4 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~4_combout  = (!\i_ufm_spi|onchip_ctrl [27] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(\i_ufm_spi|onchip_ctrl [27]),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~4 .lut_mask = 16'h5050;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N29
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[4] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[4] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[27]~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[27]~2_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [4]) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [4]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[27]~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[27]~2 .lut_mask = 16'h33FF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[27]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N27
dffeas \i_ufm_spi|onchip_status[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[27]~2_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[27] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N25
dffeas \i_ufm_spi|onchip_ctrl[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shbuf [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|onchip_ctrl[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_ctrl [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_ctrl[26] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_ctrl[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~5 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~5_combout  = (!\i_ufm_spi|onchip_ctrl [26] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q )

	.dataa(\i_ufm_spi|onchip_ctrl [26]),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~5 .lut_mask = 16'h5050;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y7_N21
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[3] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[3] .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[26]~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[26]~3_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [3])

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [3]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[26]~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[26]~3 .lut_mask = 16'hCC00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[26]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N23
dffeas \i_ufm_spi|onchip_status[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[26]~3_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[26] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[25]~4 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[25]~4_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [2]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[25]~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[25]~4 .lut_mask = 16'h0FFF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[25]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N6
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_status[25]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_status[25]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[25]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[25]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_status[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[25]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_status[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N7
dffeas \i_ufm_spi|onchip_status[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_status[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[25] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[24]~5 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[24]~5_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [1])

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[24]~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[24]~5 .lut_mask = 16'hC0C0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[24]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N28
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_status[24]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_status[24]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[24]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[24]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_status[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[24]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_status[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N29
dffeas \i_ufm_spi|onchip_status[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_status[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[24] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y7_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[23]~6 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[23]~6_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [0])

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_wp_mode [0]),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[23]~6_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[23]~6 .lut_mask = 16'h33FF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[23]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N12
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_status[23]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_status[23]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[23]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[23]~6_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_status[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[23]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_status[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \i_ufm_spi|onchip_status[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_status[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[23] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[21]~8 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[21]~8_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg 
// [21])

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [21]),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[21]~8_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[21]~8 .lut_mask = 16'h33FF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[21]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N31
dffeas \i_ufm_spi|onchip_status[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[21]~8_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[21] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[20]~9 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[20]~9_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [20])

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [20]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[20]~9_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[20]~9 .lut_mask = 16'hCC00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[20]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N5
dffeas \i_ufm_spi|onchip_status[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[20]~9_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[20] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N22
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[16]~13 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[16]~13_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg 
// [16])

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [16]),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[16]~13_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[16]~13 .lut_mask = 16'h33FF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[16]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N5
dffeas \i_ufm_spi|onchip_status[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[16]~13_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[16] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[15]~14 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[15]~14_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [15] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [15]),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[15]~14 .lut_mask = 16'hCC00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N23
dffeas \i_ufm_spi|onchip_status[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[15]~14_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[15] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y6_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[14]~15 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[14]~15_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [14]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [14]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[14]~15 .lut_mask = 16'h33FF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y6_N9
dffeas \i_ufm_spi|onchip_status[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[14]~15_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[14] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[13]~16 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[13]~16_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [13]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [13]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[13]~16_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[13]~16 .lut_mask = 16'h0FFF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[13]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N17
dffeas \i_ufm_spi|onchip_status[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[13]~16_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[13] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[11]~18 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[11]~18_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [11]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[11]~18 .lut_mask = 16'hF000;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N24
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_status[11]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_status[11]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[11]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[11]~18_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_status[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[11]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_status[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N25
dffeas \i_ufm_spi|onchip_status[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_status[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[11] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N16
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[10]~19 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[10]~19_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [10]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[10]~19 .lut_mask = 16'h7777;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N15
dffeas \i_ufm_spi|onchip_status[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[10]~19_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[10] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[8]~21 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[8]~21_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [8]) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q 
// )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [8]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[8]~21_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[8]~21 .lut_mask = 16'h55FF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[8]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N10
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_status[8]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_status[8]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[8]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[8]~21_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_status[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[8]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_status[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N11
dffeas \i_ufm_spi|onchip_status[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_status[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[8] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[6]~23 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[6]~23_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [6]) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q 
// )

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [6]),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[6]~23 .lut_mask = 16'hCCFF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N28
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_status[6]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_status[6]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[6]~23_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[6]~23_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_status[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[6]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_status[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N29
dffeas \i_ufm_spi|onchip_status[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_status[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[6] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[5]~24 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[5]~24_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [5]) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q 
// )

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [5]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[5]~24_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[5]~24 .lut_mask = 16'hCFCF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[5]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N8
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_status[5]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_status[5]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[5]~24_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[5]~24_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_status[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[5]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_status[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N9
dffeas \i_ufm_spi|onchip_status[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_status[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[5] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal11~0 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal11~0_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1])

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal11~0 .lut_mask = 16'h3030;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~2 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~2_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0] & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal11~0_combout  & 
// (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_e_pass~q )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal11~0_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|se_pass ))))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_e_pass~q ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_e_pass~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|se_pass ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal11~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~2 .lut_mask = 16'hAACA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~4 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~4_combout  = (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal11~0_combout ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0])) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~1_combout )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~0_combout )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal9~1_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal11~0_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~4 .lut_mask = 16'hFFF7;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~7 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~7_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~4_combout )))) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~4_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~7_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~7 .lut_mask = 16'hC0CA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y3_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~5 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~5_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~7_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ) # 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~21_combout  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~7_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|address_write_protection_checker|is_addr_writable~21_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal4~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~5 .lut_mask = 16'h5450;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y4_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~6 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~6_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~2_combout  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ) # 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_e_pass~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~5_combout )))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~2_combout  & 
// (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_e_pass~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~5_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~2_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_e_pass~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~6_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~6 .lut_mask = 16'h88F8;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y4_N31
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_e_pass (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_e_pass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_e_pass .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_e_pass .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[4]~25 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[4]~25_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg 
// [4]))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_e_pass~q ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_e_pass~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [4]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[4]~25 .lut_mask = 16'hAF05;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N0
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_status[4]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_status[4]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[4]~25_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[4]~25_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_status[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[4]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_status[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N1
dffeas \i_ufm_spi|onchip_status[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_status[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[4] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N12
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [2] & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~0_combout  & 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [0] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [1])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [2]),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|share_counter|count_reg [1]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~1 .lut_mask = 16'h0800;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N6
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~4 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~4_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q  & (((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal11~0_combout )) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~1_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal16~1_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Equal11~0_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_1|dreg [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~4_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~4 .lut_mask = 16'hF070;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~8 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~8_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~0_combout  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1] & 
// (\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|sp_pass  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector5~0_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|altera_onchip_flash_block|sp_pass ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~8_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~8 .lut_mask = 16'h0080;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~5 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~5_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]) # 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0]) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|stdsync_2|dreg [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~5_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~5 .lut_mask = 16'h8AAA;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~3 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~3_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q  & 
// !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_BUSY~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_WAIT_DONE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~3_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~3 .lut_mask = 16'h0202;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~6 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~6_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~5_combout ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~3_combout ) # 
// ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr~0_combout )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_state.OP_STATE_IDLE~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~5_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector41~3_combout ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|op_illegal_write_addr~0_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~6_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~6 .lut_mask = 16'hFCFD;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y4_N4
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~7 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~7_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~8_combout ) # ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_w_pass~q  & 
// ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~4_combout ) # (\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~6_combout ))))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~4_combout ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~8_combout ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_w_pass~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~6_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~7_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~7 .lut_mask = 16'hFCEC;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y4_N5
dffeas \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_w_pass (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|Selector42~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|reset_n_reg2~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_w_pass~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_w_pass .is_wysiwyg = "true";
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_w_pass .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N30
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[3]~26 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[3]~26_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg 
// [3])) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_w_pass~q )))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [3]),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_w_pass~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[3]~26 .lut_mask = 16'h7722;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N7
dffeas \i_ufm_spi|onchip_status[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[3]~26_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[3] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y5_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[2]~27 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[2]~27_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg 
// [2]))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass~q ))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_r_pass~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [2]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[2]~27 .lut_mask = 16'hAF05;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N10
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_status[2]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_status[2]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[2]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[2]~27_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_status[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[2]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_status[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \i_ufm_spi|onchip_status[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_status[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[2] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y6_N10
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[1]~28 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[1]~28_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q  & (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [1])) 
// # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q  & ((!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1])))

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [1]),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [1]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[1]~28 .lut_mask = 16'h88DD;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N3
dffeas \i_ufm_spi|onchip_status[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[1]~28_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N2
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf[26]~8 (
// Equation(s):
// \i_ufm_spi|spi_shobuf[26]~8_combout  = (\i_ufm_spi|spi_fsm_cs.0000~q  & (((!\i_ufm_spi|spi_clk_sync [1] & \i_ufm_spi|spi_clk_sync [0])))) # (!\i_ufm_spi|spi_fsm_cs.0000~q  & ((\i_ufm_spi|spi_cmd_hit~q ) # ((!\i_ufm_spi|spi_clk_sync [1] & 
// \i_ufm_spi|spi_clk_sync [0]))))

	.dataa(\i_ufm_spi|spi_fsm_cs.0000~q ),
	.datab(\i_ufm_spi|spi_cmd_hit~q ),
	.datac(\i_ufm_spi|spi_clk_sync [1]),
	.datad(\i_ufm_spi|spi_clk_sync [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[26]~8 .lut_mask = 16'h4F44;
defparam \i_ufm_spi|spi_shobuf[26]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y9_N0
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf[0]~68 (
// Equation(s):
// \i_ufm_spi|spi_shobuf[0]~68_combout  = (\i_ufm_spi|spi_shbuf [2] & (\i_ufm_spi|onchip_addr [0])) # (!\i_ufm_spi|spi_shbuf [2] & (((\i_ufm_spi|spi_shbuf [3] & \i_ufm_spi|onchip_rdata [0]))))

	.dataa(\i_ufm_spi|onchip_addr [0]),
	.datab(\i_ufm_spi|spi_shbuf [2]),
	.datac(\i_ufm_spi|spi_shbuf [3]),
	.datad(\i_ufm_spi|onchip_rdata [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf[0]~68_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[0]~68 .lut_mask = 16'hB888;
defparam \i_ufm_spi|spi_shobuf[0]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y5_N20
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[0]~29 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[0]~29_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q  & ((\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg 
// [0]))) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q  & (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]))

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|csr_status_busy [0]),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[0]~29 .lut_mask = 16'hCF03;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \i_ufm_spi|onchip_status[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[0]~29_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y9_N18
fiftyfivenm_lcell_comb \i_ufm_spi|Selector37~2 (
// Equation(s):
// \i_ufm_spi|Selector37~2_combout  = (\i_ufm_spi|Selector37~1_combout  & ((\i_ufm_spi|spi_shbuf [0] & ((!\i_ufm_spi|spi_shbuf [3]))) # (!\i_ufm_spi|spi_shbuf [0] & (!\i_ufm_spi|spi_shbuf [2] & \i_ufm_spi|spi_shbuf [3]))))

	.dataa(\i_ufm_spi|spi_shbuf [0]),
	.datab(\i_ufm_spi|Selector37~1_combout ),
	.datac(\i_ufm_spi|spi_shbuf [2]),
	.datad(\i_ufm_spi|spi_shbuf [3]),
	.cin(gnd),
	.combout(\i_ufm_spi|Selector37~2_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|Selector37~2 .lut_mask = 16'h0488;
defparam \i_ufm_spi|Selector37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf[0]~69 (
// Equation(s):
// \i_ufm_spi|spi_shobuf[0]~69_combout  = (\i_ufm_spi|always3~1_combout  & ((\i_ufm_spi|Selector37~2_combout  & (\i_ufm_spi|spi_shobuf[0]~68_combout )) # (!\i_ufm_spi|Selector37~2_combout  & ((!\i_ufm_spi|onchip_status [0])))))

	.dataa(\i_ufm_spi|spi_shobuf[0]~68_combout ),
	.datab(\i_ufm_spi|always3~1_combout ),
	.datac(\i_ufm_spi|onchip_status [0]),
	.datad(\i_ufm_spi|Selector37~2_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf[0]~69_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[0]~69 .lut_mask = 16'h880C;
defparam \i_ufm_spi|spi_shobuf[0]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N0
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf[0]~70 (
// Equation(s):
// \i_ufm_spi|spi_shobuf[0]~70_combout  = (\i_ufm_spi|spi_shobuf[0]~69_combout ) # ((!\i_ufm_spi|spi_shobuf[26]~8_combout  & \i_ufm_spi|spi_shobuf [0]))

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.datac(\i_ufm_spi|spi_shobuf [0]),
	.datad(\i_ufm_spi|spi_shobuf[0]~69_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf[0]~70_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[0]~70 .lut_mask = 16'hFF30;
defparam \i_ufm_spi|spi_shobuf[0]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N1
dffeas \i_ufm_spi|spi_shobuf[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shobuf[0]~70_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [0]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[0] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N2
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~66 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~66_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (\i_ufm_spi|spi_shobuf[26]~3_combout  & (!\i_ufm_spi|onchip_status [1]))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [0])) # 
// (!\i_ufm_spi|spi_shobuf[26]~3_combout )))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.datac(\i_ufm_spi|onchip_status [1]),
	.datad(\i_ufm_spi|spi_shobuf [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~66_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~66 .lut_mask = 16'h5D19;
defparam \i_ufm_spi|spi_shobuf~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N22
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~67 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~67_combout  = (\i_ufm_spi|spi_shobuf~66_combout  & ((\i_ufm_spi|onchip_addr [1]) # ((!\i_ufm_spi|spi_shobuf[26]~4_combout )))) # (!\i_ufm_spi|spi_shobuf~66_combout  & (((\i_ufm_spi|onchip_rdata [1] & 
// \i_ufm_spi|spi_shobuf[26]~4_combout ))))

	.dataa(\i_ufm_spi|onchip_addr [1]),
	.datab(\i_ufm_spi|spi_shobuf~66_combout ),
	.datac(\i_ufm_spi|onchip_rdata [1]),
	.datad(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~67_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~67 .lut_mask = 16'hB8CC;
defparam \i_ufm_spi|spi_shobuf~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N17
dffeas \i_ufm_spi|spi_shobuf[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~67_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [1]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[1] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N16
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~64 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~64_combout  = (\i_ufm_spi|spi_shobuf[26]~3_combout  & ((\i_ufm_spi|spi_shobuf[26]~5_combout  & (!\i_ufm_spi|onchip_status [2])) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & ((\i_ufm_spi|spi_shobuf [1]))))) # 
// (!\i_ufm_spi|spi_shobuf[26]~3_combout  & (((!\i_ufm_spi|spi_shobuf[26]~5_combout ))))

	.dataa(\i_ufm_spi|onchip_status [2]),
	.datab(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.datac(\i_ufm_spi|spi_shobuf [1]),
	.datad(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~64_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~64 .lut_mask = 16'h44F3;
defparam \i_ufm_spi|spi_shobuf~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~65 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~65_combout  = (\i_ufm_spi|spi_shobuf~64_combout  & ((\i_ufm_spi|onchip_addr [2]) # ((!\i_ufm_spi|spi_shobuf[26]~4_combout )))) # (!\i_ufm_spi|spi_shobuf~64_combout  & (((\i_ufm_spi|onchip_rdata [2] & 
// \i_ufm_spi|spi_shobuf[26]~4_combout ))))

	.dataa(\i_ufm_spi|onchip_addr [2]),
	.datab(\i_ufm_spi|spi_shobuf~64_combout ),
	.datac(\i_ufm_spi|onchip_rdata [2]),
	.datad(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~65_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~65 .lut_mask = 16'hB8CC;
defparam \i_ufm_spi|spi_shobuf~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N23
dffeas \i_ufm_spi|spi_shobuf[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~65_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [2]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[2] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N22
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~62 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~62_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & ((\i_ufm_spi|onchip_status [3]) # ((!\i_ufm_spi|spi_shobuf[26]~3_combout )))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [2] & 
// \i_ufm_spi|spi_shobuf[26]~3_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|onchip_status [3]),
	.datac(\i_ufm_spi|spi_shobuf [2]),
	.datad(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~62_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~62 .lut_mask = 16'hD8AA;
defparam \i_ufm_spi|spi_shobuf~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N24
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~63 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~63_combout  = (\i_ufm_spi|spi_shobuf~62_combout  & (((\i_ufm_spi|onchip_rdata [3]) # (!\i_ufm_spi|spi_shobuf[26]~4_combout )))) # (!\i_ufm_spi|spi_shobuf~62_combout  & (\i_ufm_spi|onchip_addr [3] & 
// ((\i_ufm_spi|spi_shobuf[26]~4_combout ))))

	.dataa(\i_ufm_spi|onchip_addr [3]),
	.datab(\i_ufm_spi|spi_shobuf~62_combout ),
	.datac(\i_ufm_spi|onchip_rdata [3]),
	.datad(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~63_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~63 .lut_mask = 16'hE2CC;
defparam \i_ufm_spi|spi_shobuf~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N3
dffeas \i_ufm_spi|spi_shobuf[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~63_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [3]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[3] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N2
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~60 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~60_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (!\i_ufm_spi|onchip_status [4] & ((\i_ufm_spi|spi_shobuf[26]~3_combout )))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [3]) # 
// (!\i_ufm_spi|spi_shobuf[26]~3_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|onchip_status [4]),
	.datac(\i_ufm_spi|spi_shobuf [3]),
	.datad(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~60_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~60 .lut_mask = 16'h7255;
defparam \i_ufm_spi|spi_shobuf~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N30
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~61 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~61_combout  = (\i_ufm_spi|spi_shobuf~60_combout  & ((\i_ufm_spi|onchip_addr [4]) # ((!\i_ufm_spi|spi_shobuf[26]~4_combout )))) # (!\i_ufm_spi|spi_shobuf~60_combout  & (((\i_ufm_spi|onchip_rdata [4] & 
// \i_ufm_spi|spi_shobuf[26]~4_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf~60_combout ),
	.datab(\i_ufm_spi|onchip_addr [4]),
	.datac(\i_ufm_spi|onchip_rdata [4]),
	.datad(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~61_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~61 .lut_mask = 16'hD8AA;
defparam \i_ufm_spi|spi_shobuf~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N27
dffeas \i_ufm_spi|spi_shobuf[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~61_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [4]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[4] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N26
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~58 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~58_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (((!\i_ufm_spi|spi_shobuf[26]~3_combout )) # (!\i_ufm_spi|onchip_status [5]))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [4] & 
// \i_ufm_spi|spi_shobuf[26]~3_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|onchip_status [5]),
	.datac(\i_ufm_spi|spi_shobuf [4]),
	.datad(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~58_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~58 .lut_mask = 16'h72AA;
defparam \i_ufm_spi|spi_shobuf~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N16
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~59 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~59_combout  = (\i_ufm_spi|spi_shobuf[26]~4_combout  & ((\i_ufm_spi|spi_shobuf~58_combout  & (\i_ufm_spi|onchip_rdata [5])) # (!\i_ufm_spi|spi_shobuf~58_combout  & ((\i_ufm_spi|onchip_addr [5]))))) # 
// (!\i_ufm_spi|spi_shobuf[26]~4_combout  & (\i_ufm_spi|spi_shobuf~58_combout ))

	.dataa(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.datab(\i_ufm_spi|spi_shobuf~58_combout ),
	.datac(\i_ufm_spi|onchip_rdata [5]),
	.datad(\i_ufm_spi|onchip_addr [5]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~59_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~59 .lut_mask = 16'hE6C4;
defparam \i_ufm_spi|spi_shobuf~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N19
dffeas \i_ufm_spi|spi_shobuf[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~59_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [5]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[5] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N18
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~56 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~56_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (!\i_ufm_spi|onchip_status [6] & ((\i_ufm_spi|spi_shobuf[26]~3_combout )))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [5]) # 
// (!\i_ufm_spi|spi_shobuf[26]~3_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|onchip_status [6]),
	.datac(\i_ufm_spi|spi_shobuf [5]),
	.datad(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~56_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~56 .lut_mask = 16'h7255;
defparam \i_ufm_spi|spi_shobuf~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y4_N12
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~57 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~57_combout  = (\i_ufm_spi|spi_shobuf[26]~4_combout  & ((\i_ufm_spi|spi_shobuf~56_combout  & (\i_ufm_spi|onchip_addr [6])) # (!\i_ufm_spi|spi_shobuf~56_combout  & ((\i_ufm_spi|onchip_rdata [6]))))) # 
// (!\i_ufm_spi|spi_shobuf[26]~4_combout  & (((\i_ufm_spi|spi_shobuf~56_combout ))))

	.dataa(\i_ufm_spi|onchip_addr [6]),
	.datab(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.datac(\i_ufm_spi|onchip_rdata [6]),
	.datad(\i_ufm_spi|spi_shobuf~56_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~57_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~57 .lut_mask = 16'hBBC0;
defparam \i_ufm_spi|spi_shobuf~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N5
dffeas \i_ufm_spi|spi_shobuf[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~57_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [6]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[6] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[7]~22 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[7]~22_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q  & !\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [7]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[7]~22_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[7]~22 .lut_mask = 16'h00F0;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[7]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N12
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_status[7]~feeder (
// Equation(s):
// \i_ufm_spi|onchip_status[7]~feeder_combout  = \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[7]~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[7]~22_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|onchip_status[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[7]~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|onchip_status[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N13
dffeas \i_ufm_spi|onchip_status[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_status[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[7] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N4
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~54 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~54_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|onchip_status [7])) # (!\i_ufm_spi|spi_shobuf[26]~3_combout ))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (\i_ufm_spi|spi_shobuf[26]~3_combout  & 
// (\i_ufm_spi|spi_shobuf [6])))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.datac(\i_ufm_spi|spi_shobuf [6]),
	.datad(\i_ufm_spi|onchip_status [7]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~54_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~54 .lut_mask = 16'hEA62;
defparam \i_ufm_spi|spi_shobuf~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~55 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~55_combout  = (\i_ufm_spi|spi_shobuf[26]~4_combout  & ((\i_ufm_spi|spi_shobuf~54_combout  & (\i_ufm_spi|onchip_rdata [7])) # (!\i_ufm_spi|spi_shobuf~54_combout  & ((\i_ufm_spi|onchip_addr [7]))))) # 
// (!\i_ufm_spi|spi_shobuf[26]~4_combout  & (\i_ufm_spi|spi_shobuf~54_combout ))

	.dataa(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.datab(\i_ufm_spi|spi_shobuf~54_combout ),
	.datac(\i_ufm_spi|onchip_rdata [7]),
	.datad(\i_ufm_spi|onchip_addr [7]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~55_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~55 .lut_mask = 16'hE6C4;
defparam \i_ufm_spi|spi_shobuf~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N15
dffeas \i_ufm_spi|spi_shobuf[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~55_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [7]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[7] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N14
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~52 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~52_combout  = (\i_ufm_spi|spi_shobuf[26]~3_combout  & ((\i_ufm_spi|spi_shobuf[26]~5_combout  & (\i_ufm_spi|onchip_status [8])) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & ((\i_ufm_spi|spi_shobuf [7]))))) # 
// (!\i_ufm_spi|spi_shobuf[26]~3_combout  & (((\i_ufm_spi|spi_shobuf[26]~5_combout ))))

	.dataa(\i_ufm_spi|onchip_status [8]),
	.datab(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.datac(\i_ufm_spi|spi_shobuf [7]),
	.datad(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~52_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~52 .lut_mask = 16'hBBC0;
defparam \i_ufm_spi|spi_shobuf~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N24
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~53 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~53_combout  = (\i_ufm_spi|spi_shobuf~52_combout  & (((\i_ufm_spi|onchip_rdata [8])) # (!\i_ufm_spi|spi_shobuf[26]~4_combout ))) # (!\i_ufm_spi|spi_shobuf~52_combout  & (\i_ufm_spi|spi_shobuf[26]~4_combout  & ((\i_ufm_spi|onchip_addr 
// [8]))))

	.dataa(\i_ufm_spi|spi_shobuf~52_combout ),
	.datab(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.datac(\i_ufm_spi|onchip_rdata [8]),
	.datad(\i_ufm_spi|onchip_addr [8]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~53_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~53 .lut_mask = 16'hE6A2;
defparam \i_ufm_spi|spi_shobuf~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N15
dffeas \i_ufm_spi|spi_shobuf[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~53_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [8]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[8] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N14
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[9]~20 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[9]~20_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg 
// [9])

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[9]~20 .lut_mask = 16'h55FF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N21
dffeas \i_ufm_spi|onchip_status[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[9]~20_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[9] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N14
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~50 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~50_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|onchip_status [9])) # (!\i_ufm_spi|spi_shobuf[26]~3_combout ))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (\i_ufm_spi|spi_shobuf[26]~3_combout  & 
// (\i_ufm_spi|spi_shobuf [8])))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.datac(\i_ufm_spi|spi_shobuf [8]),
	.datad(\i_ufm_spi|onchip_status [9]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~50_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~50 .lut_mask = 16'hEA62;
defparam \i_ufm_spi|spi_shobuf~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N20
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~51 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~51_combout  = (\i_ufm_spi|spi_shobuf~50_combout  & (((\i_ufm_spi|onchip_rdata [9]) # (!\i_ufm_spi|spi_shobuf[26]~4_combout )))) # (!\i_ufm_spi|spi_shobuf~50_combout  & (\i_ufm_spi|onchip_addr [9] & 
// ((\i_ufm_spi|spi_shobuf[26]~4_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf~50_combout ),
	.datab(\i_ufm_spi|onchip_addr [9]),
	.datac(\i_ufm_spi|onchip_rdata [9]),
	.datad(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~51_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~51 .lut_mask = 16'hE4AA;
defparam \i_ufm_spi|spi_shobuf~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N25
dffeas \i_ufm_spi|spi_shobuf[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~51_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [9]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[9] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N24
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~48 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~48_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (\i_ufm_spi|onchip_status [10] & ((\i_ufm_spi|spi_shobuf[26]~3_combout )))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [9]) # 
// (!\i_ufm_spi|spi_shobuf[26]~3_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|onchip_status [10]),
	.datac(\i_ufm_spi|spi_shobuf [9]),
	.datad(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~48_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~48 .lut_mask = 16'hD855;
defparam \i_ufm_spi|spi_shobuf~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N10
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~49 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~49_combout  = (\i_ufm_spi|spi_shobuf[26]~4_combout  & ((\i_ufm_spi|spi_shobuf~48_combout  & ((\i_ufm_spi|onchip_addr [10]))) # (!\i_ufm_spi|spi_shobuf~48_combout  & (\i_ufm_spi|onchip_rdata [10])))) # 
// (!\i_ufm_spi|spi_shobuf[26]~4_combout  & (\i_ufm_spi|spi_shobuf~48_combout ))

	.dataa(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.datab(\i_ufm_spi|spi_shobuf~48_combout ),
	.datac(\i_ufm_spi|onchip_rdata [10]),
	.datad(\i_ufm_spi|onchip_addr [10]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~49_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~49 .lut_mask = 16'hEC64;
defparam \i_ufm_spi|spi_shobuf~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N7
dffeas \i_ufm_spi|spi_shobuf[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~49_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [10]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[10] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N6
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~46 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~46_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (((!\i_ufm_spi|spi_shobuf[26]~3_combout )) # (!\i_ufm_spi|onchip_status [11]))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [10] & 
// \i_ufm_spi|spi_shobuf[26]~3_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|onchip_status [11]),
	.datac(\i_ufm_spi|spi_shobuf [10]),
	.datad(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~46_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~46 .lut_mask = 16'h72AA;
defparam \i_ufm_spi|spi_shobuf~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y6_N26
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~47 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~47_combout  = (\i_ufm_spi|spi_shobuf[26]~4_combout  & ((\i_ufm_spi|spi_shobuf~46_combout  & ((\i_ufm_spi|onchip_rdata [11]))) # (!\i_ufm_spi|spi_shobuf~46_combout  & (\i_ufm_spi|onchip_addr [11])))) # 
// (!\i_ufm_spi|spi_shobuf[26]~4_combout  & (((\i_ufm_spi|spi_shobuf~46_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.datab(\i_ufm_spi|onchip_addr [11]),
	.datac(\i_ufm_spi|onchip_rdata [11]),
	.datad(\i_ufm_spi|spi_shobuf~46_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~47_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~47 .lut_mask = 16'hF588;
defparam \i_ufm_spi|spi_shobuf~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N21
dffeas \i_ufm_spi|spi_shobuf[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~47_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [11]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[11] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N0
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[12]~17 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[12]~17_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [12]) # 
// (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [12]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[12]~17_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[12]~17 .lut_mask = 16'h0FFF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[12]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N31
dffeas \i_ufm_spi|onchip_status[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[12]~17_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[12] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N20
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~44 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~44_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (\i_ufm_spi|spi_shobuf[26]~3_combout  & ((\i_ufm_spi|onchip_status [12])))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [11])) # 
// (!\i_ufm_spi|spi_shobuf[26]~3_combout )))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.datac(\i_ufm_spi|spi_shobuf [11]),
	.datad(\i_ufm_spi|onchip_status [12]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~44_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~44 .lut_mask = 16'hD951;
defparam \i_ufm_spi|spi_shobuf~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N12
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~45 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~45_combout  = (\i_ufm_spi|spi_shobuf~44_combout  & ((\i_ufm_spi|onchip_addr [12]) # ((!\i_ufm_spi|spi_shobuf[26]~4_combout )))) # (!\i_ufm_spi|spi_shobuf~44_combout  & (((\i_ufm_spi|onchip_rdata [12] & 
// \i_ufm_spi|spi_shobuf[26]~4_combout ))))

	.dataa(\i_ufm_spi|onchip_addr [12]),
	.datab(\i_ufm_spi|spi_shobuf~44_combout ),
	.datac(\i_ufm_spi|onchip_rdata [12]),
	.datad(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~45_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~45 .lut_mask = 16'hB8CC;
defparam \i_ufm_spi|spi_shobuf~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N31
dffeas \i_ufm_spi|spi_shobuf[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~45_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [12]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[12] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N30
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~42 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~42_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (\i_ufm_spi|onchip_status [13] & ((\i_ufm_spi|spi_shobuf[26]~3_combout )))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [12]) # 
// (!\i_ufm_spi|spi_shobuf[26]~3_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|onchip_status [13]),
	.datac(\i_ufm_spi|spi_shobuf [12]),
	.datad(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~42_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~42 .lut_mask = 16'hD855;
defparam \i_ufm_spi|spi_shobuf~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N14
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~43 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~43_combout  = (\i_ufm_spi|spi_shobuf[26]~4_combout  & ((\i_ufm_spi|spi_shobuf~42_combout  & (\i_ufm_spi|onchip_addr [13])) # (!\i_ufm_spi|spi_shobuf~42_combout  & ((\i_ufm_spi|onchip_rdata [13]))))) # 
// (!\i_ufm_spi|spi_shobuf[26]~4_combout  & (((\i_ufm_spi|spi_shobuf~42_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.datab(\i_ufm_spi|onchip_addr [13]),
	.datac(\i_ufm_spi|onchip_rdata [13]),
	.datad(\i_ufm_spi|spi_shobuf~42_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~43_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~43 .lut_mask = 16'hDDA0;
defparam \i_ufm_spi|spi_shobuf~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y6_N13
dffeas \i_ufm_spi|spi_shobuf[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~43_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [13]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[13] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y6_N12
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~40 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~40_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & ((\i_ufm_spi|onchip_status [14]) # ((!\i_ufm_spi|spi_shobuf[26]~3_combout )))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [13] & 
// \i_ufm_spi|spi_shobuf[26]~3_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|onchip_status [14]),
	.datac(\i_ufm_spi|spi_shobuf [13]),
	.datad(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~40_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~40 .lut_mask = 16'hD8AA;
defparam \i_ufm_spi|spi_shobuf~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y6_N28
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~41 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~41_combout  = (\i_ufm_spi|spi_shobuf[26]~4_combout  & ((\i_ufm_spi|spi_shobuf~40_combout  & (\i_ufm_spi|onchip_rdata [14])) # (!\i_ufm_spi|spi_shobuf~40_combout  & ((\i_ufm_spi|onchip_addr [14]))))) # 
// (!\i_ufm_spi|spi_shobuf[26]~4_combout  & (\i_ufm_spi|spi_shobuf~40_combout ))

	.dataa(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.datab(\i_ufm_spi|spi_shobuf~40_combout ),
	.datac(\i_ufm_spi|onchip_rdata [14]),
	.datad(\i_ufm_spi|onchip_addr [14]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~41_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~41 .lut_mask = 16'hE6C4;
defparam \i_ufm_spi|spi_shobuf~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N21
dffeas \i_ufm_spi|spi_shobuf[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~41_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [14]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[14] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N20
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~38 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~38_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (((!\i_ufm_spi|spi_shobuf[26]~3_combout )) # (!\i_ufm_spi|onchip_status [15]))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [14] & 
// \i_ufm_spi|spi_shobuf[26]~3_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|onchip_status [15]),
	.datac(\i_ufm_spi|spi_shobuf [14]),
	.datad(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~38_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~38 .lut_mask = 16'h72AA;
defparam \i_ufm_spi|spi_shobuf~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N14
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~39 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~39_combout  = (\i_ufm_spi|spi_shobuf[26]~4_combout  & ((\i_ufm_spi|spi_shobuf~38_combout  & (\i_ufm_spi|onchip_rdata [15])) # (!\i_ufm_spi|spi_shobuf~38_combout  & ((\i_ufm_spi|onchip_addr [15]))))) # 
// (!\i_ufm_spi|spi_shobuf[26]~4_combout  & (\i_ufm_spi|spi_shobuf~38_combout ))

	.dataa(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.datab(\i_ufm_spi|spi_shobuf~38_combout ),
	.datac(\i_ufm_spi|onchip_rdata [15]),
	.datad(\i_ufm_spi|onchip_addr [15]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~39_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~39 .lut_mask = 16'hE6C4;
defparam \i_ufm_spi|spi_shobuf~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N11
dffeas \i_ufm_spi|spi_shobuf[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~39_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [15]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[15] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N10
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~36 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~36_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & ((\i_ufm_spi|onchip_status [16]) # ((!\i_ufm_spi|spi_shobuf[26]~3_combout )))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [15] & 
// \i_ufm_spi|spi_shobuf[26]~3_combout ))))

	.dataa(\i_ufm_spi|onchip_status [16]),
	.datab(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datac(\i_ufm_spi|spi_shobuf [15]),
	.datad(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~36_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~36 .lut_mask = 16'hB8CC;
defparam \i_ufm_spi|spi_shobuf~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N30
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~37 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~37_combout  = (\i_ufm_spi|spi_shobuf~36_combout  & (((\i_ufm_spi|onchip_rdata [16]) # (!\i_ufm_spi|spi_shobuf[26]~4_combout )))) # (!\i_ufm_spi|spi_shobuf~36_combout  & (\i_ufm_spi|onchip_addr [16] & 
// ((\i_ufm_spi|spi_shobuf[26]~4_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf~36_combout ),
	.datab(\i_ufm_spi|onchip_addr [16]),
	.datac(\i_ufm_spi|onchip_rdata [16]),
	.datad(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~37_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~37 .lut_mask = 16'hE4AA;
defparam \i_ufm_spi|spi_shobuf~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N7
dffeas \i_ufm_spi|spi_shobuf[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~37_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [16]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[16] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N8
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[17]~12 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[17]~12_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [17] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[17]~12_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[17]~12 .lut_mask = 16'hAA00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[17]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N27
dffeas \i_ufm_spi|onchip_status[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[17]~12_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[17] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N6
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~34 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~34_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (\i_ufm_spi|spi_shobuf[26]~3_combout  & ((!\i_ufm_spi|onchip_status [17])))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [16])) # 
// (!\i_ufm_spi|spi_shobuf[26]~3_combout )))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.datac(\i_ufm_spi|spi_shobuf [16]),
	.datad(\i_ufm_spi|onchip_status [17]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~34_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~34 .lut_mask = 16'h51D9;
defparam \i_ufm_spi|spi_shobuf~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N8
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~35 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~35_combout  = (\i_ufm_spi|spi_shobuf~34_combout  & ((\i_ufm_spi|onchip_addr [17]) # ((!\i_ufm_spi|spi_shobuf[26]~4_combout )))) # (!\i_ufm_spi|spi_shobuf~34_combout  & (((\i_ufm_spi|onchip_rdata [17] & 
// \i_ufm_spi|spi_shobuf[26]~4_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf~34_combout ),
	.datab(\i_ufm_spi|onchip_addr [17]),
	.datac(\i_ufm_spi|onchip_rdata [17]),
	.datad(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~35_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~35 .lut_mask = 16'hD8AA;
defparam \i_ufm_spi|spi_shobuf~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N13
dffeas \i_ufm_spi|spi_shobuf[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~35_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [17]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[17] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N26
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[18]~11 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[18]~11_combout  = (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg 
// [18])

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [18]),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[18]~11_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[18]~11 .lut_mask = 16'h33FF;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[18]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N9
dffeas \i_ufm_spi|onchip_status[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[18]~11_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[18] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N12
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~32 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~32_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|onchip_status [18])) # (!\i_ufm_spi|spi_shobuf[26]~3_combout ))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (\i_ufm_spi|spi_shobuf[26]~3_combout  & 
// (\i_ufm_spi|spi_shobuf [17])))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.datac(\i_ufm_spi|spi_shobuf [17]),
	.datad(\i_ufm_spi|onchip_status [18]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~32_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~32 .lut_mask = 16'hEA62;
defparam \i_ufm_spi|spi_shobuf~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N4
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~33 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~33_combout  = (\i_ufm_spi|spi_shobuf~32_combout  & (((\i_ufm_spi|onchip_rdata [18]) # (!\i_ufm_spi|spi_shobuf[26]~4_combout )))) # (!\i_ufm_spi|spi_shobuf~32_combout  & (\i_ufm_spi|onchip_addr [18] & 
// ((\i_ufm_spi|spi_shobuf[26]~4_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf~32_combout ),
	.datab(\i_ufm_spi|onchip_addr [18]),
	.datac(\i_ufm_spi|onchip_rdata [18]),
	.datad(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~33_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~33 .lut_mask = 16'hE4AA;
defparam \i_ufm_spi|spi_shobuf~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N19
dffeas \i_ufm_spi|spi_shobuf[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~33_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [18]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[18] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N28
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[19]~10 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[19]~10_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [19] & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q )

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[19]~10_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[19]~10 .lut_mask = 16'hAA00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[19]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N19
dffeas \i_ufm_spi|onchip_status[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[19]~10_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[19] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N18
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~30 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~30_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (((!\i_ufm_spi|onchip_status [19])) # (!\i_ufm_spi|spi_shobuf[26]~3_combout ))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (\i_ufm_spi|spi_shobuf[26]~3_combout  & 
// (\i_ufm_spi|spi_shobuf [18])))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.datac(\i_ufm_spi|spi_shobuf [18]),
	.datad(\i_ufm_spi|onchip_status [19]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~30_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~30 .lut_mask = 16'h62EA;
defparam \i_ufm_spi|spi_shobuf~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N26
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~31 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~31_combout  = (\i_ufm_spi|spi_shobuf[26]~4_combout  & ((\i_ufm_spi|spi_shobuf~30_combout  & (\i_ufm_spi|onchip_rdata [19])) # (!\i_ufm_spi|spi_shobuf~30_combout  & ((\i_ufm_spi|onchip_addr [19]))))) # 
// (!\i_ufm_spi|spi_shobuf[26]~4_combout  & (\i_ufm_spi|spi_shobuf~30_combout ))

	.dataa(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.datab(\i_ufm_spi|spi_shobuf~30_combout ),
	.datac(\i_ufm_spi|onchip_rdata [19]),
	.datad(\i_ufm_spi|onchip_addr [19]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~31_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~31 .lut_mask = 16'hE6C4;
defparam \i_ufm_spi|spi_shobuf~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N17
dffeas \i_ufm_spi|spi_shobuf[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~31_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [19]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[19] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N16
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~28 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~28_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (((!\i_ufm_spi|spi_shobuf[26]~3_combout )) # (!\i_ufm_spi|onchip_status [20]))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [19] & 
// \i_ufm_spi|spi_shobuf[26]~3_combout ))))

	.dataa(\i_ufm_spi|onchip_status [20]),
	.datab(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datac(\i_ufm_spi|spi_shobuf [19]),
	.datad(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~28_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~28 .lut_mask = 16'h74CC;
defparam \i_ufm_spi|spi_shobuf~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N22
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~29 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~29_combout  = (\i_ufm_spi|spi_shobuf[26]~4_combout  & ((\i_ufm_spi|spi_shobuf~28_combout  & (\i_ufm_spi|onchip_rdata [20])) # (!\i_ufm_spi|spi_shobuf~28_combout  & ((\i_ufm_spi|onchip_addr [20]))))) # 
// (!\i_ufm_spi|spi_shobuf[26]~4_combout  & (\i_ufm_spi|spi_shobuf~28_combout ))

	.dataa(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.datab(\i_ufm_spi|spi_shobuf~28_combout ),
	.datac(\i_ufm_spi|onchip_rdata [20]),
	.datad(\i_ufm_spi|onchip_addr [20]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~29_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~29 .lut_mask = 16'hE6C4;
defparam \i_ufm_spi|spi_shobuf~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N1
dffeas \i_ufm_spi|spi_shobuf[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~29_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [20]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[20] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N0
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~26 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~26_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & ((\i_ufm_spi|onchip_status [21]) # ((!\i_ufm_spi|spi_shobuf[26]~3_combout )))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [20] & 
// \i_ufm_spi|spi_shobuf[26]~3_combout ))))

	.dataa(\i_ufm_spi|onchip_status [21]),
	.datab(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datac(\i_ufm_spi|spi_shobuf [20]),
	.datad(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~26_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~26 .lut_mask = 16'hB8CC;
defparam \i_ufm_spi|spi_shobuf~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y16_N12
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~27 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~27_combout  = (\i_ufm_spi|spi_shobuf[26]~4_combout  & ((\i_ufm_spi|spi_shobuf~26_combout  & ((\i_ufm_spi|onchip_rdata [21]))) # (!\i_ufm_spi|spi_shobuf~26_combout  & (\i_ufm_spi|onchip_addr [21])))) # 
// (!\i_ufm_spi|spi_shobuf[26]~4_combout  & (((\i_ufm_spi|spi_shobuf~26_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.datab(\i_ufm_spi|onchip_addr [21]),
	.datac(\i_ufm_spi|onchip_rdata [21]),
	.datad(\i_ufm_spi|spi_shobuf~26_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~27_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~27 .lut_mask = 16'hF588;
defparam \i_ufm_spi|spi_shobuf~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N29
dffeas \i_ufm_spi|spi_shobuf[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~27_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [21]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[21] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y7_N18
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[22]~7 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[22]~7_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q  & \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [22])

	.dataa(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_sector_page_erase_addr_reg [22]),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[22]~7_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[22]~7 .lut_mask = 16'hAA00;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[22]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y7_N29
dffeas \i_ufm_spi|onchip_status[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[22]~7_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[22] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N28
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~24 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~24_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (((!\i_ufm_spi|onchip_status [22])) # (!\i_ufm_spi|spi_shobuf[26]~3_combout ))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (\i_ufm_spi|spi_shobuf[26]~3_combout  & 
// (\i_ufm_spi|spi_shobuf [21])))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.datac(\i_ufm_spi|spi_shobuf [21]),
	.datad(\i_ufm_spi|onchip_status [22]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~24_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~24 .lut_mask = 16'h62EA;
defparam \i_ufm_spi|spi_shobuf~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N20
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~25 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~25_combout  = (\i_ufm_spi|spi_shobuf~24_combout  & (((\i_ufm_spi|onchip_rdata [22]) # (!\i_ufm_spi|spi_shobuf[26]~4_combout )))) # (!\i_ufm_spi|spi_shobuf~24_combout  & (\i_ufm_spi|onchip_addr [22] & 
// ((\i_ufm_spi|spi_shobuf[26]~4_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf~24_combout ),
	.datab(\i_ufm_spi|onchip_addr [22]),
	.datac(\i_ufm_spi|onchip_rdata [22]),
	.datad(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~25_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~25 .lut_mask = 16'hE4AA;
defparam \i_ufm_spi|spi_shobuf~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N19
dffeas \i_ufm_spi|spi_shobuf[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~25_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [22]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[22] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N18
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~22 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~22_combout  = (\i_ufm_spi|spi_shobuf[26]~3_combout  & ((\i_ufm_spi|spi_shobuf[26]~5_combout  & (\i_ufm_spi|onchip_status [23])) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & ((\i_ufm_spi|spi_shobuf [22]))))) # 
// (!\i_ufm_spi|spi_shobuf[26]~3_combout  & (((\i_ufm_spi|spi_shobuf[26]~5_combout ))))

	.dataa(\i_ufm_spi|onchip_status [23]),
	.datab(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.datac(\i_ufm_spi|spi_shobuf [22]),
	.datad(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~22_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~22 .lut_mask = 16'hBBC0;
defparam \i_ufm_spi|spi_shobuf~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N6
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~23 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~23_combout  = (\i_ufm_spi|spi_shobuf[26]~4_combout  & ((\i_ufm_spi|spi_shobuf~22_combout  & ((\i_ufm_spi|onchip_rdata [23]))) # (!\i_ufm_spi|spi_shobuf~22_combout  & (\i_ufm_spi|onchip_addr [23])))) # 
// (!\i_ufm_spi|spi_shobuf[26]~4_combout  & (((\i_ufm_spi|spi_shobuf~22_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.datab(\i_ufm_spi|onchip_addr [23]),
	.datac(\i_ufm_spi|onchip_rdata [23]),
	.datad(\i_ufm_spi|spi_shobuf~22_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~23_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~23 .lut_mask = 16'hF588;
defparam \i_ufm_spi|spi_shobuf~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N25
dffeas \i_ufm_spi|spi_shobuf[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~23_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [23]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[23] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N24
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~20 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~20_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (((!\i_ufm_spi|spi_shobuf[26]~3_combout )) # (!\i_ufm_spi|onchip_status [24]))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [23] & 
// \i_ufm_spi|spi_shobuf[26]~3_combout ))))

	.dataa(\i_ufm_spi|onchip_status [24]),
	.datab(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datac(\i_ufm_spi|spi_shobuf [23]),
	.datad(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~20_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~20 .lut_mask = 16'h74CC;
defparam \i_ufm_spi|spi_shobuf~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N16
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~21 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~21_combout  = (\i_ufm_spi|spi_shobuf[26]~4_combout  & ((\i_ufm_spi|spi_shobuf~20_combout  & ((\i_ufm_spi|onchip_rdata [24]))) # (!\i_ufm_spi|spi_shobuf~20_combout  & (\i_ufm_spi|onchip_addr [24])))) # 
// (!\i_ufm_spi|spi_shobuf[26]~4_combout  & (((\i_ufm_spi|spi_shobuf~20_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.datab(\i_ufm_spi|onchip_addr [24]),
	.datac(\i_ufm_spi|onchip_rdata [24]),
	.datad(\i_ufm_spi|spi_shobuf~20_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~21_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~21 .lut_mask = 16'hF588;
defparam \i_ufm_spi|spi_shobuf~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \i_ufm_spi|spi_shobuf[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~21_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [24]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[24] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N4
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~18 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~18_combout  = (\i_ufm_spi|spi_shobuf[26]~3_combout  & ((\i_ufm_spi|spi_shobuf[26]~5_combout  & (\i_ufm_spi|onchip_status [25])) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & ((\i_ufm_spi|spi_shobuf [24]))))) # 
// (!\i_ufm_spi|spi_shobuf[26]~3_combout  & (((\i_ufm_spi|spi_shobuf[26]~5_combout ))))

	.dataa(\i_ufm_spi|onchip_status [25]),
	.datab(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.datac(\i_ufm_spi|spi_shobuf [24]),
	.datad(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~18_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~18 .lut_mask = 16'hBBC0;
defparam \i_ufm_spi|spi_shobuf~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N30
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~19 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~19_combout  = (\i_ufm_spi|spi_shobuf[26]~4_combout  & ((\i_ufm_spi|spi_shobuf~18_combout  & (\i_ufm_spi|onchip_rdata [25])) # (!\i_ufm_spi|spi_shobuf~18_combout  & ((\i_ufm_spi|onchip_addr [25]))))) # 
// (!\i_ufm_spi|spi_shobuf[26]~4_combout  & (\i_ufm_spi|spi_shobuf~18_combout ))

	.dataa(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.datab(\i_ufm_spi|spi_shobuf~18_combout ),
	.datac(\i_ufm_spi|onchip_rdata [25]),
	.datad(\i_ufm_spi|onchip_addr [25]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~19_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~19 .lut_mask = 16'hE6C4;
defparam \i_ufm_spi|spi_shobuf~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N1
dffeas \i_ufm_spi|spi_shobuf[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~19_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [25]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[25] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~16 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~16_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (((!\i_ufm_spi|spi_shobuf[26]~3_combout )) # (!\i_ufm_spi|onchip_status [26]))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [25] & 
// \i_ufm_spi|spi_shobuf[26]~3_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|onchip_status [26]),
	.datac(\i_ufm_spi|spi_shobuf [25]),
	.datad(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~16_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~16 .lut_mask = 16'h72AA;
defparam \i_ufm_spi|spi_shobuf~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N4
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~17 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~17_combout  = (\i_ufm_spi|spi_shobuf~16_combout  & (((\i_ufm_spi|onchip_rdata [26]) # (!\i_ufm_spi|spi_shobuf[26]~4_combout )))) # (!\i_ufm_spi|spi_shobuf~16_combout  & (\i_ufm_spi|onchip_addr [26] & 
// ((\i_ufm_spi|spi_shobuf[26]~4_combout ))))

	.dataa(\i_ufm_spi|onchip_addr [26]),
	.datab(\i_ufm_spi|spi_shobuf~16_combout ),
	.datac(\i_ufm_spi|onchip_rdata [26]),
	.datad(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~17_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~17 .lut_mask = 16'hE2CC;
defparam \i_ufm_spi|spi_shobuf~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N15
dffeas \i_ufm_spi|spi_shobuf[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~17_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [26]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[26] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N14
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~14 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~14_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & ((\i_ufm_spi|onchip_status [27]) # ((!\i_ufm_spi|spi_shobuf[26]~3_combout )))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [26] & 
// \i_ufm_spi|spi_shobuf[26]~3_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datab(\i_ufm_spi|onchip_status [27]),
	.datac(\i_ufm_spi|spi_shobuf [26]),
	.datad(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~14_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~14 .lut_mask = 16'hD8AA;
defparam \i_ufm_spi|spi_shobuf~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N22
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~15 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~15_combout  = (\i_ufm_spi|spi_shobuf~14_combout  & (((\i_ufm_spi|onchip_rdata [27]) # (!\i_ufm_spi|spi_shobuf[26]~4_combout )))) # (!\i_ufm_spi|spi_shobuf~14_combout  & (\i_ufm_spi|onchip_addr [27] & 
// ((\i_ufm_spi|spi_shobuf[26]~4_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf~14_combout ),
	.datab(\i_ufm_spi|onchip_addr [27]),
	.datac(\i_ufm_spi|onchip_rdata [27]),
	.datad(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~15_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~15 .lut_mask = 16'hE4AA;
defparam \i_ufm_spi|spi_shobuf~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N21
dffeas \i_ufm_spi|spi_shobuf[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~15_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [27]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[27] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N20
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~12 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~12_combout  = (\i_ufm_spi|spi_shobuf[26]~3_combout  & ((\i_ufm_spi|spi_shobuf[26]~5_combout  & (\i_ufm_spi|onchip_status [28])) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & ((\i_ufm_spi|spi_shobuf [27]))))) # 
// (!\i_ufm_spi|spi_shobuf[26]~3_combout  & (((\i_ufm_spi|spi_shobuf[26]~5_combout ))))

	.dataa(\i_ufm_spi|onchip_status [28]),
	.datab(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.datac(\i_ufm_spi|spi_shobuf [27]),
	.datad(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~12_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~12 .lut_mask = 16'hBBC0;
defparam \i_ufm_spi|spi_shobuf~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N26
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~13 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~13_combout  = (\i_ufm_spi|spi_shobuf[26]~4_combout  & ((\i_ufm_spi|spi_shobuf~12_combout  & (\i_ufm_spi|onchip_rdata [28])) # (!\i_ufm_spi|spi_shobuf~12_combout  & ((\i_ufm_spi|onchip_addr [28]))))) # 
// (!\i_ufm_spi|spi_shobuf[26]~4_combout  & (\i_ufm_spi|spi_shobuf~12_combout ))

	.dataa(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.datab(\i_ufm_spi|spi_shobuf~12_combout ),
	.datac(\i_ufm_spi|onchip_rdata [28]),
	.datad(\i_ufm_spi|onchip_addr [28]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~13_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~13 .lut_mask = 16'hE6C4;
defparam \i_ufm_spi|spi_shobuf~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N31
dffeas \i_ufm_spi|spi_shobuf[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~13_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [28]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[28] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N30
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~11 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~11_combout  = (\i_ufm_spi|spi_clk_sync [1] & (\i_ufm_spi|spi_shobuf [29])) # (!\i_ufm_spi|spi_clk_sync [1] & ((\i_ufm_spi|spi_clk_sync [0] & ((\i_ufm_spi|spi_shobuf [28]))) # (!\i_ufm_spi|spi_clk_sync [0] & (\i_ufm_spi|spi_shobuf 
// [29]))))

	.dataa(\i_ufm_spi|spi_shobuf [29]),
	.datab(\i_ufm_spi|spi_clk_sync [1]),
	.datac(\i_ufm_spi|spi_shobuf [28]),
	.datad(\i_ufm_spi|spi_clk_sync [0]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~11_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~11 .lut_mask = 16'hB8AA;
defparam \i_ufm_spi|spi_shobuf~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~71 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~71_combout  = (\i_ufm_spi|spi_cmd_hit~q  & ((\i_ufm_spi|spi_fsm_cs.0000~q  & ((\i_ufm_spi|spi_shobuf~11_combout ))) # (!\i_ufm_spi|spi_fsm_cs.0000~q  & (\i_ufm_spi|Selector8~1_combout )))) # (!\i_ufm_spi|spi_cmd_hit~q  & 
// (((\i_ufm_spi|spi_shobuf~11_combout ))))

	.dataa(\i_ufm_spi|Selector8~1_combout ),
	.datab(\i_ufm_spi|spi_shobuf~11_combout ),
	.datac(\i_ufm_spi|spi_cmd_hit~q ),
	.datad(\i_ufm_spi|spi_fsm_cs.0000~q ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~71_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~71 .lut_mask = 16'hCCAC;
defparam \i_ufm_spi|spi_shobuf~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N25
dffeas \i_ufm_spi|spi_shobuf[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_shobuf~71_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [29]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[29] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y7_N24
fiftyfivenm_lcell_comb \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[30]~1 (
// Equation(s):
// \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[30]~1_combout  = (\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]) # (!\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q )

	.dataa(gnd),
	.datab(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_control_access~q ),
	.datac(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|csr_erase_state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[30]~1 .lut_mask = 16'hF3F3;
defparam \i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N9
dffeas \i_ufm_spi|onchip_status[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|i_flash|onchip_flash_0|avmm_csr_controller|avmm_readdata[30]~1_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_cmd_hit~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_status [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_status[30] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_status[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y10_N8
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~9 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~9_combout  = (\i_ufm_spi|spi_shobuf[26]~3_combout  & ((\i_ufm_spi|spi_shobuf[26]~5_combout  & ((\i_ufm_spi|onchip_status [30]))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (\i_ufm_spi|spi_shobuf [29])))) # 
// (!\i_ufm_spi|spi_shobuf[26]~3_combout  & (((\i_ufm_spi|spi_shobuf[26]~5_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf [29]),
	.datab(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.datac(\i_ufm_spi|onchip_status [30]),
	.datad(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~9_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~9 .lut_mask = 16'hF388;
defparam \i_ufm_spi|spi_shobuf~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N28
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[30]~92 (
// Equation(s):
// \i_ufm_spi|onchip_addr[30]~92_combout  = (\i_ufm_spi|onchip_addr [30] & (\i_ufm_spi|onchip_addr[29]~91  $ (GND))) # (!\i_ufm_spi|onchip_addr [30] & (!\i_ufm_spi|onchip_addr[29]~91  & VCC))
// \i_ufm_spi|onchip_addr[30]~93  = CARRY((\i_ufm_spi|onchip_addr [30] & !\i_ufm_spi|onchip_addr[29]~91 ))

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\i_ufm_spi|onchip_addr[29]~91 ),
	.combout(\i_ufm_spi|onchip_addr[30]~92_combout ),
	.cout(\i_ufm_spi|onchip_addr[30]~93 ));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[30]~92 .lut_mask = 16'hC30C;
defparam \i_ufm_spi|onchip_addr[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N29
dffeas \i_ufm_spi|onchip_addr[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[30]~92_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[30] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N15
dffeas \i_ufm_spi|onchip_rdata[30] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [29]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[30] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N14
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~10 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~10_combout  = (\i_ufm_spi|spi_shobuf~9_combout  & (((\i_ufm_spi|onchip_rdata [30]) # (!\i_ufm_spi|spi_shobuf[26]~4_combout )))) # (!\i_ufm_spi|spi_shobuf~9_combout  & (\i_ufm_spi|onchip_addr [30] & 
// ((\i_ufm_spi|spi_shobuf[26]~4_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf~9_combout ),
	.datab(\i_ufm_spi|onchip_addr [30]),
	.datac(\i_ufm_spi|onchip_rdata [30]),
	.datad(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~10_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~10 .lut_mask = 16'hE4AA;
defparam \i_ufm_spi|spi_shobuf~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y7_N3
dffeas \i_ufm_spi|spi_shobuf[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~10_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [30]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[30] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y7_N2
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~6 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~6_combout  = (\i_ufm_spi|spi_shobuf[26]~5_combout  & (!\i_ufm_spi|onchip_status [31] & ((\i_ufm_spi|spi_shobuf[26]~3_combout )))) # (!\i_ufm_spi|spi_shobuf[26]~5_combout  & (((\i_ufm_spi|spi_shobuf [30]) # 
// (!\i_ufm_spi|spi_shobuf[26]~3_combout ))))

	.dataa(\i_ufm_spi|onchip_status [31]),
	.datab(\i_ufm_spi|spi_shobuf[26]~5_combout ),
	.datac(\i_ufm_spi|spi_shobuf [30]),
	.datad(\i_ufm_spi|spi_shobuf[26]~3_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~6_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~6 .lut_mask = 16'h7433;
defparam \i_ufm_spi|spi_shobuf~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y10_N30
fiftyfivenm_lcell_comb \i_ufm_spi|onchip_addr[31]~94 (
// Equation(s):
// \i_ufm_spi|onchip_addr[31]~94_combout  = \i_ufm_spi|onchip_addr [31] $ (\i_ufm_spi|onchip_addr[30]~93 )

	.dataa(gnd),
	.datab(\i_ufm_spi|onchip_addr [31]),
	.datac(gnd),
	.datad(gnd),
	.cin(\i_ufm_spi|onchip_addr[30]~93 ),
	.combout(\i_ufm_spi|onchip_addr[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[31]~94 .lut_mask = 16'h3C3C;
defparam \i_ufm_spi|onchip_addr[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y10_N31
dffeas \i_ufm_spi|onchip_addr[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|onchip_addr[31]~94_combout ),
	.asdata(\i_ufm_spi|spi_shbuf [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\i_ufm_spi|always5~0_combout ),
	.ena(\i_ufm_spi|onchip_addr[12]~96_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_addr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_addr[31] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_addr[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N29
dffeas \i_ufm_spi|onchip_rdata[31] (
	.clk(\i_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|onchip_rdata [30]),
	.clrn(\i_ufm_spi|flash_rst_n [2]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|i_flash|onchip_flash_0|avmm_data_controller|avmm_readdatavalid_neg_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|onchip_rdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|onchip_rdata[31] .is_wysiwyg = "true";
defparam \i_ufm_spi|onchip_rdata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y10_N28
fiftyfivenm_lcell_comb \i_ufm_spi|spi_shobuf~7 (
// Equation(s):
// \i_ufm_spi|spi_shobuf~7_combout  = (\i_ufm_spi|spi_shobuf~6_combout  & ((\i_ufm_spi|onchip_addr [31]) # ((!\i_ufm_spi|spi_shobuf[26]~4_combout )))) # (!\i_ufm_spi|spi_shobuf~6_combout  & (((\i_ufm_spi|onchip_rdata [31] & 
// \i_ufm_spi|spi_shobuf[26]~4_combout ))))

	.dataa(\i_ufm_spi|spi_shobuf~6_combout ),
	.datab(\i_ufm_spi|onchip_addr [31]),
	.datac(\i_ufm_spi|onchip_rdata [31]),
	.datad(\i_ufm_spi|spi_shobuf[26]~4_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_shobuf~7_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf~7 .lut_mask = 16'hD8AA;
defparam \i_ufm_spi|spi_shobuf~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \i_ufm_spi|spi_shobuf[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\i_ufm_spi|spi_shobuf~7_combout ),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\i_ufm_spi|spi_shobuf[26]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_shobuf [31]),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_shobuf[31] .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_shobuf[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N2
fiftyfivenm_lcell_comb \i_ufm_spi|spi_miso~1 (
// Equation(s):
// \i_ufm_spi|spi_miso~1_combout  = (\i_ufm_spi|spi_miso~0_combout  & ((\i_ufm_spi|spi_shobuf [31]))) # (!\i_ufm_spi|spi_miso~0_combout  & (\i_ufm_spi|spi_miso~q ))

	.dataa(gnd),
	.datab(\i_ufm_spi|spi_miso~q ),
	.datac(\i_ufm_spi|spi_miso~0_combout ),
	.datad(\i_ufm_spi|spi_shobuf [31]),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_miso~1_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_miso~1 .lut_mask = 16'hFC0C;
defparam \i_ufm_spi|spi_miso~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N20
fiftyfivenm_lcell_comb \i_ufm_spi|spi_miso~feeder (
// Equation(s):
// \i_ufm_spi|spi_miso~feeder_combout  = \i_ufm_spi|spi_miso~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_ufm_spi|spi_miso~1_combout ),
	.cin(gnd),
	.combout(\i_ufm_spi|spi_miso~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i_ufm_spi|spi_miso~feeder .lut_mask = 16'hFF00;
defparam \i_ufm_spi|spi_miso~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N21
dffeas \i_ufm_spi|spi_miso (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\i_ufm_spi|spi_miso~feeder_combout ),
	.asdata(vcc),
	.clrn(ufm_rst_ff[3]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i_ufm_spi|spi_miso~q ),
	.prn(vcc));
// synopsys translate_off
defparam \i_ufm_spi|spi_miso .is_wysiwyg = "true";
defparam \i_ufm_spi|spi_miso .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N28
fiftyfivenm_lcell_comb \cntbyte~1 (
// Equation(s):
// \cntbyte~1_combout  = (cntbyte[3] & ((!cntbyte[1]) # (!\Equal2~0_combout )))

	.dataa(cntbyte[3]),
	.datab(gnd),
	.datac(\Equal2~0_combout ),
	.datad(cntbyte[1]),
	.cin(gnd),
	.combout(\cntbyte~1_combout ),
	.cout());
// synopsys translate_off
defparam \cntbyte~1 .lut_mask = 16'h0AAA;
defparam \cntbyte~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N25
dffeas spi0_npcs0_prelatch(
	.clk(\spi0_spck~input_o ),
	.d(gnd),
	.asdata(\ad_spi0_npcs0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0_npcs0_prelatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam spi0_npcs0_prelatch.is_wysiwyg = "true";
defparam spi0_npcs0_prelatch.power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y14_N29
dffeas \cntbyte[4] (
	.clk(!\spi0_spck~input_o ),
	.d(\cntbyte~1_combout ),
	.asdata(vcc),
	.clrn(!\spi0_npcs0_prelatch~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntbyte[4]),
	.prn(vcc));
// synopsys translate_off
defparam \cntbyte[4] .is_wysiwyg = "true";
defparam \cntbyte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N6
fiftyfivenm_lcell_comb \cntbyte~3 (
// Equation(s):
// \cntbyte~3_combout  = cntbyte[2] $ (!cntbyte[4])

	.dataa(cntbyte[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(cntbyte[4]),
	.cin(gnd),
	.combout(\cntbyte~3_combout ),
	.cout());
// synopsys translate_off
defparam \cntbyte~3 .lut_mask = 16'hAA55;
defparam \cntbyte~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N7
dffeas \cntbyte[0] (
	.clk(!\spi0_spck~input_o ),
	.d(\cntbyte~3_combout ),
	.asdata(vcc),
	.clrn(!\spi0_npcs0_prelatch~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntbyte[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cntbyte[0] .is_wysiwyg = "true";
defparam \cntbyte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N18
fiftyfivenm_lcell_comb \cntbyte[1]~5 (
// Equation(s):
// \cntbyte[1]~5_combout  = !cntbyte[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cntbyte[0]),
	.cin(gnd),
	.combout(\cntbyte[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cntbyte[1]~5 .lut_mask = 16'h00FF;
defparam \cntbyte[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N19
dffeas \cntbyte[1] (
	.clk(!\spi0_spck~input_o ),
	.d(\cntbyte[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\spi0_npcs0_prelatch~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntbyte[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cntbyte[1] .is_wysiwyg = "true";
defparam \cntbyte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N14
fiftyfivenm_lcell_comb \cntbyte~2 (
// Equation(s):
// \cntbyte~2_combout  = (cntbyte[2] & ((!cntbyte[1]) # (!\Equal2~0_combout )))

	.dataa(cntbyte[2]),
	.datab(gnd),
	.datac(\Equal2~0_combout ),
	.datad(cntbyte[1]),
	.cin(gnd),
	.combout(\cntbyte~2_combout ),
	.cout());
// synopsys translate_off
defparam \cntbyte~2 .lut_mask = 16'h0AAA;
defparam \cntbyte~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N15
dffeas \cntbyte[3] (
	.clk(!\spi0_spck~input_o ),
	.d(\cntbyte~2_combout ),
	.asdata(vcc),
	.clrn(!\spi0_npcs0_prelatch~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntbyte[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cntbyte[3] .is_wysiwyg = "true";
defparam \cntbyte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N8
fiftyfivenm_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (cntbyte[3] & (!cntbyte[4] & (cntbyte[2] & cntbyte[0])))

	.dataa(cntbyte[3]),
	.datab(cntbyte[4]),
	.datac(cntbyte[2]),
	.datad(cntbyte[0]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h2000;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N22
fiftyfivenm_lcell_comb \cntbyte~0 (
// Equation(s):
// \cntbyte~0_combout  = (!\Equal2~0_combout  & cntbyte[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal2~0_combout ),
	.datad(cntbyte[1]),
	.cin(gnd),
	.combout(\cntbyte~0_combout ),
	.cout());
// synopsys translate_off
defparam \cntbyte~0 .lut_mask = 16'h0F00;
defparam \cntbyte~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N23
dffeas \cntbyte[2] (
	.clk(!\spi0_spck~input_o ),
	.d(\cntbyte~0_combout ),
	.asdata(vcc),
	.clrn(!\spi0_npcs0_prelatch~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntbyte[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cntbyte[2] .is_wysiwyg = "true";
defparam \cntbyte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N16
fiftyfivenm_lcell_comb \spi0_miso_ver~0 (
// Equation(s):
// \spi0_miso_ver~0_combout  = (cntbyte[3] & ((cntbyte[0] & ((!cntbyte[1]))) # (!cntbyte[0] & (!cntbyte[4] & cntbyte[1]))))

	.dataa(cntbyte[0]),
	.datab(cntbyte[4]),
	.datac(cntbyte[3]),
	.datad(cntbyte[1]),
	.cin(gnd),
	.combout(\spi0_miso_ver~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi0_miso_ver~0 .lut_mask = 16'h10A0;
defparam \spi0_miso_ver~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N12
fiftyfivenm_lcell_comb \spi0_miso_ver~1 (
// Equation(s):
// \spi0_miso_ver~1_combout  = (cntbyte[2] & \spi0_miso_ver~0_combout )

	.dataa(cntbyte[2]),
	.datab(gnd),
	.datac(\spi0_miso_ver~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\spi0_miso_ver~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi0_miso_ver~1 .lut_mask = 16'hA0A0;
defparam \spi0_miso_ver~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N30
fiftyfivenm_lcell_comb \always10~0 (
// Equation(s):
// \always10~0_combout  = (!cntbyte[3] & (!\spi0_npcs0_prelatch~q  & (!cntbyte[4] & !cntbyte[2])))

	.dataa(cntbyte[3]),
	.datab(\spi0_npcs0_prelatch~q ),
	.datac(cntbyte[4]),
	.datad(cntbyte[2]),
	.cin(gnd),
	.combout(\always10~0_combout ),
	.cout());
// synopsys translate_off
defparam \always10~0 .lut_mask = 16'h0001;
defparam \always10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N4
fiftyfivenm_lcell_comb \always10~1 (
// Equation(s):
// \always10~1_combout  = (!cntbyte[0] & (\always10~0_combout  & !cntbyte[1]))

	.dataa(cntbyte[0]),
	.datab(gnd),
	.datac(\always10~0_combout ),
	.datad(cntbyte[1]),
	.cin(gnd),
	.combout(\always10~1_combout ),
	.cout());
// synopsys translate_off
defparam \always10~1 .lut_mask = 16'h0050;
defparam \always10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N0
fiftyfivenm_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = (\Equal2~0_combout  & !cntbyte[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal2~0_combout ),
	.datad(cntbyte[1]),
	.cin(gnd),
	.combout(\comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb~0 .lut_mask = 16'h00F0;
defparam \comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N10
fiftyfivenm_lcell_comb addr_check(
// Equation(s):
// \addr_check~combout  = (!\comb~0_combout  & ((\always10~1_combout ) # (\addr_check~combout )))

	.dataa(\always10~1_combout ),
	.datab(gnd),
	.datac(\comb~0_combout ),
	.datad(\addr_check~combout ),
	.cin(gnd),
	.combout(\addr_check~combout ),
	.cout());
// synopsys translate_off
defparam addr_check.lut_mask = 16'h0F0A;
defparam addr_check.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y15_N16
fiftyfivenm_lcell_comb \spi0_mosi_prelatch~feeder (
// Equation(s):
// \spi0_mosi_prelatch~feeder_combout  = \ad_spi0_mosi~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ad_spi0_mosi~0_combout ),
	.cin(gnd),
	.combout(\spi0_mosi_prelatch~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi0_mosi_prelatch~feeder .lut_mask = 16'hFF00;
defparam \spi0_mosi_prelatch~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y15_N17
dffeas spi0_mosi_prelatch(
	.clk(\spi0_spck~input_o ),
	.d(\spi0_mosi_prelatch~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi0_mosi_prelatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam spi0_mosi_prelatch.is_wysiwyg = "true";
defparam spi0_mosi_prelatch.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N18
fiftyfivenm_lcell_comb \cntbit~2 (
// Equation(s):
// \cntbit~2_combout  = (\addr_check~combout  & (\spi0_mosi_prelatch~q  & !cntbit[0]))

	.dataa(\addr_check~combout ),
	.datab(gnd),
	.datac(\spi0_mosi_prelatch~q ),
	.datad(cntbit[0]),
	.cin(gnd),
	.combout(\cntbit~2_combout ),
	.cout());
// synopsys translate_off
defparam \cntbit~2 .lut_mask = 16'h00A0;
defparam \cntbit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N19
dffeas \cntbit[1] (
	.clk(!\spi0_spck~input_o ),
	.d(\cntbit~2_combout ),
	.asdata(vcc),
	.clrn(!\spi0_npcs0_prelatch~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntbit[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cntbit[1] .is_wysiwyg = "true";
defparam \cntbit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N30
fiftyfivenm_lcell_comb \cntbit~0 (
// Equation(s):
// \cntbit~0_combout  = (\addr_check~combout  & (cntbit[1] & (\spi0_mosi_prelatch~q  & \Equal1~0_combout )))

	.dataa(\addr_check~combout ),
	.datab(cntbit[1]),
	.datac(\spi0_mosi_prelatch~q ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\cntbit~0_combout ),
	.cout());
// synopsys translate_off
defparam \cntbit~0 .lut_mask = 16'h8000;
defparam \cntbit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N31
dffeas \cntbit[2] (
	.clk(!\spi0_spck~input_o ),
	.d(\cntbit~0_combout ),
	.asdata(vcc),
	.clrn(!\spi0_npcs0_prelatch~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntbit[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cntbit[2] .is_wysiwyg = "true";
defparam \cntbit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N28
fiftyfivenm_lcell_comb \cntbit~1 (
// Equation(s):
// \cntbit~1_combout  = (cntbit[2] & (\spi0_mosi_prelatch~q  & \addr_check~combout ))

	.dataa(cntbit[2]),
	.datab(\spi0_mosi_prelatch~q ),
	.datac(gnd),
	.datad(\addr_check~combout ),
	.cin(gnd),
	.combout(\cntbit~1_combout ),
	.cout());
// synopsys translate_off
defparam \cntbit~1 .lut_mask = 16'h8800;
defparam \cntbit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N29
dffeas \cntbit[3] (
	.clk(!\spi0_spck~input_o ),
	.d(\cntbit~1_combout ),
	.asdata(vcc),
	.clrn(!\spi0_npcs0_prelatch~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntbit[3]),
	.prn(vcc));
// synopsys translate_off
defparam \cntbit[3] .is_wysiwyg = "true";
defparam \cntbit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N12
fiftyfivenm_lcell_comb \cntbit~3 (
// Equation(s):
// \cntbit~3_combout  = (\spi0_mosi_prelatch~q  & (\addr_check~combout  & (cntbit[2] $ (!cntbit[3]))))

	.dataa(cntbit[2]),
	.datab(cntbit[3]),
	.datac(\spi0_mosi_prelatch~q ),
	.datad(\addr_check~combout ),
	.cin(gnd),
	.combout(\cntbit~3_combout ),
	.cout());
// synopsys translate_off
defparam \cntbit~3 .lut_mask = 16'h9000;
defparam \cntbit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y14_N13
dffeas \cntbit[0] (
	.clk(!\spi0_spck~input_o ),
	.d(\cntbit~3_combout ),
	.asdata(vcc),
	.clrn(!\spi0_npcs0_prelatch~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cntbit[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cntbit[0] .is_wysiwyg = "true";
defparam \cntbit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y14_N6
fiftyfivenm_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (((cntbit[2]) # (!cntbit[3])) # (!cntbit[1])) # (!cntbit[0])

	.dataa(cntbit[0]),
	.datab(cntbit[1]),
	.datac(cntbit[2]),
	.datad(cntbit[3]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'hF7FF;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N10
fiftyfivenm_lcell_comb \data_start~0 (
// Equation(s):
// \data_start~0_combout  = (\Equal1~0_combout  & (\data_start~q  & ((!cntbyte[1]) # (!\Equal2~0_combout )))) # (!\Equal1~0_combout  & (((!cntbyte[1])) # (!\Equal2~0_combout )))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\data_start~q ),
	.datad(cntbyte[1]),
	.cin(gnd),
	.combout(\data_start~0_combout ),
	.cout());
// synopsys translate_off
defparam \data_start~0 .lut_mask = 16'h31F5;
defparam \data_start~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y14_N11
dffeas data_start(
	.clk(!\spi0_spck~input_o ),
	.d(\data_start~0_combout ),
	.asdata(vcc),
	.clrn(!\spi0_npcs0_prelatch~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\data_start~q ),
	.prn(vcc));
// synopsys translate_off
defparam data_start.is_wysiwyg = "true";
defparam data_start.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N26
fiftyfivenm_lcell_comb spi0_miso_ver(
// Equation(s):
// \spi0_miso_ver~combout  = (\data_start~q  & (\spi0_miso_ver~1_combout )) # (!\data_start~q  & ((\spi0_miso_ver~combout )))

	.dataa(\spi0_miso_ver~1_combout ),
	.datab(gnd),
	.datac(\spi0_miso_ver~combout ),
	.datad(\data_start~q ),
	.cin(gnd),
	.combout(\spi0_miso_ver~combout ),
	.cout());
// synopsys translate_off
defparam spi0_miso_ver.lut_mask = 16'hAAF0;
defparam spi0_miso_ver.sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
fiftyfivenm_io_ibuf \ad_spi_sdio~input (
	.i(ad_spi_sdio),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ad_spi_sdio~input_o ));
// synopsys translate_off
defparam \ad_spi_sdio~input .bus_hold = "false";
defparam \ad_spi_sdio~input .listen_to_nsleep_signal = "false";
defparam \ad_spi_sdio~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N24
fiftyfivenm_lcell_comb \spi0_miso~0 (
// Equation(s):
// \spi0_miso~0_combout  = (!\prog_en~input_o  & ((\data_start~q  & (\spi0_miso_ver~combout )) # (!\data_start~q  & ((\ad_spi_sdio~input_o )))))

	.dataa(\spi0_miso_ver~combout ),
	.datab(\prog_en~input_o ),
	.datac(\ad_spi_sdio~input_o ),
	.datad(\data_start~q ),
	.cin(gnd),
	.combout(\spi0_miso~0_combout ),
	.cout());
// synopsys translate_off
defparam \spi0_miso~0 .lut_mask = 16'h2230;
defparam \spi0_miso~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y14_N20
fiftyfivenm_lcell_comb \spi0_miso~1 (
// Equation(s):
// \spi0_miso~1_combout  = (\spi0_miso~0_combout ) # ((\prog_en~input_o  & \i_ufm_spi|spi_miso~q ))

	.dataa(gnd),
	.datab(\prog_en~input_o ),
	.datac(\i_ufm_spi|spi_miso~q ),
	.datad(\spi0_miso~0_combout ),
	.cin(gnd),
	.combout(\spi0_miso~1_combout ),
	.cout());
// synopsys translate_off
defparam \spi0_miso~1 .lut_mask = 16'hFFC0;
defparam \spi0_miso~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X14_Y17_N1
fiftyfivenm_io_ibuf \ts_clk~input (
	.i(ts_clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ts_clk~input_o ));
// synopsys translate_off
defparam \ts_clk~input .bus_hold = "false";
defparam \ts_clk~input .listen_to_nsleep_signal = "false";
defparam \ts_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y13_N4
fiftyfivenm_lcell_comb \spi5_gen.i_bypass|spi5_spck~feeder (
// Equation(s):
// \spi5_gen.i_bypass|spi5_spck~feeder_combout  = \ts_clk~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ts_clk~input_o ),
	.cin(gnd),
	.combout(\spi5_gen.i_bypass|spi5_spck~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi5_gen.i_bypass|spi5_spck~feeder .lut_mask = 16'hFF00;
defparam \spi5_gen.i_bypass|spi5_spck~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y13_N5
dffeas \spi5_gen.i_bypass|spi5_spck (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\spi5_gen.i_bypass|spi5_spck~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi5_gen.i_bypass|spi5_spck~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi5_gen.i_bypass|spi5_spck .is_wysiwyg = "true";
defparam \spi5_gen.i_bypass|spi5_spck .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y17_N15
fiftyfivenm_io_ibuf \ts_valid~input (
	.i(ts_valid),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ts_valid~input_o ));
// synopsys translate_off
defparam \ts_valid~input .bus_hold = "false";
defparam \ts_valid~input .listen_to_nsleep_signal = "false";
defparam \ts_valid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y2_N12
fiftyfivenm_lcell_comb \spi5_gen.i_bypass|spi5_npcs0~feeder (
// Equation(s):
// \spi5_gen.i_bypass|spi5_npcs0~feeder_combout  = \ts_valid~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ts_valid~input_o ),
	.cin(gnd),
	.combout(\spi5_gen.i_bypass|spi5_npcs0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi5_gen.i_bypass|spi5_npcs0~feeder .lut_mask = 16'hFF00;
defparam \spi5_gen.i_bypass|spi5_npcs0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y2_N13
dffeas \spi5_gen.i_bypass|spi5_npcs0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\spi5_gen.i_bypass|spi5_npcs0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi5_gen.i_bypass|spi5_npcs0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi5_gen.i_bypass|spi5_npcs0 .is_wysiwyg = "true";
defparam \spi5_gen.i_bypass|spi5_npcs0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y17_N22
fiftyfivenm_io_ibuf \ts_d0~input (
	.i(ts_d0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ts_d0~input_o ));
// synopsys translate_off
defparam \ts_d0~input .bus_hold = "false";
defparam \ts_d0~input .listen_to_nsleep_signal = "false";
defparam \ts_d0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X4_Y5_N20
fiftyfivenm_lcell_comb \spi5_gen.i_bypass|spi5_mosi~feeder (
// Equation(s):
// \spi5_gen.i_bypass|spi5_mosi~feeder_combout  = \ts_d0~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ts_d0~input_o ),
	.cin(gnd),
	.combout(\spi5_gen.i_bypass|spi5_mosi~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \spi5_gen.i_bypass|spi5_mosi~feeder .lut_mask = 16'hFF00;
defparam \spi5_gen.i_bypass|spi5_mosi~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y5_N21
dffeas \spi5_gen.i_bypass|spi5_mosi (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\spi5_gen.i_bypass|spi5_mosi~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\spi5_gen.i_bypass|spi5_mosi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \spi5_gen.i_bypass|spi5_mosi .is_wysiwyg = "true";
defparam \spi5_gen.i_bypass|spi5_mosi .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y7_N29
fiftyfivenm_io_ibuf \tp_50~input (
	.i(tp_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\tp_50~input_o ));
// synopsys translate_off
defparam \tp_50~input .bus_hold = "false";
defparam \tp_50~input .listen_to_nsleep_signal = "false";
defparam \tp_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N22
fiftyfivenm_io_ibuf \resync_n~input (
	.i(resync_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\resync_n~input_o ));
// synopsys translate_off
defparam \resync_n~input .bus_hold = "false";
defparam \resync_n~input .listen_to_nsleep_signal = "false";
defparam \resync_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X2_Y2_N18
fiftyfivenm_lcell_comb \led_wifi~0 (
// Equation(s):
// \led_wifi~0_combout  = (!\tp_50~input_o  & ((!\resync_n~input_o ) # (!\ts_valid~input_o )))

	.dataa(gnd),
	.datab(\ts_valid~input_o ),
	.datac(\tp_50~input_o ),
	.datad(\resync_n~input_o ),
	.cin(gnd),
	.combout(\led_wifi~0_combout ),
	.cout());
// synopsys translate_off
defparam \led_wifi~0 .lut_mask = 16'h030F;
defparam \led_wifi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X18_Y11_N1
fiftyfivenm_io_ibuf \gpio3~input (
	.i(gpio3),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\gpio3~input_o ));
// synopsys translate_off
defparam \gpio3~input .bus_hold = "false";
defparam \gpio3~input .listen_to_nsleep_signal = "false";
defparam \gpio3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y11_N15
fiftyfivenm_io_ibuf \gpio2~input (
	.i(gpio2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\gpio2~input_o ));
// synopsys translate_off
defparam \gpio2~input .bus_hold = "false";
defparam \gpio2~input .listen_to_nsleep_signal = "false";
defparam \gpio2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y6_N22
fiftyfivenm_io_ibuf \xout_sms4470_m~input (
	.i(xout_sms4470_m),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\xout_sms4470_m~input_o ));
// synopsys translate_off
defparam \xout_sms4470_m~input .bus_hold = "false";
defparam \xout_sms4470_m~input .listen_to_nsleep_signal = "false";
defparam \xout_sms4470_m~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y17_N1
fiftyfivenm_io_ibuf \ts_sync~input (
	.i(ts_sync),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ts_sync~input_o ));
// synopsys translate_off
defparam \ts_sync~input .bus_hold = "false";
defparam \ts_sync~input .listen_to_nsleep_signal = "false";
defparam \ts_sync~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y17_N29
fiftyfivenm_io_ibuf \cnt_in[0]~input (
	.i(cnt_in[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cnt_in[0]~input_o ));
// synopsys translate_off
defparam \cnt_in[0]~input .bus_hold = "false";
defparam \cnt_in[0]~input .listen_to_nsleep_signal = "false";
defparam \cnt_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N29
fiftyfivenm_io_ibuf \cnt_in[1]~input (
	.i(cnt_in[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cnt_in[1]~input_o ));
// synopsys translate_off
defparam \cnt_in[1]~input .bus_hold = "false";
defparam \cnt_in[1]~input .listen_to_nsleep_signal = "false";
defparam \cnt_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
fiftyfivenm_io_ibuf \cnt_in[2]~input (
	.i(cnt_in[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cnt_in[2]~input_o ));
// synopsys translate_off
defparam \cnt_in[2]~input .bus_hold = "false";
defparam \cnt_in[2]~input .listen_to_nsleep_signal = "false";
defparam \cnt_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y17_N15
fiftyfivenm_io_ibuf \cnt_in[3]~input (
	.i(cnt_in[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cnt_in[3]~input_o ));
// synopsys translate_off
defparam \cnt_in[3]~input .bus_hold = "false";
defparam \cnt_in[3]~input .listen_to_nsleep_signal = "false";
defparam \cnt_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N15
fiftyfivenm_io_ibuf \cnt_in[4]~input (
	.i(cnt_in[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cnt_in[4]~input_o ));
// synopsys translate_off
defparam \cnt_in[4]~input .bus_hold = "false";
defparam \cnt_in[4]~input .listen_to_nsleep_signal = "false";
defparam \cnt_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
fiftyfivenm_io_ibuf \cnt_in[5]~input (
	.i(cnt_in[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cnt_in[5]~input_o ));
// synopsys translate_off
defparam \cnt_in[5]~input .bus_hold = "false";
defparam \cnt_in[5]~input .listen_to_nsleep_signal = "false";
defparam \cnt_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
fiftyfivenm_io_ibuf \cnt_in[6]~input (
	.i(cnt_in[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cnt_in[6]~input_o ));
// synopsys translate_off
defparam \cnt_in[6]~input .bus_hold = "false";
defparam \cnt_in[6]~input .listen_to_nsleep_signal = "false";
defparam \cnt_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
fiftyfivenm_io_ibuf \cnt_in[7]~input (
	.i(cnt_in[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\cnt_in[7]~input_o ));
// synopsys translate_off
defparam \cnt_in[7]~input .bus_hold = "false";
defparam \cnt_in[7]~input .listen_to_nsleep_signal = "false";
defparam \cnt_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
