# Reading pref.tcl
# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim "+firmware=/home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/sim/core/../../tests/programs/custom_FT/hello-world/hello-world.hex" -gui -debugdb tb_top_vopt -do "../questa/vsim.tcl" 
# Start time: 16:24:00 on Oct 22,2020
# Loading /tmp/elia.ribaldone@vlsi21_dpi_29670/linux_x86_64_gcc-5.3.0/export_tramp.so
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.cv32e40p_tb_wrapper(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.cv32e40p_pkg(fast)
# Loading work.cv32e40p_apu_core_pkg(fast)
# Loading work.cv32e40p_core(fast)
# Loading work.cv32e40p_sleep_unit(fast)
# Loading work.cv32e40p_clock_gate(fast)
# Loading work.cv32e40p_if_stage(fast)
# Loading work.cv32e40p_prefetch_buffer(fast)
# Loading work.cv32e40p_prefetch_controller(fast)
# Loading work.cv32e40p_fifo(fast)
# Loading work.cv32e40p_obi_interface(fast)
# Loading work.cv32e40p_aligner(fast)
# Loading work.cv32e40p_compressed_decoder(fast)
# Loading work.cv32e40p_id_stage(fast)
# Loading work.cv32e40p_register_file(fast)
# Loading work.cv32e40p_decoder(fast)
# Loading work.cv32e40p_controller(fast)
# Loading work.cv32e40p_int_controller(fast)
# Loading work.cv32e40p_hwloop_regs(fast)
# Loading work.cv32e40p_ex_stage(fast)
# Loading work.cv32e40p_alu(fast)
# Loading work.cv32e40p_popcnt(fast)
# Loading work.cv32e40p_ff_one(fast)
# Loading work.cv32e40p_alu_div(fast)
# Loading work.cv32e40p_mult(fast)
# Loading work.cv32e40p_load_store_unit(fast)
# Loading work.cv32e40p_obi_interface(fast__1)
# Loading work.cv32e40p_cs_registers(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.mm_ram(fast)
# Loading work.dp_ram(fast)
# Loading work.perturbation_defines(fast)
# Loading work.riscv_rvalid_stall(fast)
# Loading work.riscv_gnt_stall(fast)
# Loading work.riscv_random_interrupt_generator_sv_unit(fast)
# Loading work.riscv_random_interrupt_generator(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 'irq_i'. The port definition is at: /home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_core.sv(87).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i File: /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (6) for port 'irq_id_o'. The port definition is at: /home/thesis/elia.ribaldone/Desktop/core-v-verif/core-v-cores/cv32e40p/rtl/cv32e40p_core.sv(89).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/cv32e40p_core_i File: /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 77
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (34) for port 'instr_addr_i'. The port definition is at: /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/mm_ram.sv(36).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/ram_i File: /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 136
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'irq_o'. The port definition is at: /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/mm_ram.sv(52).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/cv32e40p_tb_wrapper_i/ram_i File: /home/thesis/elia.ribaldone/Desktop/core-v-verif/cv32/tb/core/cv32e40p_tb_wrapper.sv Line: 136
# Compiling /tmp/elia.ribaldone@vlsi21_dpi_29670/linux_x86_64_gcc-5.3.0/exportwrapper.c
# Loading /tmp/elia.ribaldone@vlsi21_dpi_29670/linux_x86_64_gcc-5.3.0/vsim_auto_compile.so
# Loading /software/europractice-release-2019/mentor/questa10.7c/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ../questa/vsim.tcl
# invalid command name "../questa/vsim.tcl"
