# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab9Dummy2.srcs/sources_1/new/AU.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab4/Lab4.srcs/sources_1/new/Decoder_2_to_4.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab4/Lab4.srcs/sources_1/new/Decoder_3_to_8.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/FA.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Ins_Decoder.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/imports/new/LUT_16_7.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/new/Mux_2_to_1_3Bit.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/new/Mux_2_to_1_4Bit.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Mux_8_to_1.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/new/Mux_8way_4bit.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/new/Nanoprocessor.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/new/PC_3Bit.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/new/Program_ROM_LUT_8_12.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/new/RCA_3.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab3/Lab3.srcs/sources_1/new/RCA_4.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab6/Lab6.srcs/sources_1/new/Reg.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/imports/From Chinthani/Reg_Bank.vhd" \
"../../../../Lab9Dummy2.srcs/sources_1/imports/UOM_CS1050/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd" \
"../../../../Lab9Dummy2.srcs/sim_1/new/Nanoprocessor_TB.vhd" \

# Do not sort compile order
nosort
