Analysis & Synthesis report for DE1_SOC_D8M_RTL
Wed Dec 05 14:13:59 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Dec 05 14:13:58 2018           ;
; Quartus Prime Version       ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name               ; DE1_SOC_D8M_RTL                             ;
; Top-level Entity Name       ; DE1_SOC_D8M_RTL                             ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; DE1_SOC_D8M_RTL    ; DE1_SOC_D8M_RTL    ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Dec 05 14:13:28 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_RTL -c DE1_SOC_D8M_RTL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/video_pll_bb.v
    Info (12023): Found entity 1: VIDEO_PLL File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/VIDEO_PLL_bb.v Line: 35
Error (10228): Verilog HDL error at VIDEO_PLL.v(40): module "VIDEO_PLL" cannot be declared more than once File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/VIDEO_PLL.v Line: 40
Info (10499): HDL info at VIDEO_PLL_bb.v(35): see declaration for object "VIDEO_PLL" File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/VIDEO_PLL_bb.v Line: 35
Info (12021): Found 0 design units, including 0 entities, in source file v/video_pll.v
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8 File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/SEG7_LUT_8.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/SEG7_LUT.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll_bb.v
    Info (12023): Found entity 1: sdram_pll File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/sdram_pll_bb.v Line: 35
Error (10228): Verilog HDL error at sdram_pll.v(40): module "sdram_pll" cannot be declared more than once File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/sdram_pll.v Line: 40
Info (10499): HDL info at sdram_pll_bb.v(35): see declaration for object "sdram_pll" File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/sdram_pll_bb.v Line: 35
Info (12021): Found 0 design units, including 0 entities, in source file v/sdram_pll.v
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: RESET_DELAY File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/RESET_DELAY.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file v/pll_test_bb.v
    Info (12023): Found entity 1: pll_test File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/pll_test_bb.v Line: 35
Error (10228): Verilog HDL error at pll_test.v(40): module "pll_test" cannot be declared more than once File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/pll_test.v Line: 40
Info (10499): HDL info at pll_test_bb.v(35): see declaration for object "pll_test" File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/pll_test_bb.v Line: 35
Info (12021): Found 0 design units, including 0 entities, in source file v/pll_test.v
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v
    Info (12023): Found entity 1: I2C_WRITE_WDATA File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/I2C_WRITE_WDATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v
    Info (12023): Found entity 1: I2C_WRITE_PTR File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/I2C_WRITE_PTR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v
    Info (12023): Found entity 1: I2C_RESET_DELAY File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/I2C_RESET_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_read_data.v
    Info (12023): Found entity 1: I2C_READ_DATA File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/I2C_READ_DATA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/fpsmonitor.v
    Info (12023): Found entity 1: FpsMonitor File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/FpsMonitor.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/d8m_lut.v
    Info (12023): Found entity 1: D8M_LUT File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/D8M_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/clockmem.v
    Info (12023): Found entity 1: CLOCKMEM File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/CLOCKMEM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/clock_delay.v
    Info (12023): Found entity 1: CLOCK_DELAY File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V/CLOCK_DELAY.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at VCM_I2C.v(287): ignored dangling comma in List of Port Connections File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Auto/VCM_I2C.v Line: 287
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_i2c.v
    Info (12023): Found entity 1: VCM_I2C File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Auto/VCM_I2C.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/vcm_ctrl_p.v
    Info (12023): Found entity 1: VCM_CTRL_P File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Auto/VCM_CTRL_P.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/modify_sync.v
    Info (12023): Found entity 1: MODIFY_SYNC File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Auto/MODIFY_SYNC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/lcd_counter.v
    Info (12023): Found entity 1: LCD_COUNTER File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Auto/LCD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/i2c_delay.v
    Info (12023): Found entity 1: I2C_DELAY File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Auto/I2C_DELAY.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/focus_adj.v
    Info (12023): Found entity 1: FOCUS_ADJ File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Auto/FOCUS_ADJ.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/f_vcm.v
    Info (12023): Found entity 1: F_VCM File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Auto/F_VCM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_sync_modify.v
    Info (12023): Found entity 1: AUTO_SYNC_MODIFY File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Auto/AUTO_SYNC_MODIFY.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_auto/auto_focus_on.v
    Info (12023): Found entity 1: AUTO_FOCUS_ON File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Auto/AUTO_FOCUS_ON.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/vga_rd_counter.v
    Info (12023): Found entity 1: VGA_RD_COUNTER File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_D8M/VGA_RD_COUNTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_j.v
    Info (12023): Found entity 1: RAW2RGB_J File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_D8M/RAW2RGB_J.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v
    Info (12023): Found entity 1: RAW_RGB_BIN File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_D8M/RAW_RGB_BIN.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/ram_read_counter.v
    Info (12023): Found entity 1: RAM_READ_COUNTER File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_D8M/RAM_READ_COUNTER.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/on_chip_fram.v
    Info (12023): Found entity 1: ON_CHIP_FRAM File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_D8M/ON_CHIP_FRAM.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(301): ignored dangling comma in List of Port Connections File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_D8M/MIPI_CAMERA_CONFIG.v Line: 301
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v
    Info (12023): Found entity 1: MIPI_CAMERA_CONFIG File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_D8M/MIPI_CAMERA_CONFIG.v Line: 1
Warning (10275): Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 358
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CONFIG File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_D8M/MIPI_BRIDGE_CONFIG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v
    Info (12023): Found entity 1: MIPI_BRIDGE_CAMERA_Config File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_D8M/MIPI_BRIDGE_CAMERA_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v
    Info (12023): Found entity 1: Line_Buffer_J File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_D8M/Line_Buffer_J.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v_d8m/int_line_bb.v
    Info (12023): Found entity 1: int_line File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_D8M/int_line_bb.v Line: 35
Error (10228): Verilog HDL error at int_line.v(40): module "int_line" cannot be declared more than once File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_D8M/int_line.v Line: 40
Info (10499): HDL info at int_line_bb.v(35): see declaration for object "int_line" File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_D8M/int_line_bb.v Line: 35
Info (12021): Found 0 design units, including 0 entities, in source file v_d8m/int_line.v
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_wr_fifo_bb.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Sdram_Control/Sdram_WR_FIFO_bb.v Line: 35
Error (10228): Verilog HDL error at Sdram_WR_FIFO.v(40): module "Sdram_WR_FIFO" cannot be declared more than once File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Sdram_Control/Sdram_WR_FIFO.v Line: 40
Info (10499): HDL info at Sdram_WR_FIFO_bb.v(35): see declaration for object "Sdram_WR_FIFO" File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Sdram_Control/Sdram_WR_FIFO_bb.v Line: 35
Info (12021): Found 0 design units, including 0 entities, in source file v_sdram_control/sdram_wr_fifo.v
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_rd_fifo_bb.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Sdram_Control/Sdram_RD_FIFO_bb.v Line: 35
Error (10228): Verilog HDL error at Sdram_RD_FIFO.v(40): module "Sdram_RD_FIFO" cannot be declared more than once File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Sdram_Control/Sdram_RD_FIFO.v Line: 40
Info (10499): HDL info at Sdram_RD_FIFO_bb.v(35): see declaration for object "Sdram_RD_FIFO" File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Sdram_Control/Sdram_RD_FIFO_bb.v Line: 35
Info (12021): Found 0 design units, including 0 entities, in source file v_sdram_control/sdram_rd_fifo.v
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Sdram_Control/Sdram_Control.v Line: 37
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Sdram_Control/sdr_data_path.v Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Sdram_Control/sdr_data_path.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Sdram_Control/control_interface.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v_sdram_control/command.v
    Info (12023): Found entity 1: command File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/V_Sdram_Control/command.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/VGA_Controller/VGA_Controller.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file filter.sv
    Info (12023): Found entity 1: Filter File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/Filter.sv Line: 4
    Info (12023): Found entity 2: Filter_testbench File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/Filter.sv Line: 117
Info (12021): Found 1 design units, including 1 entities, in source file color_mod.sv
    Info (12023): Found entity 1: color_mod File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/color_mod.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_d8m_rtl.v
    Info (12023): Found entity 1: DE1_SOC_D8M_RTL File: C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/DE1_SOC_D8M_RTL.v Line: 11
Info (144001): Generated suppressed messages file C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/DE1_SOC_D8M_RTL.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 5 warnings
    Error: Peak virtual memory: 4806 megabytes
    Error: Processing ended: Wed Dec 05 14:13:59 2018
    Error: Elapsed time: 00:00:31
    Error: Total CPU time (on all processors): 00:01:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Jonathan Do/Documents/GitHub/ECE371-Project/Final Project/DE1_SOC_D8M_RTL.map.smsg.


