# Digital Integrated Circuits For HLS
______________________________________

## Catapult High-Level Synthesis and Verification

[Catapult High-Level Synthesis and Verification](https://eda.sw.siemens.com/en-US/ic/catapult-high-level-synthesis/) 
program used for the synthesis of the hardware needed and its simulation.

## K-Means for HLS on Catapult

Build to run K-Means for a constant static number of k-centers, dimensions, and number of points. Written on C++ for HLS.

## RISC-V for HLS on Catapult

Build to run as a Tiny processor based on RISC-V architecture. Written on C++ for HLS.





