<stg><name>getParallelograms</name>


<trans_list>

<trans id="108" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="13" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %wp_superpoints_addr = getelementptr i32 %wp_superpoints, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1 %wp_superpoints_addr_2 = getelementptr i32 %wp_superpoints, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="8">
<![CDATA[
:2 %wp_superpoints_load = load i8 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="8">
<![CDATA[
:6 %wp_superpoints_load_1 = load i8 %wp_superpoints_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="8">
<![CDATA[
:2 %wp_superpoints_load = load i8 %wp_superpoints_addr

]]></Node>
<StgValue><ssdm name="wp_superpoints_load"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln878 = icmp_slt  i32 %wp_superpoints_load, i32 4272967196

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="8">
<![CDATA[
:6 %wp_superpoints_load_1 = load i8 %wp_superpoints_addr_2

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %icmp_ln878_14 = icmp_slt  i32 %wp_superpoints_load_1, i32 22000100

]]></Node>
<StgValue><ssdm name="icmp_ln878_14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4 %z1_min_V = select i1 %icmp_ln878, i32 4272967196, i32 %wp_superpoints_load

]]></Node>
<StgValue><ssdm name="z1_min_V"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="26" op_0_bw="32">
<![CDATA[
:5 %trunc_ln43 = trunc i32 %z1_min_V

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8 %z1_max_V = select i1 %icmp_ln878_14, i32 %wp_superpoints_load_1, i32 22000100

]]></Node>
<StgValue><ssdm name="z1_max_V"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="26" op_0_bw="32">
<![CDATA[
:9 %trunc_ln44 = trunc i32 %z1_max_V

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10 %icmp_ln886 = icmp_sgt  i32 %z1_min_V, i32 %z1_max_V

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
:11 %z1_max_V_1 = select i1 %icmp_ln886, i26 23000100, i26 %trunc_ln44

]]></Node>
<StgValue><ssdm name="z1_max_V_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="26">
<![CDATA[
:12 %sext_ln46 = sext i26 %z1_max_V_1

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
:13 %z1_min_V_1 = select i1 %icmp_ln886, i26 23000100, i26 %trunc_ln43

]]></Node>
<StgValue><ssdm name="z1_min_V_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="26">
<![CDATA[
:14 %sext_ln43 = sext i26 %z1_min_V_1

]]></Node>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:15 %br_ln59 = br void

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %i = phi i3 1, void, i3 %add_ln64, void %.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:1 %tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i, i5 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2 %or_ln61 = or i8 %tmp, i8 1

]]></Node>
<StgValue><ssdm name="or_ln61"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:3 %tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln61

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %wp_superpoints_addr_3 = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_3"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %or_ln62 = or i8 %tmp, i8 31

]]></Node>
<StgValue><ssdm name="or_ln62"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="56" op_2_bw="8">
<![CDATA[
:6 %tmp_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 0, i8 %or_ln62

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %wp_superpoints_addr_4 = getelementptr i32 %wp_superpoints, i64 0, i64 %tmp_24

]]></Node>
<StgValue><ssdm name="wp_superpoints_addr_4"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8 %icmp_ln59 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln59 = br i1 %icmp_ln59, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="8">
<![CDATA[
.split:2 %wp_superpoints_load_2 = load i8 %wp_superpoints_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_2"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="8">
<![CDATA[
.split:3 %wp_superpoints_load_3 = load i8 %wp_superpoints_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_3"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0">
<![CDATA[
:0 %ret_ln79 = ret

]]></Node>
<StgValue><ssdm name="ret_ln79"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="46" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:0 %add_ln64 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="8">
<![CDATA[
.split:2 %wp_superpoints_load_2 = load i8 %wp_superpoints_addr_3

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_2"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="8">
<![CDATA[
.split:3 %wp_superpoints_load_3 = load i8 %wp_superpoints_addr_4

]]></Node>
<StgValue><ssdm name="wp_superpoints_load_3"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split:8 %add_ln71 = add i3 %i, i3 7

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:4 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:5 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:6 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:7 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split:9 %tmp_25 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %add_ln71, i3 0

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="6">
<![CDATA[
.split:10 %zext_ln71 = zext i6 %tmp_25

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.split:11 %tmp_26 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %add_ln71, i1 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="4">
<![CDATA[
.split:12 %zext_ln71_1 = zext i4 %tmp_26

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:13 %sub_ln71 = sub i7 %zext_ln71, i7 %zext_ln71_1

]]></Node>
<StgValue><ssdm name="sub_ln71"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:25 %add_ln75 = add i7 %sub_ln71, i7 4

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="7">
<![CDATA[
.split:26 %zext_ln75 = zext i7 %add_ln75

]]></Node>
<StgValue><ssdm name="zext_ln75"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:27 %wp_parameters_addr_37 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln75

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_37"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:28 %add_ln76 = add i7 %sub_ln71, i7 5

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="7">
<![CDATA[
.split:29 %zext_ln76 = zext i7 %add_ln76

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:30 %wp_parameters_addr_38 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_38"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split:35 %store_ln75 = store i32 %sext_ln43, i7 %wp_parameters_addr_37

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split:36 %store_ln76 = store i32 %sext_ln46, i7 %wp_parameters_addr_38

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:4 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:5 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:6 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:7 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="71" st_id="8" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:4 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:5 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:6 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:7 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:4 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:5 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:6 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:7 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="79" st_id="10" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:4 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:5 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:6 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:7 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="83" st_id="11" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:4 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:5 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:6 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:7 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="87" st_id="12" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:4 %a_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:5 %b_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_3, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:6 %c_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln43, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="90" st_id="12" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="35">
<![CDATA[
.split:7 %d_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %sext_ln46, i32 %wp_superpoints_load_2, i3 1, i3 %add_ln64, i3 5, i35 %radiiDivisionList

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>

<operation id="91" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="7">
<![CDATA[
.split:14 %sext_ln71 = sext i7 %sub_ln71

]]></Node>
<StgValue><ssdm name="sext_ln71"/></StgValue>
</operation>

<operation id="92" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:15 %wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 %sext_ln71

]]></Node>
<StgValue><ssdm name="wp_parameters_addr"/></StgValue>
</operation>

<operation id="93" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:16 %or_ln72 = or i7 %sub_ln71, i7 1

]]></Node>
<StgValue><ssdm name="or_ln72"/></StgValue>
</operation>

<operation id="94" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="7">
<![CDATA[
.split:17 %sext_ln72 = sext i7 %or_ln72

]]></Node>
<StgValue><ssdm name="sext_ln72"/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:18 %wp_parameters_addr_34 = getelementptr i32 %wp_parameters, i64 0, i64 %sext_ln72

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_34"/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split:31 %store_ln71 = store i32 %a_V, i7 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split:32 %store_ln72 = store i32 %b_V, i7 %wp_parameters_addr_34

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:19 %add_ln73 = add i7 %sub_ln71, i7 2

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="7">
<![CDATA[
.split:20 %zext_ln73 = zext i7 %add_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:21 %wp_parameters_addr_35 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln73

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_35"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split:22 %add_ln74 = add i7 %sub_ln71, i7 3

]]></Node>
<StgValue><ssdm name="add_ln74"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="7">
<![CDATA[
.split:23 %zext_ln74 = zext i7 %add_ln74

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:24 %wp_parameters_addr_36 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_36"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split:33 %store_ln73 = store i32 %c_V, i7 %wp_parameters_addr_35

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
.split:34 %store_ln74 = store i32 %d_V, i7 %wp_parameters_addr_36

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.split:37 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
