INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/PCJump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCJump
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/PCNext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCNext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/RegisterHeap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterHeap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/SingleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/select32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Select32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/select5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Select5bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/single_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_sim
