\doxysection{FMC\+\_\+\+Bank4\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_m_c___bank4___type_def}{}\label{struct_f_m_c___bank4___type_def}\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}


Flexible Memory Controller Bank4.  




{\ttfamily \#include $<$stm32f429xx.\+h$>$}



Collaboration diagram for FMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=184pt]{struct_f_m_c___bank4___type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank4___type_def_a8e32753b3bf53f12290a16ce3439cb57}{PCR4}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank4___type_def_a665493ce6898bd71fb6122f4b52ce0d7}{SR4}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank4___type_def_a0360a569f25a4df252938828cd39cd4e}{PMEM4}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank4___type_def_aaf79bad7e7caaa40b5f830aa06f4c655}{PATT4}}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \mbox{\hyperlink{struct_f_m_c___bank4___type_def_a0febbe4cf989073ee8f5ec3ae2eab093}{PIO4}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Memory Controller Bank4. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_f_m_c___bank4___type_def_aaf79bad7e7caaa40b5f830aa06f4c655}\label{struct_f_m_c___bank4___type_def_aaf79bad7e7caaa40b5f830aa06f4c655} 
\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}!PATT4@{PATT4}}
\index{PATT4@{PATT4}!FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PATT4}{PATT4}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+PATT4}

PC Card Attribute memory space timing register 4, Address offset\+: 0x\+AC \Hypertarget{struct_f_m_c___bank4___type_def_a8e32753b3bf53f12290a16ce3439cb57}\label{struct_f_m_c___bank4___type_def_a8e32753b3bf53f12290a16ce3439cb57} 
\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}!PCR4@{PCR4}}
\index{PCR4@{PCR4}!FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCR4}{PCR4}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+PCR4}

PC Card control register 4, Address offset\+: 0x\+A0 \Hypertarget{struct_f_m_c___bank4___type_def_a0febbe4cf989073ee8f5ec3ae2eab093}\label{struct_f_m_c___bank4___type_def_a0febbe4cf989073ee8f5ec3ae2eab093} 
\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}!PIO4@{PIO4}}
\index{PIO4@{PIO4}!FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PIO4}{PIO4}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+PIO4}

PC Card I/O space timing register 4, Address offset\+: 0x\+B0 \Hypertarget{struct_f_m_c___bank4___type_def_a0360a569f25a4df252938828cd39cd4e}\label{struct_f_m_c___bank4___type_def_a0360a569f25a4df252938828cd39cd4e} 
\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}!PMEM4@{PMEM4}}
\index{PMEM4@{PMEM4}!FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PMEM4}{PMEM4}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+PMEM4}

PC Card Common memory space timing register 4, Address offset\+: 0x\+A8 \Hypertarget{struct_f_m_c___bank4___type_def_a665493ce6898bd71fb6122f4b52ce0d7}\label{struct_f_m_c___bank4___type_def_a665493ce6898bd71fb6122f4b52ce0d7} 
\index{FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}!SR4@{SR4}}
\index{SR4@{SR4}!FMC\_Bank4\_TypeDef@{FMC\_Bank4\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR4}{SR4}}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t FMC\+\_\+\+Bank4\+\_\+\+Type\+Def\+::\+SR4}

PC Card FIFO status and interrupt register 4, Address offset\+: 0x\+A4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\mbox{\hyperlink{stm32f429xx_8h}{stm32f429xx.\+h}}\end{DoxyCompactItemize}
