{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593631648681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593631648687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 01 14:27:28 2020 " "Processing started: Wed Jul 01 14:27:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593631648687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593631648687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoC -c SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoC -c SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593631648687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1593631649222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mymemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mymemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mymemory-SYN " "Found design unit 1: mymemory-SYN" {  } { { "VHDL/MyMemory.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658858 ""} { "Info" "ISGN_ENTITY_NAME" "1 MyMemory " "Found entity 1: MyMemory" {  } { { "VHDL/MyMemory.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mulcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mulcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MulCounter-MulCounterArch " "Found design unit 1: MulCounter-MulCounterArch" {  } { { "VHDL/MulCounter.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658860 ""} { "Info" "ISGN_ENTITY_NAME" "1 MulCounter " "Found entity 1: MulCounter" {  } { { "VHDL/MulCounter.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/periphericcircuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/periphericcircuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PeriphericCircuit-PeriphericCircuitArch " "Found design unit 1: PeriphericCircuit-PeriphericCircuitArch" {  } { { "VHDL/PeriphericCircuit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658862 ""} { "Info" "ISGN_ENTITY_NAME" "1 PeriphericCircuit " "Found entity 1: PeriphericCircuit" {  } { { "VHDL/PeriphericCircuit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/outputcontrolpackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/outputcontrolpackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputControlPackage " "Found design unit 1: OutputControlPackage" {  } { { "VHDL/OutputControlPackage.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658865 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 OutputControlPackage-body " "Found design unit 2: OutputControlPackage-body" {  } { { "VHDL/OutputControlPackage.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/singlepartialproduct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/singlepartialproduct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinglePartialProduct-SinglePartialProductArch " "Found design unit 1: SinglePartialProduct-SinglePartialProductArch" {  } { { "VHDL/SinglePartialProduct.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658867 ""} { "Info" "ISGN_ENTITY_NAME" "1 SinglePartialProduct " "Found entity 1: SinglePartialProduct" {  } { { "VHDL/SinglePartialProduct.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/multiplier32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/multiplier32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier32Bits-Multiplier32BitsArch " "Found design unit 1: Multiplier32Bits-Multiplier32BitsArch" {  } { { "VHDL/Multiplier32Bits.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658870 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier32Bits " "Found entity 1: Multiplier32Bits" {  } { { "VHDL/Multiplier32Bits.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/logicalshiftright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/logicalshiftright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalShiftRight-LogicalShiftRightArch " "Found design unit 1: LogicalShiftRight-LogicalShiftRightArch" {  } { { "VHDL/LogicalShiftRight.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658873 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalShiftRight " "Found entity 1: LogicalShiftRight" {  } { { "VHDL/LogicalShiftRight.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/leftshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/leftshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShift-LeftShiftArch " "Found design unit 1: LeftShift-LeftShiftArch" {  } { { "VHDL/LeftShift.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658875 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShift " "Found entity 1: LeftShift" {  } { { "VHDL/LeftShift.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/fullpartialproduct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/fullpartialproduct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullPartialProduct-FullPartialProductArch " "Found design unit 1: FullPartialProduct-FullPartialProductArch" {  } { { "VHDL/FullPartialProduct.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658877 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullPartialProduct " "Found entity 1: FullPartialProduct" {  } { { "VHDL/FullPartialProduct.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder32-CRAAdder32Arch " "Found design unit 1: CRAAdder32-CRAAdder32Arch" {  } { { "VHDL/CRAAdder32.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658880 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder32 " "Found entity 1: CRAAdder32" {  } { { "VHDL/CRAAdder32.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder30.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder30.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder30-CRAAdder30Arch " "Found design unit 1: CRAAdder30-CRAAdder30Arch" {  } { { "VHDL/CRAAdder30.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658882 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder30 " "Found entity 1: CRAAdder30" {  } { { "VHDL/CRAAdder30.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder26.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder26.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder26-CRAAdder26Arch " "Found design unit 1: CRAAdder26-CRAAdder26Arch" {  } { { "VHDL/CRAAdder26.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658884 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder26 " "Found entity 1: CRAAdder26" {  } { { "VHDL/CRAAdder26.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder22-CRAAdder22Arch " "Found design unit 1: CRAAdder22-CRAAdder22Arch" {  } { { "VHDL/CRAAdder22.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658886 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder22 " "Found entity 1: CRAAdder22" {  } { { "VHDL/CRAAdder22.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder18.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder18.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder18-CRAAdder18Arch " "Found design unit 1: CRAAdder18-CRAAdder18Arch" {  } { { "VHDL/CRAAdder18.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658888 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder18 " "Found entity 1: CRAAdder18" {  } { { "VHDL/CRAAdder18.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder14-CRAAdder14Arch " "Found design unit 1: CRAAdder14-CRAAdder14Arch" {  } { { "VHDL/CRAAdder14.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658890 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder14 " "Found entity 1: CRAAdder14" {  } { { "VHDL/CRAAdder14.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder10-CRAAdder10Arch " "Found design unit 1: CRAAdder10-CRAAdder10Arch" {  } { { "VHDL/CRAAdder10.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658892 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder10 " "Found entity 1: CRAAdder10" {  } { { "VHDL/CRAAdder10.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/craadder6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/craadder6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CRAAdder6-CRAAdder6Arch " "Found design unit 1: CRAAdder6-CRAAdder6Arch" {  } { { "VHDL/CRAAdder6.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658894 ""} { "Info" "ISGN_ENTITY_NAME" "1 CRAAdder6 " "Found entity 1: CRAAdder6" {  } { { "VHDL/CRAAdder6.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/boothdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/boothdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BoothDecoder-BoothDecoderArch " "Found design unit 1: BoothDecoder-BoothDecoderArch" {  } { { "VHDL/BoothDecoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658896 ""} { "Info" "ISGN_ENTITY_NAME" "1 BoothDecoder " "Found entity 1: BoothDecoder" {  } { { "VHDL/BoothDecoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/blockxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/blockxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BlockXor-BlockXorArch " "Found design unit 1: BlockXor-BlockXorArch" {  } { { "VHDL/BlockXor.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658898 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockXor " "Found entity 1: BlockXor" {  } { { "VHDL/BlockXor.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/blockor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/blockor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BlockOr-BlockOrArch " "Found design unit 1: BlockOr-BlockOrArch" {  } { { "VHDL/BlockOr.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658900 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockOr " "Found entity 1: BlockOr" {  } { { "VHDL/BlockOr.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/blockand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/blockand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BlockAnd-BlockAndArch " "Found design unit 1: BlockAnd-BlockAndArch" {  } { { "VHDL/BlockAnd.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658902 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlockAnd " "Found entity 1: BlockAnd" {  } { { "VHDL/BlockAnd.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/arithmeticshiftright.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/arithmeticshiftright.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticShiftRight-ArithmeticShiftRightArch " "Found design unit 1: ArithmeticShiftRight-ArithmeticShiftRightArch" {  } { { "VHDL/ArithmeticShiftRight.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658904 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticShiftRight " "Found entity 1: ArithmeticShiftRight" {  } { { "VHDL/ArithmeticShiftRight.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu-AluArch " "Found design unit 1: Alu-AluArch" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658908 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/mar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/mar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mar-MarArch " "Found design unit 1: Mar-MarArch" {  } { { "VHDL/MAR.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658910 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mar " "Found entity 1: Mar" {  } { { "VHDL/MAR.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-CounterArch " "Found design unit 1: Counter-CounterArch" {  } { { "VHDL/Counter.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658913 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "VHDL/Counter.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/word.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/word.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Word-WordArch " "Found design unit 1: Word-WordArch" {  } { { "VHDL/Word.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658915 ""} { "Info" "ISGN_ENTITY_NAME" "1 Word " "Found entity 1: Word" {  } { { "VHDL/Word.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/sp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/sp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sp-SpArch " "Found design unit 1: Sp-SpArch" {  } { { "VHDL/Sp.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658917 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sp " "Found entity 1: Sp" {  } { { "VHDL/Sp.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/registerspackage.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vhdl/registerspackage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistersPackage " "Found design unit 1: RegistersPackage" {  } { { "VHDL/RegistersPackage.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658919 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 RegistersPackage-body " "Found design unit 2: RegistersPackage-body" {  } { { "VHDL/RegistersPackage.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/registersblock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/registersblock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistersBlock-RegistersBlockArch " "Found design unit 1: RegistersBlock-RegistersBlockArch" {  } { { "VHDL/RegistersBlock.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658921 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistersBlock " "Found entity 1: RegistersBlock" {  } { { "VHDL/RegistersBlock.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers-RegistersArch " "Found design unit 1: Registers-RegistersArch" {  } { { "VHDL/Registers.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658923 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers " "Found entity 1: Registers" {  } { { "VHDL/Registers.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-PCArch " "Found design unit 1: PC-PCArch" {  } { { "VHDL/PC.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658926 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "VHDL/PC.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/outputmanager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/outputmanager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutputManager-OutputManagerArch " "Found design unit 1: OutputManager-OutputManagerArch" {  } { { "VHDL/OutputManager.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658929 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutputManager " "Found entity 1: OutputManager" {  } { { "VHDL/OutputManager.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ir-IrArch " "Found design unit 1: Ir-IrArch" {  } { { "VHDL/Ir.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658931 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ir " "Found entity 1: Ir" {  } { { "VHDL/Ir.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/inputmanager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/inputmanager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InputManager-InputManagerArch " "Found design unit 1: InputManager-InputManagerArch" {  } { { "VHDL/InputManager.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658933 ""} { "Info" "ISGN_ENTITY_NAME" "1 InputManager " "Found entity 1: InputManager" {  } { { "VHDL/InputManager.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/csr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/csr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSR-CSRArch " "Found design unit 1: CSR-CSRArch" {  } { { "VHDL/CSR.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658936 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSR " "Found entity 1: CSR" {  } { { "VHDL/CSR.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-ControlUnitArch " "Found design unit 1: ControlUnit-ControlUnitArch" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658941 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/soc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/soc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SoC-SoCArch " "Found design unit 1: SoC-SoCArch" {  } { { "VHDL/SoC.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658943 ""} { "Info" "ISGN_ENTITY_NAME" "1 SoC " "Found entity 1: SoC" {  } { { "VHDL/SoC.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/riscv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/riscv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RiscV-RiscVArch " "Found design unit 1: RiscV-RiscVArch" {  } { { "VHDL/RiscV.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658949 ""} { "Info" "ISGN_ENTITY_NAME" "1 RiscV " "Found entity 1: RiscV" {  } { { "VHDL/RiscV.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testprotocol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testprotocol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestProtocol-TestProtocolArch " "Found design unit 1: TestProtocol-TestProtocolArch" {  } { { "VHDL/TestProtocol.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658951 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestProtocol " "Found entity 1: TestProtocol" {  } { { "VHDL/TestProtocol.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/TestProtocol.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631658951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631658951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SoC " "Elaborating entity \"SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1593631659191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RiscV RiscV:CpuRiscV " "Elaborating entity \"RiscV\" for hierarchy \"RiscV:CpuRiscV\"" {  } { { "VHDL/SoC.vhd" "CpuRiscV" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit RiscV:CpuRiscV\|ControlUnit:Control " "Elaborating entity \"ControlUnit\" for hierarchy \"RiscV:CpuRiscV\|ControlUnit:Control\"" {  } { { "VHDL/RiscV.vhd" "Control" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registers RiscV:CpuRiscV\|Registers:Rpg " "Elaborating entity \"Registers\" for hierarchy \"RiscV:CpuRiscV\|Registers:Rpg\"" {  } { { "VHDL/RiscV.vhd" "Rpg" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputManager RiscV:CpuRiscV\|Registers:Rpg\|InputManager:IManager " "Elaborating entity \"InputManager\" for hierarchy \"RiscV:CpuRiscV\|Registers:Rpg\|InputManager:IManager\"" {  } { { "VHDL/Registers.vhd" "IManager" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistersBlock RiscV:CpuRiscV\|Registers:Rpg\|RegistersBlock:Xn " "Elaborating entity \"RegistersBlock\" for hierarchy \"RiscV:CpuRiscV\|Registers:Rpg\|RegistersBlock:Xn\"" {  } { { "VHDL/Registers.vhd" "Xn" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Word RiscV:CpuRiscV\|Registers:Rpg\|RegistersBlock:Xn\|Word:X1 " "Elaborating entity \"Word\" for hierarchy \"RiscV:CpuRiscV\|Registers:Rpg\|RegistersBlock:Xn\|Word:X1\"" {  } { { "VHDL/RegistersBlock.vhd" "X1" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sp RiscV:CpuRiscV\|Registers:Rpg\|RegistersBlock:Xn\|Sp:X2 " "Elaborating entity \"Sp\" for hierarchy \"RiscV:CpuRiscV\|Registers:Rpg\|RegistersBlock:Xn\|Sp:X2\"" {  } { { "VHDL/RegistersBlock.vhd" "X2" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputManager RiscV:CpuRiscV\|Registers:Rpg\|OutputManager:OManager " "Elaborating entity \"OutputManager\" for hierarchy \"RiscV:CpuRiscV\|Registers:Rpg\|OutputManager:OManager\"" {  } { { "VHDL/Registers.vhd" "OManager" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSR RiscV:CpuRiscV\|CSR:ControlStatusRegisters " "Elaborating entity \"CSR\" for hierarchy \"RiscV:CpuRiscV\|CSR:ControlStatusRegisters\"" {  } { { "VHDL/RiscV.vhd" "ControlStatusRegisters" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ir RiscV:CpuRiscV\|Ir:IntructionRegister " "Elaborating entity \"Ir\" for hierarchy \"RiscV:CpuRiscV\|Ir:IntructionRegister\"" {  } { { "VHDL/RiscV.vhd" "IntructionRegister" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC RiscV:CpuRiscV\|PC:ProgramCounter " "Elaborating entity \"PC\" for hierarchy \"RiscV:CpuRiscV\|PC:ProgramCounter\"" {  } { { "VHDL/RiscV.vhd" "ProgramCounter" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter RiscV:CpuRiscV\|Counter:C " "Elaborating entity \"Counter\" for hierarchy \"RiscV:CpuRiscV\|Counter:C\"" {  } { { "VHDL/RiscV.vhd" "C" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mar RiscV:CpuRiscV\|Mar:MemoryAddressRegister " "Elaborating entity \"Mar\" for hierarchy \"RiscV:CpuRiscV\|Mar:MemoryAddressRegister\"" {  } { { "VHDL/RiscV.vhd" "MemoryAddressRegister" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit " "Elaborating entity \"Alu\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\"" {  } { { "VHDL/RiscV.vhd" "AlgorithmicLogicUnit" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659324 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_Alu ALU.vhd(419) " "VHDL Process Statement warning at ALU.vhd(419): signal \"PC_Alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659332 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers_Alu ALU.vhd(422) " "VHDL Process Statement warning at ALU.vhd(422): signal \"Registers_Alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659332 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrMode0 ALU.vhd(427) " "VHDL Process Statement warning at ALU.vhd(427): signal \"AddrMode0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659332 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrMode2 ALU.vhd(430) " "VHDL Process Statement warning at ALU.vhd(430): signal \"AddrMode2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 430 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659332 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrMode4 ALU.vhd(433) " "VHDL Process Statement warning at ALU.vhd(433): signal \"AddrMode4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659332 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrMode6 ALU.vhd(436) " "VHDL Process Statement warning at ALU.vhd(436): signal \"AddrMode6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659332 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrMode8 ALU.vhd(439) " "VHDL Process Statement warning at ALU.vhd(439): signal \"AddrMode8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659332 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrMode9 ALU.vhd(442) " "VHDL Process Statement warning at ALU.vhd(442): signal \"AddrMode9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 442 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659332 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrMode11 ALU.vhd(445) " "VHDL Process Statement warning at ALU.vhd(445): signal \"AddrMode11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 445 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659332 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrMode32 ALU.vhd(448) " "VHDL Process Statement warning at ALU.vhd(448): signal \"AddrMode32\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659332 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrMode34 ALU.vhd(451) " "VHDL Process Statement warning at ALU.vhd(451): signal \"AddrMode34\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659332 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrMode11 ALU.vhd(454) " "VHDL Process Statement warning at ALU.vhd(454): signal \"AddrMode11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659332 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers_Alu ALU.vhd(457) " "VHDL Process Statement warning at ALU.vhd(457): signal \"Registers_Alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659332 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrMode11 ALU.vhd(463) " "VHDL Process Statement warning at ALU.vhd(463): signal \"AddrMode11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 463 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659332 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers_Alu ALU.vhd(466) " "VHDL Process Statement warning at ALU.vhd(466): signal \"Registers_Alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrMode29 ALU.vhd(469) " "VHDL Process Statement warning at ALU.vhd(469): signal \"AddrMode29\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 469 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrMode11 ALU.vhd(475) " "VHDL Process Statement warning at ALU.vhd(475): signal \"AddrMode11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 475 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers_Alu ALU.vhd(478) " "VHDL Process Statement warning at ALU.vhd(478): signal \"Registers_Alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 478 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrMode29 ALU.vhd(481) " "VHDL Process Statement warning at ALU.vhd(481): signal \"AddrMode29\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 481 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AddrMode11 ALU.vhd(487) " "VHDL Process Statement warning at ALU.vhd(487): signal \"AddrMode11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 487 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers_Alu ALU.vhd(490) " "VHDL Process Statement warning at ALU.vhd(490): signal \"Registers_Alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers_Alu ALU.vhd(495) " "VHDL Process Statement warning at ALU.vhd(495): signal \"Registers_Alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 495 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers_Alu ALU.vhd(496) " "VHDL Process Statement warning at ALU.vhd(496): signal \"Registers_Alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers_Alu ALU.vhd(497) " "VHDL Process Statement warning at ALU.vhd(497): signal \"Registers_Alu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AdderInputA ALU.vhd(415) " "VHDL Process Statement warning at ALU.vhd(415): inferring latch(es) for signal or variable \"AdderInputA\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AdderInputB ALU.vhd(415) " "VHDL Process Statement warning at ALU.vhd(415): inferring latch(es) for signal or variable \"AdderInputB\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "InputANDB ALU.vhd(415) " "VHDL Process Statement warning at ALU.vhd(415): inferring latch(es) for signal or variable \"InputANDB\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "InputORB ALU.vhd(415) " "VHDL Process Statement warning at ALU.vhd(415): inferring latch(es) for signal or variable \"InputORB\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "InputXORB ALU.vhd(415) " "VHDL Process Statement warning at ALU.vhd(415): inferring latch(es) for signal or variable \"InputXORB\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LSRDataIn ALU.vhd(415) " "VHDL Process Statement warning at ALU.vhd(415): inferring latch(es) for signal or variable \"LSRDataIn\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LSDataIn ALU.vhd(415) " "VHDL Process Statement warning at ALU.vhd(415): inferring latch(es) for signal or variable \"LSDataIn\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ASRDataIn ALU.vhd(415) " "VHDL Process Statement warning at ALU.vhd(415): inferring latch(es) for signal or variable \"ASRDataIn\", which holds its previous value in one or more paths through the process" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[0\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[0\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[1\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[1\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[2\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[2\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[3\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[3\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[4\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[4\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659333 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[5\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[5\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[6\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[6\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[7\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[7\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[8\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[8\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[9\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[9\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[10\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[10\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[11\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[11\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[12\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[12\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[13\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[13\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[14\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[14\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[15\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[15\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[16\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[16\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[17\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[17\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[18\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[18\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[19\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[19\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[20\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[20\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[21\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[21\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[22\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[22\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[23\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[23\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[24\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[24\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[25\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[25\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[26\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[26\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[27\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[27\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[28\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[28\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[29\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[29\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[30\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[30\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASRDataIn\[31\] ALU.vhd(415) " "Inferred latch for \"ASRDataIn\[31\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659334 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[0\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[0\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[1\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[1\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[2\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[2\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[3\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[3\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[4\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[4\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[5\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[5\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[6\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[6\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[7\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[7\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[8\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[8\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[9\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[9\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[10\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[10\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[11\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[11\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[12\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[12\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[13\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[13\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[14\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[14\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[15\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[15\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[16\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[16\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[17\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[17\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[18\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[18\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[19\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[19\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[20\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[20\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[21\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[21\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[22\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[22\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[23\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[23\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[24\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[24\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[25\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[25\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[26\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[26\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[27\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[27\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659335 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[28\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[28\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[29\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[29\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[30\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[30\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSDataIn\[31\] ALU.vhd(415) " "Inferred latch for \"LSDataIn\[31\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[0\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[0\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[1\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[1\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[2\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[2\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[3\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[3\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[4\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[4\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[5\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[5\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[6\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[6\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[7\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[7\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[8\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[8\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[9\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[9\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[10\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[10\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[11\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[11\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[12\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[12\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[13\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[13\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[14\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[14\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[15\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[15\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[16\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[16\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[17\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[17\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[18\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[18\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[19\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[19\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[20\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[20\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[21\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[21\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[22\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[22\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[23\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[23\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659336 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[24\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[24\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[25\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[25\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[26\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[26\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[27\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[27\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[28\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[28\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[29\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[29\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[30\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[30\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LSRDataIn\[31\] ALU.vhd(415) " "Inferred latch for \"LSRDataIn\[31\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[0\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[0\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[1\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[1\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[2\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[2\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[3\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[3\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[4\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[4\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[5\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[5\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[6\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[6\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[7\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[7\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[8\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[8\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[9\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[9\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[10\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[10\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[11\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[11\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[12\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[12\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[13\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[13\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[14\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[14\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[15\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[15\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[16\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[16\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[17\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[17\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[18\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[18\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[19\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[19\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659337 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[20\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[20\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[21\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[21\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[22\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[22\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[23\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[23\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[24\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[24\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[25\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[25\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[26\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[26\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[27\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[27\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[28\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[28\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[29\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[29\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[30\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[30\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputXORB\[31\] ALU.vhd(415) " "Inferred latch for \"InputXORB\[31\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[0\] ALU.vhd(415) " "Inferred latch for \"InputORB\[0\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[1\] ALU.vhd(415) " "Inferred latch for \"InputORB\[1\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[2\] ALU.vhd(415) " "Inferred latch for \"InputORB\[2\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[3\] ALU.vhd(415) " "Inferred latch for \"InputORB\[3\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[4\] ALU.vhd(415) " "Inferred latch for \"InputORB\[4\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[5\] ALU.vhd(415) " "Inferred latch for \"InputORB\[5\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[6\] ALU.vhd(415) " "Inferred latch for \"InputORB\[6\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[7\] ALU.vhd(415) " "Inferred latch for \"InputORB\[7\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[8\] ALU.vhd(415) " "Inferred latch for \"InputORB\[8\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[9\] ALU.vhd(415) " "Inferred latch for \"InputORB\[9\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[10\] ALU.vhd(415) " "Inferred latch for \"InputORB\[10\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[11\] ALU.vhd(415) " "Inferred latch for \"InputORB\[11\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[12\] ALU.vhd(415) " "Inferred latch for \"InputORB\[12\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[13\] ALU.vhd(415) " "Inferred latch for \"InputORB\[13\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[14\] ALU.vhd(415) " "Inferred latch for \"InputORB\[14\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[15\] ALU.vhd(415) " "Inferred latch for \"InputORB\[15\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659338 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[16\] ALU.vhd(415) " "Inferred latch for \"InputORB\[16\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[17\] ALU.vhd(415) " "Inferred latch for \"InputORB\[17\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[18\] ALU.vhd(415) " "Inferred latch for \"InputORB\[18\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[19\] ALU.vhd(415) " "Inferred latch for \"InputORB\[19\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[20\] ALU.vhd(415) " "Inferred latch for \"InputORB\[20\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[21\] ALU.vhd(415) " "Inferred latch for \"InputORB\[21\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[22\] ALU.vhd(415) " "Inferred latch for \"InputORB\[22\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[23\] ALU.vhd(415) " "Inferred latch for \"InputORB\[23\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[24\] ALU.vhd(415) " "Inferred latch for \"InputORB\[24\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[25\] ALU.vhd(415) " "Inferred latch for \"InputORB\[25\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[26\] ALU.vhd(415) " "Inferred latch for \"InputORB\[26\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[27\] ALU.vhd(415) " "Inferred latch for \"InputORB\[27\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[28\] ALU.vhd(415) " "Inferred latch for \"InputORB\[28\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[29\] ALU.vhd(415) " "Inferred latch for \"InputORB\[29\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[30\] ALU.vhd(415) " "Inferred latch for \"InputORB\[30\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputORB\[31\] ALU.vhd(415) " "Inferred latch for \"InputORB\[31\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[0\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[0\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[1\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[1\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[2\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[2\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[3\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[3\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[4\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[4\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[5\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[5\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[6\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[6\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[7\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[7\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[8\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[8\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[9\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[9\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[10\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[10\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659339 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[11\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[11\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[12\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[12\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[13\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[13\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[14\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[14\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[15\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[15\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[16\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[16\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[17\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[17\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[18\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[18\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[19\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[19\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[20\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[20\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[21\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[21\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[22\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[22\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[23\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[23\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[24\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[24\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[25\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[25\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[26\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[26\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[27\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[27\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[28\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[28\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[29\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[29\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[30\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[30\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "InputANDB\[31\] ALU.vhd(415) " "Inferred latch for \"InputANDB\[31\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[0\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[0\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[1\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[1\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[2\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[2\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[3\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[3\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[4\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[4\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659340 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[5\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[5\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[6\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[6\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[7\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[7\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[8\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[8\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[9\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[9\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[10\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[10\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[11\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[11\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[12\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[12\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[13\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[13\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[14\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[14\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[15\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[15\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[16\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[16\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[17\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[17\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[18\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[18\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[19\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[19\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[20\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[20\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[21\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[21\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[22\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[22\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[23\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[23\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[24\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[24\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[25\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[25\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[26\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[26\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[27\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[27\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[28\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[28\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[29\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[29\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[30\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[30\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputB\[31\] ALU.vhd(415) " "Inferred latch for \"AdderInputB\[31\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[0\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[0\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659341 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[1\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[1\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[2\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[2\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[3\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[3\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[4\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[4\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[5\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[5\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[6\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[6\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[7\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[7\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[8\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[8\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[9\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[9\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[10\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[10\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[11\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[11\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[12\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[12\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[13\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[13\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[14\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[14\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[15\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[15\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[16\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[16\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[17\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[17\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[18\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[18\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[19\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[19\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[20\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[20\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[21\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[21\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[22\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[22\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[23\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[23\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[24\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[24\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[25\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[25\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[26\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[26\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[27\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[27\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[28\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[28\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659342 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[29\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[29\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659343 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[30\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[30\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659343 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AdderInputA\[31\] ALU.vhd(415) " "Inferred latch for \"AdderInputA\[31\]\" at ALU.vhd(415)" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1593631659343 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MulCounter RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|MulCounter:Counter " "Elaborating entity \"MulCounter\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|MulCounter:Counter\"" {  } { { "VHDL/ALU.vhd" "Counter" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRAAdder32 RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|CRAAdder32:CRAA32 " "Elaborating entity \"CRAAdder32\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|CRAAdder32:CRAA32\"" {  } { { "VHDL/ALU.vhd" "CRAA32" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicalShiftRight RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LogicalShiftRight:LSR " "Elaborating entity \"LogicalShiftRight\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LogicalShiftRight:LSR\"" {  } { { "VHDL/ALU.vhd" "LSR" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShift RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LeftShift:LS " "Elaborating entity \"LeftShift\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LeftShift:LS\"" {  } { { "VHDL/ALU.vhd" "LS" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticShiftRight RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ArithmeticShiftRight:ASR " "Elaborating entity \"ArithmeticShiftRight\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ArithmeticShiftRight:ASR\"" {  } { { "VHDL/ALU.vhd" "ASR" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier32Bits RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul " "Elaborating entity \"Multiplier32Bits\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\"" {  } { { "VHDL/ALU.vhd" "Mul" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659355 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NotSaux Multiplier32Bits.vhd(133) " "Verilog HDL or VHDL warning at Multiplier32Bits.vhd(133): object \"NotSaux\" assigned a value but never read" {  } { { "VHDL/Multiplier32Bits.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1593631659359 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CarryOut Multiplier32Bits.vhd(218) " "Verilog HDL or VHDL warning at Multiplier32Bits.vhd(218): object \"CarryOut\" assigned a value but never read" {  } { { "VHDL/Multiplier32Bits.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1593631659359 "|SoC|RiscV:CpuRiscV|Alu:AlgorithmicLogicUnit|Multiplier32Bits:Mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BoothDecoder RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|BoothDecoder:BD0 " "Elaborating entity \"BoothDecoder\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|BoothDecoder:BD0\"" {  } { { "VHDL/Multiplier32Bits.vhd" "BD0" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullPartialProduct RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|FullPartialProduct:FPP0 " "Elaborating entity \"FullPartialProduct\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|FullPartialProduct:FPP0\"" {  } { { "VHDL/Multiplier32Bits.vhd" "FPP0" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SinglePartialProduct RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|FullPartialProduct:FPP0\|SinglePartialProduct:BPP0 " "Elaborating entity \"SinglePartialProduct\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|FullPartialProduct:FPP0\|SinglePartialProduct:BPP0\"" {  } { { "VHDL/FullPartialProduct.vhd" "BPP0" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRAAdder30 RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder30:Add30 " "Elaborating entity \"CRAAdder30\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder30:Add30\"" {  } { { "VHDL/Multiplier32Bits.vhd" "Add30" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRAAdder26 RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder26:Add26A " "Elaborating entity \"CRAAdder26\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder26:Add26A\"" {  } { { "VHDL/Multiplier32Bits.vhd" "Add26A" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRAAdder22 RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder22:Add22 " "Elaborating entity \"CRAAdder22\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder22:Add22\"" {  } { { "VHDL/Multiplier32Bits.vhd" "Add22" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRAAdder18 RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder18:Add18A " "Elaborating entity \"CRAAdder18\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder18:Add18A\"" {  } { { "VHDL/Multiplier32Bits.vhd" "Add18A" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRAAdder14 RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder14:Add14 " "Elaborating entity \"CRAAdder14\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder14:Add14\"" {  } { { "VHDL/Multiplier32Bits.vhd" "Add14" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRAAdder10 RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder10:Add10A " "Elaborating entity \"CRAAdder10\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder10:Add10A\"" {  } { { "VHDL/Multiplier32Bits.vhd" "Add10A" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRAAdder6 RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder6:Add6 " "Elaborating entity \"CRAAdder6\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|Multiplier32Bits:Mul\|CRAAdder6:Add6\"" {  } { { "VHDL/Multiplier32Bits.vhd" "Add6" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockAnd RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|BlockAnd:OpAND " "Elaborating entity \"BlockAnd\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|BlockAnd:OpAND\"" {  } { { "VHDL/ALU.vhd" "OpAND" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockOr RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|BlockOr:OpOR " "Elaborating entity \"BlockOr\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|BlockOr:OpOR\"" {  } { { "VHDL/ALU.vhd" "OpOR" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockXor RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|BlockXor:OpXOR " "Elaborating entity \"BlockXor\" for hierarchy \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|BlockXor:OpXOR\"" {  } { { "VHDL/ALU.vhd" "OpXOR" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyMemory MyMemory:SummonMemory " "Elaborating entity \"MyMemory\" for hierarchy \"MyMemory:SummonMemory\"" {  } { { "VHDL/SoC.vhd" "SummonMemory" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyMemory:SummonMemory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MyMemory:SummonMemory\|altsyncram:altsyncram_component\"" {  } { { "VHDL/MyMemory.vhd" "altsyncram_component" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyMemory:SummonMemory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MyMemory:SummonMemory\|altsyncram:altsyncram_component\"" {  } { { "VHDL/MyMemory.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593631659756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyMemory:SummonMemory\|altsyncram:altsyncram_component " "Instantiated megafunction \"MyMemory:SummonMemory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./VHDL/MemoryData.hex " "Parameter \"init_file\" = \"./VHDL/MemoryData.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659762 ""}  } { { "VHDL/MyMemory.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593631659762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tk24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tk24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tk24 " "Found entity 1: altsyncram_tk24" {  } { { "db/altsyncram_tk24.tdf" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/db/altsyncram_tk24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593631659821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593631659821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tk24 MyMemory:SummonMemory\|altsyncram:altsyncram_component\|altsyncram_tk24:auto_generated " "Elaborating entity \"altsyncram_tk24\" for hierarchy \"MyMemory:SummonMemory\|altsyncram:altsyncram_component\|altsyncram_tk24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PeriphericCircuit PeriphericCircuit:PeriphericControl " "Elaborating entity \"PeriphericCircuit\" for hierarchy \"PeriphericCircuit:PeriphericControl\"" {  } { { "VHDL/SoC.vhd" "PeriphericControl" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631659828 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[24\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[24\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[24\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[24\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[24\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[24\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[24\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[24\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[23\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[23\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[23\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[23\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[23\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[23\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[23\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[23\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[22\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[22\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[22\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[22\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[22\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[22\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[22\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[22\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[21\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[21\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[21\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[21\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[21\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[21\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[21\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[21\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[20\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[20\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[20\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[20\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[20\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[20\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[20\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[20\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[19\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[19\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[19\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[19\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[19\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[19\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[19\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[19\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[18\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[18\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[18\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[18\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[18\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[18\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[18\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[18\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[17\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[17\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[17\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[17\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[17\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[17\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[17\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[17\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[16\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[16\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[16\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[16\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[16\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[16\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[16\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[16\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[15\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[15\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[15\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[15\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[15\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[15\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[15\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[15\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[14\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[14\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[14\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[14\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[14\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[14\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[14\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[14\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[13\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[13\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[13\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[13\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[13\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[13\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[13\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[13\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[12\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[12\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[12\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[12\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[12\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[12\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[12\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[12\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[11\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[11\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[11\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[11\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[11\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[11\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[11\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[11\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[10\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[10\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[10\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[10\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[10\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[10\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[10\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[10\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[9\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[9\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[9\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[9\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[9\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[9\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[9\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[9\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[8\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[8\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[8\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[8\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[8\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[8\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[8\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[8\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[7\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[7\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[7\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[7\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[7\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[7\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[7\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[7\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[6\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[6\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[6\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[6\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[6\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[6\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[6\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[6\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[5\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[5\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[5\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[5\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[5\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[5\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[5\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[5\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[4\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[4\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[4\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[4\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[4\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[4\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[4\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[4\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[3\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[3\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[3\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[3\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[3\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[3\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[3\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[3\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[2\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[2\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[2\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[2\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[2\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[2\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[2\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[2\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[1\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[1\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[1\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[1\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[1\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[1\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[1\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[1\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[0\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[0\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[0\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[0\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[0\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[0\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[0\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[0\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[30\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[30\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[30\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[30\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[30\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[30\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[30\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[30\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[25\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[25\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[25\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[25\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[25\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[25\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[25\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[25\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[29\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[29\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[29\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[29\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[29\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[29\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[29\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[29\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[28\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[28\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[28\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[28\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[28\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[28\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[28\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[28\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[27\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[27\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[27\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[27\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[27\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[27\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[27\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[27\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[26\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[26\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[26\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[26\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[26\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[26\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[26\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[26\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[31\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[31\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|ASRDataIn\[31\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[31\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[31\] RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[31\] " "Duplicate LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSDataIn\[31\]\" merged with LATCH primitive \"RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|LSRDataIn\[31\]\"" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593631667701 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1593631667701 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[16\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667709 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[16\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667709 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[15\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667709 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[15\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667710 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[14\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667710 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[14\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667710 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[13\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667710 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667710 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[13\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667711 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[12\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667711 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[12\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667711 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[11\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667711 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667711 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[11\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667712 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[10\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667712 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[10\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667712 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[9\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667712 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[9\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667713 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[8\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667713 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[8\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667713 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[7\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667713 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667713 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[7\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667714 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[6\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667714 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[6\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667714 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[5\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667714 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[5\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667715 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[4\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667715 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[4\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667715 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[3\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667715 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[3\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667715 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[2\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667716 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[2\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667716 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[1\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667716 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[1\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667716 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[0\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667717 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[0\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667717 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[17\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667717 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[17\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667717 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[19\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667718 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[19\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667718 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[18\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667718 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[18\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667718 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667718 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[20\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667719 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[20\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667719 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[21\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667719 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[21\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667719 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667719 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[22\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667720 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[22\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667720 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[23\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667720 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667720 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[23\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667721 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[24\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667721 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[24\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667721 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[25\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667721 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[25\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667721 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[26\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667721 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[26\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667721 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[27\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667721 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667721 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[27\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667722 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[28\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667722 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[28\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667722 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[29\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667722 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667722 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[29\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667723 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[30\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667723 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[30\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667723 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[31\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputB\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|ControlAlu\[21\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 34 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667723 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[31\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AdderInputA\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|AddrASelector\[1\]" {  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 144 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667724 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[19\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667724 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[19\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667724 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[20\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667724 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[20\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667724 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667724 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[21\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667725 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[21\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667725 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[5\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667725 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[5\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667725 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667725 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[22\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667726 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[22\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667726 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[23\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667726 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[23\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667726 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667726 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[24\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667727 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[24\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667727 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[25\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667727 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[25\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667727 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[26\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667727 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667727 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[26\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667728 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[27\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667728 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[27\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667728 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[29\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667728 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667728 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[29\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667729 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[30\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667729 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[30\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667729 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[31\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667729 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667729 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[31\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667730 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[28\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667730 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[28\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667730 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[0\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667730 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[0\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667731 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[14\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667731 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[14\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667731 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[1\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667731 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667731 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[1\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667732 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[2\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667732 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[2\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667732 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[3\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667732 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[3\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667733 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[4\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667733 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[4\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667733 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[6\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667733 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[6\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667733 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667733 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[7\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667734 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[7\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667734 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[8\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667734 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[8\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667734 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667734 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[9\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667735 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[9\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667735 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[10\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667735 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[10\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667735 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667735 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[11\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667736 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[11\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667736 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[12\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667736 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[12\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667736 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[13\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667736 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667736 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[13\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667737 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[15\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667737 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[15\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667737 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[16\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667737 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667737 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[16\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667738 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[17\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667738 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[17\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667738 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[18\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputORB\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[72\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667738 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667738 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[18\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputANDB\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[73\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667739 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[24\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667739 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[23\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667739 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[22\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667739 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667739 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[21\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667740 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[20\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667740 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[19\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667740 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[18\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667740 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[17\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667740 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667740 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[16\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667741 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[15\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667741 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[14\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667741 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[13\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667741 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667741 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[12\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667742 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[11\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667742 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[10\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667742 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[9\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667742 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667742 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[8\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667743 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[7\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667743 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[6\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667743 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[5\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667743 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[4\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667743 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667743 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[3\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667744 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[2\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667744 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[1\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667744 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[0\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667744 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667744 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[30\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667745 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[25\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667745 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[29\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667745 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[28\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667745 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667745 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[27\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667746 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[26\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667746 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667746 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[31\] " "Latch RiscV:CpuRiscV\|Alu:AlgorithmicLogicUnit\|InputXORB\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\] " "Ports D and ENA on the latch are fed by the same signal RiscV:CpuRiscV\|ControlUnit:Control\|Q\[64\]" {  } { { "VHDL/ControlUnit.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd" 491 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1593631667746 ""}  } { { "VHDL/ALU.vhd" "" { Text "C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd" 415 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1593631667746 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1593631687165 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1593631700403 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1593631701002 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593631701002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5022 " "Implemented 5022 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1593631701382 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1593631701382 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4940 " "Implemented 4940 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1593631701382 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1593631701382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1593631701382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 354 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 354 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4977 " "Peak virtual memory: 4977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593631701506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 01 14:28:21 2020 " "Processing ended: Wed Jul 01 14:28:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593631701506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593631701506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593631701506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593631701506 ""}
