module wideexpr_00359(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (s3)<=($signed((+((s6)==(s6)))<<((s5)-((5'sb11001)|(6'sb000101)))));
  assign y1 = $signed((s7)>>>($signed({(ctrl[2]?$signed(({2{s6}})>>((s4)^~(2'sb11))):(ctrl[6]?-(3'sb011):($signed(6'sb111110))<<<(2'b11))),$signed((+((3'sb110)|(5'sb11101)))^~((ctrl[4]?(ctrl[2]?s6:s5):(s1)&(s1)))),&(s6),($signed((ctrl[1]?u3:(6'sb010001)==(2'sb01))))<<<((ctrl[2]?(s6)!=(s5):s2))})));
  assign y2 = |(|((5'sb00100)&(($signed(-(s5)))<<((4'sb0001)^~((s2)+(3'sb011))))));
  assign y3 = 2'sb00;
  assign y4 = u5;
  assign y5 = $signed(4'sb0000);
  assign y6 = 3'sb111;
  assign y7 = (ctrl[3]?~&(-((ctrl[6]?(ctrl[7]?1'sb1:4'sb1011):(6'sb000110)!=(s1)))):(ctrl[0]?(ctrl[4]?{3{(s0)>>>(s2)}}:6'sb111010):(u1)&(((ctrl[4]?2'b11:s3))^(^(s4)))));
endmodule
