Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 20 13:20:00 2019
| Host         : DESKTOP-3VDLSPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file HDMI_CONTROLLER_BD_wrapper_timing_summary_routed.rpt -pb HDMI_CONTROLLER_BD_wrapper_timing_summary_routed.pb -rpx HDMI_CONTROLLER_BD_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : HDMI_CONTROLLER_BD_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 202 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.190        0.000                      0                  294        0.031        0.000                      0                  294        0.538        0.000                       0                   210  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                        ------------         ----------      --------------
i_CLK_100MHZ                                 {0.000 5.000}        10.000          100.000         
  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0    {0.000 6.734}        13.468          74.250          
  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0    {0.000 1.347}        2.694           371.250         
  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin                                  {0.000 4.000}        10.000          100.000         
  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {0.000 6.734}        13.468          74.250          
  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {0.000 1.347}        2.694           371.250         
  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_CLK_100MHZ                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0          8.190        0.000                      0                  294        0.203        0.000                      0                  294        5.754        0.000                       0                   196  
  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0                                                                                                                                                      0.538        0.000                       0                    10  
  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1        8.194        0.000                      0                  294        0.203        0.000                      0                  294        5.754        0.000                       0                   196  
  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0_1                                                                                                                                                    0.538        0.000                       0                    10  
  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                 To Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                 --------                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0          8.190        0.000                      0                  294        0.031        0.000                      0                  294  
clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0    clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1        8.190        0.000                      0                  294        0.031        0.000                      0                  294  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_CLK_100MHZ
  To Clock:  i_CLK_100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_CLK_100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_CLK_100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 2.228ns (43.602%)  route 2.882ns (56.398%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.253     2.245    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.150     2.395 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.222     3.617    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.326     3.943 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2/O
                         net (fo=1, routed)           0.407     4.350    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2_n_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.474 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     4.474    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1_n_0
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X43Y9          FDCE (Setup_fdce_C_D)        0.031    12.664    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                  8.190    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.556ns (31.669%)  route 3.357ns (68.331%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 12.181 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.756    -0.637    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y2          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.218 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/Q
                         net (fo=11, routed)          1.022     0.804    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg_n_0_[2]
    SLICE_X39Y0          LUT3 (Prop_lut3_I2_O)        0.327     1.131 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[2]_i_3/O
                         net (fo=5, routed)           1.131     2.261    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[2]_i_3_n_0
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.354     2.615 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_14__0/O
                         net (fo=2, routed)           0.544     3.159    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_14__0_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.332     3.491 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_6__0/O
                         net (fo=1, routed)           0.661     4.153    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_6__0_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.124     4.277 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.277    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_1__0_n_0
    SLICE_X38Y1          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.579    12.181    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y1          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.625    12.806    
                         clock uncertainty           -0.172    12.634    
    SLICE_X38Y1          FDCE (Setup_fdce_C_D)        0.081    12.715    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 2.228ns (45.890%)  route 2.627ns (54.110%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.253     2.245    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.150     2.395 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.220     3.615    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.326     3.941 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2/O
                         net (fo=1, routed)           0.154     4.095    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2_n_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.219 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     4.219    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1_n_0
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X43Y9          FDCE (Setup_fdce_C_D)        0.029    12.662    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -4.219    
  -------------------------------------------------------------------
                         slack                                  8.442    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.188ns (24.940%)  route 3.575ns (75.060%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.739    -0.654    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/Q
                         net (fo=10, routed)          1.265     1.067    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[3]
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.191 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.360     1.550    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.674 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.894     2.569    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           0.726     3.446    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[4]_2
    SLICE_X43Y22         LUT4 (Prop_lut4_I2_O)        0.332     3.778 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.331     4.110    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/D[0]
    SLICE_X43Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism              0.626    12.792    
                         clock uncertainty           -0.172    12.620    
    SLICE_X43Y23         FDCE (Setup_fdce_C_D)       -0.047    12.573    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.286ns (28.465%)  route 3.232ns (71.535%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 12.164 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.740    -0.653    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.234 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          1.449     1.215    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.299     1.514 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2/O
                         net (fo=9, routed)           0.597     2.111    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.235 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1/O
                         net (fo=4, routed)           0.624     2.859    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.118     2.977 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4/O
                         net (fo=3, routed)           0.562     3.539    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4_n_0
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.326     3.865 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.865    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[1]_i_1__1_n_0
    SLICE_X41Y24         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.562    12.164    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y24         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[1]/C
                         clock pessimism              0.626    12.790    
                         clock uncertainty           -0.172    12.618    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.032    12.650    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[1]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  8.785    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.279ns (28.354%)  route 3.232ns (71.646%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 12.164 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.740    -0.653    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.234 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          1.449     1.215    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.299     1.514 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2/O
                         net (fo=9, routed)           0.597     2.111    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.235 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1/O
                         net (fo=4, routed)           0.624     2.859    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.118     2.977 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4/O
                         net (fo=3, routed)           0.562     3.539    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I2_O)        0.319     3.858 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[2]_i_1/O
                         net (fo=1, routed)           0.000     3.858    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[2]_i_1_n_0
    SLICE_X41Y24         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.562    12.164    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y24         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
                         clock pessimism              0.626    12.790    
                         clock uncertainty           -0.172    12.618    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.075    12.693    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 2.193ns (49.413%)  route 2.245ns (50.587%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.738    -0.655    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y22         SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.962 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/Q
                         net (fo=6, routed)           0.885     1.847    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/data_o[9]
    SLICE_X39Y22         LUT3 (Prop_lut3_I1_O)        0.328     2.175 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[0]_i_2/O
                         net (fo=2, routed)           0.682     2.856    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[0]_i_2_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.980 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[3]_i_2/O
                         net (fo=3, routed)           0.679     3.659    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[3]_i_2_n_0
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.783 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000     3.783    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[1]_i_1_n_0
    SLICE_X39Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[1]/C
                         clock pessimism              0.625    12.791    
                         clock uncertainty           -0.172    12.619    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)        0.031    12.650    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.286ns (29.196%)  route 3.119ns (70.804%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.740    -0.653    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.234 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          1.449     1.215    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.299     1.514 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2/O
                         net (fo=9, routed)           0.597     2.111    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.235 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1/O
                         net (fo=4, routed)           0.624     2.859    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.118     2.977 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4/O
                         net (fo=3, routed)           0.449     3.426    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.326     3.752 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.752    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_1__1_n_0
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
                         clock pessimism              0.626    12.792    
                         clock uncertainty           -0.172    12.620    
    SLICE_X41Y23         FDRE (Setup_fdre_C_D)        0.031    12.651    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             8.939ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.556ns (35.298%)  route 2.852ns (64.702%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 12.181 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.756    -0.637    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y2          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.218 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/Q
                         net (fo=11, routed)          1.022     0.804    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg_n_0_[2]
    SLICE_X39Y0          LUT3 (Prop_lut3_I2_O)        0.327     1.131 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[2]_i_3/O
                         net (fo=5, routed)           1.131     2.261    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[2]_i_3_n_0
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.354     2.615 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_14__0/O
                         net (fo=2, routed)           0.535     3.150    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_14__0_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I0_O)        0.332     3.482 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[3]_i_5__0/O
                         net (fo=1, routed)           0.165     3.647    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[3]_i_5__0_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.771 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.771    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[3]_i_1__0_n_0
    SLICE_X38Y1          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.579    12.181    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y1          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.625    12.806    
                         clock uncertainty           -0.172    12.634    
    SLICE_X38Y1          FDCE (Setup_fdce_C_D)        0.077    12.711    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.939    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.188ns (27.216%)  route 3.177ns (72.784%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 12.167 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.739    -0.654    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/Q
                         net (fo=10, routed)          1.265     1.067    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[3]
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.191 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.360     1.550    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.674 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.894     2.569    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           0.658     3.379    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]_0
    SLICE_X42Y22         LUT3 (Prop_lut3_I1_O)        0.332     3.711 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.711    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[1]_i_1__1_n_0
    SLICE_X42Y22         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.565    12.167    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y22         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[1]/C
                         clock pessimism              0.626    12.793    
                         clock uncertainty           -0.172    12.621    
    SLICE_X42Y22         FDCE (Setup_fdce_C_D)        0.077    12.698    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                  8.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.565%)  route 0.162ns (46.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.200    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[1]
    SLICE_X38Y3          LUT4 (Prop_lut4_I3_O)        0.046    -0.154 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.154    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg[8]_i_1__0_n_0
    SLICE_X38Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[8]/C
                         clock pessimism              0.246    -0.490    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.133    -0.357    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.093%)  route 0.165ns (53.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.591    -0.504    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[14]/Q
                         net (fo=3, routed)           0.165    -0.198    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[14]
    SLICE_X37Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.860    -0.737    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/C
                         clock pessimism              0.249    -0.488    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.075    -0.413    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.424%)  route 0.137ns (45.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[7]/Q
                         net (fo=5, routed)           0.137    -0.201    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[7]
    SLICE_X39Y6          FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y6          FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[7]/C
                         clock pessimism              0.246    -0.490    
    SLICE_X39Y6          FDSE (Hold_fdse_C_D)         0.070    -0.420    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.334%)  route 0.170ns (54.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.591    -0.504    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/Q
                         net (fo=3, routed)           0.170    -0.193    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[15]
    SLICE_X37Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.860    -0.737    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/C
                         clock pessimism              0.249    -0.488    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.071    -0.417    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.584    -0.511    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[2]/Q
                         net (fo=3, routed)           0.148    -0.222    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[2]
    SLICE_X41Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.177 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.177    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_1
    SLICE_X41Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.850    -0.747    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.498    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.091    -0.407    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.950%)  route 0.158ns (49.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.158    -0.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q
    SLICE_X41Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/C
                         clock pessimism              0.249    -0.485    
    SLICE_X41Y6          FDRE (Hold_fdre_C_D)         0.075    -0.410    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.924%)  route 0.179ns (49.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.584    -0.511    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/Q
                         net (fo=12, routed)          0.179    -0.190    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/p_0_in3_in
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.045    -0.145 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_5
    SLICE_X42Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.848    -0.749    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
                         clock pessimism              0.249    -0.500    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.121    -0.379    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.520%)  route 0.162ns (46.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.591    -0.504    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=6, routed)           0.162    -0.201    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X37Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.156 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_1/O
                         net (fo=1, routed)           0.000    -0.156    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_1_n_0
    SLICE_X37Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_reg/C
                         clock pessimism              0.249    -0.487    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.091    -0.396    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.582    -0.513    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.135    -0.214    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[5]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.045    -0.169 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.169    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1_n_0
    SLICE_X43Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.848    -0.749    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.500    
    SLICE_X43Y23         FDCE (Hold_fdce_C_D)         0.091    -0.409    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.957%)  route 0.187ns (57.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[8]/Q
                         net (fo=6, routed)           0.187    -0.174    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[8]
    SLICE_X37Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[8]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.072    -0.415    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[8]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y16   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y7      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y26     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y25     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y24     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y23     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y8      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y5      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y5      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y22     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y22     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y22     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y22     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y22     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y22     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0
  To Clock:  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y17   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y7      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y26     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y25     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y24     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y23     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y8      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0
  To Clock:  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { i_CLK_100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 2.228ns (43.602%)  route 2.882ns (56.398%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.253     2.245    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.150     2.395 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.222     3.617    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.326     3.943 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2/O
                         net (fo=1, routed)           0.407     4.350    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2_n_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.474 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     4.474    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1_n_0
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.168    12.637    
    SLICE_X43Y9          FDCE (Setup_fdce_C_D)        0.031    12.668    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         12.668    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                  8.194    

Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.556ns (31.669%)  route 3.357ns (68.331%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 12.181 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.756    -0.637    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y2          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.218 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/Q
                         net (fo=11, routed)          1.022     0.804    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg_n_0_[2]
    SLICE_X39Y0          LUT3 (Prop_lut3_I2_O)        0.327     1.131 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[2]_i_3/O
                         net (fo=5, routed)           1.131     2.261    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[2]_i_3_n_0
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.354     2.615 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_14__0/O
                         net (fo=2, routed)           0.544     3.159    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_14__0_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.332     3.491 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_6__0/O
                         net (fo=1, routed)           0.661     4.153    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_6__0_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.124     4.277 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.277    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_1__0_n_0
    SLICE_X38Y1          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.579    12.181    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y1          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.625    12.806    
                         clock uncertainty           -0.168    12.638    
    SLICE_X38Y1          FDCE (Setup_fdce_C_D)        0.081    12.719    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  8.442    

Slack (MET) :             8.447ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 2.228ns (45.890%)  route 2.627ns (54.110%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.253     2.245    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.150     2.395 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.220     3.615    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.326     3.941 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2/O
                         net (fo=1, routed)           0.154     4.095    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2_n_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.219 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     4.219    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1_n_0
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.168    12.637    
    SLICE_X43Y9          FDCE (Setup_fdce_C_D)        0.029    12.666    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                          -4.219    
  -------------------------------------------------------------------
                         slack                                  8.447    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.188ns (24.940%)  route 3.575ns (75.060%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.739    -0.654    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/Q
                         net (fo=10, routed)          1.265     1.067    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[3]
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.191 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.360     1.550    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.674 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.894     2.569    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           0.726     3.446    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[4]_2
    SLICE_X43Y22         LUT4 (Prop_lut4_I2_O)        0.332     3.778 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.331     4.110    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/D[0]
    SLICE_X43Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism              0.626    12.792    
                         clock uncertainty           -0.168    12.624    
    SLICE_X43Y23         FDCE (Setup_fdce_C_D)       -0.047    12.577    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         12.577    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.789ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.286ns (28.465%)  route 3.232ns (71.535%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 12.164 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.740    -0.653    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.234 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          1.449     1.215    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.299     1.514 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2/O
                         net (fo=9, routed)           0.597     2.111    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.235 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1/O
                         net (fo=4, routed)           0.624     2.859    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.118     2.977 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4/O
                         net (fo=3, routed)           0.562     3.539    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4_n_0
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.326     3.865 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.865    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[1]_i_1__1_n_0
    SLICE_X41Y24         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.562    12.164    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y24         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[1]/C
                         clock pessimism              0.626    12.790    
                         clock uncertainty           -0.168    12.622    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.032    12.654    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[1]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  8.789    

Slack (MET) :             8.839ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.279ns (28.354%)  route 3.232ns (71.646%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 12.164 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.740    -0.653    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.234 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          1.449     1.215    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.299     1.514 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2/O
                         net (fo=9, routed)           0.597     2.111    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.235 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1/O
                         net (fo=4, routed)           0.624     2.859    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.118     2.977 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4/O
                         net (fo=3, routed)           0.562     3.539    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I2_O)        0.319     3.858 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[2]_i_1/O
                         net (fo=1, routed)           0.000     3.858    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[2]_i_1_n_0
    SLICE_X41Y24         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.562    12.164    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y24         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
                         clock pessimism              0.626    12.790    
                         clock uncertainty           -0.168    12.622    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.075    12.697    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         12.697    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  8.839    

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 2.193ns (49.413%)  route 2.245ns (50.587%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.738    -0.655    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y22         SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.962 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/Q
                         net (fo=6, routed)           0.885     1.847    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/data_o[9]
    SLICE_X39Y22         LUT3 (Prop_lut3_I1_O)        0.328     2.175 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[0]_i_2/O
                         net (fo=2, routed)           0.682     2.856    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[0]_i_2_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.980 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[3]_i_2/O
                         net (fo=3, routed)           0.679     3.659    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[3]_i_2_n_0
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.783 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000     3.783    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[1]_i_1_n_0
    SLICE_X39Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[1]/C
                         clock pessimism              0.625    12.791    
                         clock uncertainty           -0.168    12.623    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)        0.031    12.654    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  8.871    

Slack (MET) :             8.903ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.286ns (29.196%)  route 3.119ns (70.804%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.740    -0.653    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.234 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          1.449     1.215    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.299     1.514 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2/O
                         net (fo=9, routed)           0.597     2.111    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.235 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1/O
                         net (fo=4, routed)           0.624     2.859    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.118     2.977 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4/O
                         net (fo=3, routed)           0.449     3.426    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.326     3.752 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.752    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_1__1_n_0
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
                         clock pessimism              0.626    12.792    
                         clock uncertainty           -0.168    12.624    
    SLICE_X41Y23         FDRE (Setup_fdre_C_D)        0.031    12.655    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                  8.903    

Slack (MET) :             8.944ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.556ns (35.298%)  route 2.852ns (64.702%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 12.181 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.756    -0.637    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y2          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.218 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/Q
                         net (fo=11, routed)          1.022     0.804    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg_n_0_[2]
    SLICE_X39Y0          LUT3 (Prop_lut3_I2_O)        0.327     1.131 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[2]_i_3/O
                         net (fo=5, routed)           1.131     2.261    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[2]_i_3_n_0
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.354     2.615 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_14__0/O
                         net (fo=2, routed)           0.535     3.150    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_14__0_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I0_O)        0.332     3.482 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[3]_i_5__0/O
                         net (fo=1, routed)           0.165     3.647    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[3]_i_5__0_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.771 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.771    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[3]_i_1__0_n_0
    SLICE_X38Y1          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.579    12.181    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y1          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.625    12.806    
                         clock uncertainty           -0.168    12.638    
    SLICE_X38Y1          FDCE (Setup_fdce_C_D)        0.077    12.715    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.944    

Slack (MET) :             8.991ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.188ns (27.216%)  route 3.177ns (72.784%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 12.167 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.739    -0.654    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/Q
                         net (fo=10, routed)          1.265     1.067    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[3]
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.191 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.360     1.550    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.674 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.894     2.569    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           0.658     3.379    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]_0
    SLICE_X42Y22         LUT3 (Prop_lut3_I1_O)        0.332     3.711 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.711    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[1]_i_1__1_n_0
    SLICE_X42Y22         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.565    12.167    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y22         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[1]/C
                         clock pessimism              0.626    12.793    
                         clock uncertainty           -0.168    12.625    
    SLICE_X42Y22         FDCE (Setup_fdce_C_D)        0.077    12.702    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                  8.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.565%)  route 0.162ns (46.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.200    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[1]
    SLICE_X38Y3          LUT4 (Prop_lut4_I3_O)        0.046    -0.154 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.154    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg[8]_i_1__0_n_0
    SLICE_X38Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[8]/C
                         clock pessimism              0.246    -0.490    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.133    -0.357    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.093%)  route 0.165ns (53.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.591    -0.504    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[14]/Q
                         net (fo=3, routed)           0.165    -0.198    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[14]
    SLICE_X37Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.860    -0.737    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/C
                         clock pessimism              0.249    -0.488    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.075    -0.413    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.424%)  route 0.137ns (45.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[7]/Q
                         net (fo=5, routed)           0.137    -0.201    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[7]
    SLICE_X39Y6          FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y6          FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[7]/C
                         clock pessimism              0.246    -0.490    
    SLICE_X39Y6          FDSE (Hold_fdse_C_D)         0.070    -0.420    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[7]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.334%)  route 0.170ns (54.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.591    -0.504    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/Q
                         net (fo=3, routed)           0.170    -0.193    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[15]
    SLICE_X37Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.860    -0.737    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/C
                         clock pessimism              0.249    -0.488    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.071    -0.417    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.584    -0.511    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[2]/Q
                         net (fo=3, routed)           0.148    -0.222    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[2]
    SLICE_X41Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.177 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.177    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_1
    SLICE_X41Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.850    -0.747    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.498    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.091    -0.407    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.950%)  route 0.158ns (49.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.158    -0.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q
    SLICE_X41Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/C
                         clock pessimism              0.249    -0.485    
    SLICE_X41Y6          FDRE (Hold_fdre_C_D)         0.075    -0.410    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.924%)  route 0.179ns (49.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.584    -0.511    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/Q
                         net (fo=12, routed)          0.179    -0.190    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/p_0_in3_in
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.045    -0.145 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_5
    SLICE_X42Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.848    -0.749    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
                         clock pessimism              0.249    -0.500    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.121    -0.379    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.520%)  route 0.162ns (46.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.591    -0.504    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=6, routed)           0.162    -0.201    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X37Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.156 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_1/O
                         net (fo=1, routed)           0.000    -0.156    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_1_n_0
    SLICE_X37Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_reg/C
                         clock pessimism              0.249    -0.487    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.091    -0.396    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.582    -0.513    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.135    -0.214    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[5]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.045    -0.169 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.169    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1_n_0
    SLICE_X43Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.848    -0.749    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.500    
    SLICE_X43Y23         FDCE (Hold_fdce_C_D)         0.091    -0.409    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.957%)  route 0.187ns (57.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[8]/Q
                         net (fo=6, routed)           0.187    -0.174    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[8]
    SLICE_X37Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[8]/C
                         clock pessimism              0.249    -0.487    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.072    -0.415    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[8]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y16   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y7      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y26     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y25     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y24     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y23     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y8      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         13.468      11.801     OLOGIC_X0Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.468      12.219     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y5      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[24].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[25].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[26].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y5      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y22     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y22     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y22     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[2].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[3].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y22     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y6      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y22     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X38Y22     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[21].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  To Clock:  clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y17   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y7      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y26     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y25     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y24     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y23     HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_r/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y8      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y4      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         2.694       1.027      OLOGIC_X0Y3      HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/serial_g/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.694       1.445      MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  To Clock:  clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  To Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 2.228ns (43.602%)  route 2.882ns (56.398%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.253     2.245    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.150     2.395 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.222     3.617    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.326     3.943 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2/O
                         net (fo=1, routed)           0.407     4.350    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2_n_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.474 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     4.474    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1_n_0
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X43Y9          FDCE (Setup_fdce_C_D)        0.031    12.664    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                  8.190    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.556ns (31.669%)  route 3.357ns (68.331%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 12.181 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.756    -0.637    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y2          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.218 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/Q
                         net (fo=11, routed)          1.022     0.804    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg_n_0_[2]
    SLICE_X39Y0          LUT3 (Prop_lut3_I2_O)        0.327     1.131 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[2]_i_3/O
                         net (fo=5, routed)           1.131     2.261    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[2]_i_3_n_0
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.354     2.615 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_14__0/O
                         net (fo=2, routed)           0.544     3.159    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_14__0_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.332     3.491 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_6__0/O
                         net (fo=1, routed)           0.661     4.153    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_6__0_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.124     4.277 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.277    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_1__0_n_0
    SLICE_X38Y1          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.579    12.181    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y1          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.625    12.806    
                         clock uncertainty           -0.172    12.634    
    SLICE_X38Y1          FDCE (Setup_fdce_C_D)        0.081    12.715    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 2.228ns (45.890%)  route 2.627ns (54.110%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.253     2.245    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.150     2.395 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.220     3.615    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.326     3.941 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2/O
                         net (fo=1, routed)           0.154     4.095    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2_n_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.219 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     4.219    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1_n_0
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X43Y9          FDCE (Setup_fdce_C_D)        0.029    12.662    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -4.219    
  -------------------------------------------------------------------
                         slack                                  8.442    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.188ns (24.940%)  route 3.575ns (75.060%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.739    -0.654    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/Q
                         net (fo=10, routed)          1.265     1.067    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[3]
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.191 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.360     1.550    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.674 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.894     2.569    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           0.726     3.446    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[4]_2
    SLICE_X43Y22         LUT4 (Prop_lut4_I2_O)        0.332     3.778 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.331     4.110    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/D[0]
    SLICE_X43Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism              0.626    12.792    
                         clock uncertainty           -0.172    12.620    
    SLICE_X43Y23         FDCE (Setup_fdce_C_D)       -0.047    12.573    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.286ns (28.465%)  route 3.232ns (71.535%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 12.164 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.740    -0.653    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.234 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          1.449     1.215    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.299     1.514 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2/O
                         net (fo=9, routed)           0.597     2.111    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.235 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1/O
                         net (fo=4, routed)           0.624     2.859    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.118     2.977 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4/O
                         net (fo=3, routed)           0.562     3.539    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4_n_0
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.326     3.865 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.865    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[1]_i_1__1_n_0
    SLICE_X41Y24         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.562    12.164    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y24         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[1]/C
                         clock pessimism              0.626    12.790    
                         clock uncertainty           -0.172    12.618    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.032    12.650    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[1]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  8.785    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.279ns (28.354%)  route 3.232ns (71.646%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 12.164 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.740    -0.653    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.234 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          1.449     1.215    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.299     1.514 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2/O
                         net (fo=9, routed)           0.597     2.111    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.235 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1/O
                         net (fo=4, routed)           0.624     2.859    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.118     2.977 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4/O
                         net (fo=3, routed)           0.562     3.539    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I2_O)        0.319     3.858 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[2]_i_1/O
                         net (fo=1, routed)           0.000     3.858    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[2]_i_1_n_0
    SLICE_X41Y24         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.562    12.164    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y24         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
                         clock pessimism              0.626    12.790    
                         clock uncertainty           -0.172    12.618    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.075    12.693    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 2.193ns (49.413%)  route 2.245ns (50.587%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.738    -0.655    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y22         SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.962 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/Q
                         net (fo=6, routed)           0.885     1.847    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/data_o[9]
    SLICE_X39Y22         LUT3 (Prop_lut3_I1_O)        0.328     2.175 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[0]_i_2/O
                         net (fo=2, routed)           0.682     2.856    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[0]_i_2_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.980 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[3]_i_2/O
                         net (fo=3, routed)           0.679     3.659    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[3]_i_2_n_0
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.783 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000     3.783    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[1]_i_1_n_0
    SLICE_X39Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[1]/C
                         clock pessimism              0.625    12.791    
                         clock uncertainty           -0.172    12.619    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)        0.031    12.650    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.286ns (29.196%)  route 3.119ns (70.804%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.740    -0.653    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.234 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          1.449     1.215    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.299     1.514 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2/O
                         net (fo=9, routed)           0.597     2.111    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.235 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1/O
                         net (fo=4, routed)           0.624     2.859    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.118     2.977 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4/O
                         net (fo=3, routed)           0.449     3.426    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.326     3.752 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.752    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_1__1_n_0
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
                         clock pessimism              0.626    12.792    
                         clock uncertainty           -0.172    12.620    
    SLICE_X41Y23         FDRE (Setup_fdre_C_D)        0.031    12.651    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             8.939ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.556ns (35.298%)  route 2.852ns (64.702%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 12.181 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.756    -0.637    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y2          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.218 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/Q
                         net (fo=11, routed)          1.022     0.804    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg_n_0_[2]
    SLICE_X39Y0          LUT3 (Prop_lut3_I2_O)        0.327     1.131 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[2]_i_3/O
                         net (fo=5, routed)           1.131     2.261    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[2]_i_3_n_0
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.354     2.615 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_14__0/O
                         net (fo=2, routed)           0.535     3.150    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_14__0_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I0_O)        0.332     3.482 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[3]_i_5__0/O
                         net (fo=1, routed)           0.165     3.647    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[3]_i_5__0_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.771 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.771    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[3]_i_1__0_n_0
    SLICE_X38Y1          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.579    12.181    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y1          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.625    12.806    
                         clock uncertainty           -0.172    12.634    
    SLICE_X38Y1          FDCE (Setup_fdce_C_D)        0.077    12.711    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.939    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.188ns (27.216%)  route 3.177ns (72.784%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 12.167 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.739    -0.654    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/Q
                         net (fo=10, routed)          1.265     1.067    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[3]
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.191 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.360     1.550    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.674 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.894     2.569    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           0.658     3.379    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]_0
    SLICE_X42Y22         LUT3 (Prop_lut3_I1_O)        0.332     3.711 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.711    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[1]_i_1__1_n_0
    SLICE_X42Y22         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.565    12.167    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y22         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[1]/C
                         clock pessimism              0.626    12.793    
                         clock uncertainty           -0.172    12.621    
    SLICE_X42Y22         FDCE (Setup_fdce_C_D)        0.077    12.698    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                  8.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.565%)  route 0.162ns (46.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.200    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[1]
    SLICE_X38Y3          LUT4 (Prop_lut4_I3_O)        0.046    -0.154 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.154    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg[8]_i_1__0_n_0
    SLICE_X38Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[8]/C
                         clock pessimism              0.246    -0.490    
                         clock uncertainty            0.172    -0.317    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.133    -0.184    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.093%)  route 0.165ns (53.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.591    -0.504    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[14]/Q
                         net (fo=3, routed)           0.165    -0.198    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[14]
    SLICE_X37Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.860    -0.737    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/C
                         clock pessimism              0.249    -0.488    
                         clock uncertainty            0.172    -0.315    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.075    -0.240    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.424%)  route 0.137ns (45.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[7]/Q
                         net (fo=5, routed)           0.137    -0.201    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[7]
    SLICE_X39Y6          FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y6          FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[7]/C
                         clock pessimism              0.246    -0.490    
                         clock uncertainty            0.172    -0.317    
    SLICE_X39Y6          FDSE (Hold_fdse_C_D)         0.070    -0.247    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[7]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.334%)  route 0.170ns (54.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.591    -0.504    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/Q
                         net (fo=3, routed)           0.170    -0.193    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[15]
    SLICE_X37Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.860    -0.737    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/C
                         clock pessimism              0.249    -0.488    
                         clock uncertainty            0.172    -0.315    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.071    -0.244    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.584    -0.511    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[2]/Q
                         net (fo=3, routed)           0.148    -0.222    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[2]
    SLICE_X41Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.177 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.177    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_1
    SLICE_X41Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.850    -0.747    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.172    -0.325    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.091    -0.234    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.950%)  route 0.158ns (49.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.158    -0.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q
    SLICE_X41Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.172    -0.312    
    SLICE_X41Y6          FDRE (Hold_fdre_C_D)         0.075    -0.237    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.924%)  route 0.179ns (49.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.584    -0.511    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/Q
                         net (fo=12, routed)          0.179    -0.190    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/p_0_in3_in
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.045    -0.145 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_5
    SLICE_X42Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.848    -0.749    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
                         clock pessimism              0.249    -0.500    
                         clock uncertainty            0.172    -0.327    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.121    -0.206    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.520%)  route 0.162ns (46.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.591    -0.504    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=6, routed)           0.162    -0.201    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X37Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.156 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_1/O
                         net (fo=1, routed)           0.000    -0.156    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_1_n_0
    SLICE_X37Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_reg/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.172    -0.314    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.091    -0.223    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.582    -0.513    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.135    -0.214    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[5]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.045    -0.169 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.169    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1_n_0
    SLICE_X43Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.848    -0.749    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.500    
                         clock uncertainty            0.172    -0.327    
    SLICE_X43Y23         FDCE (Hold_fdce_C_D)         0.091    -0.236    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.957%)  route 0.187ns (57.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[8]/Q
                         net (fo=6, routed)           0.187    -0.174    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[8]
    SLICE_X37Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[8]/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.172    -0.314    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.072    -0.242    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[8]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.068    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
  To Clock:  clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.190ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.110ns  (logic 2.228ns (43.602%)  route 2.882ns (56.398%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.253     2.245    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.150     2.395 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.222     3.617    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.326     3.943 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2/O
                         net (fo=1, routed)           0.407     4.350    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_2_n_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.474 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1/O
                         net (fo=1, routed)           0.000     4.474    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_1_n_0
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X43Y9          FDCE (Setup_fdce_C_D)        0.031    12.664    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                          -4.474    
  -------------------------------------------------------------------
                         slack                                  8.190    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.556ns (31.669%)  route 3.357ns (68.331%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 12.181 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.756    -0.637    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y2          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.218 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/Q
                         net (fo=11, routed)          1.022     0.804    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg_n_0_[2]
    SLICE_X39Y0          LUT3 (Prop_lut3_I2_O)        0.327     1.131 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[2]_i_3/O
                         net (fo=5, routed)           1.131     2.261    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[2]_i_3_n_0
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.354     2.615 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_14__0/O
                         net (fo=2, routed)           0.544     3.159    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_14__0_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I1_O)        0.332     3.491 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_6__0/O
                         net (fo=1, routed)           0.661     4.153    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_6__0_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.124     4.277 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.277    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_1__0_n_0
    SLICE_X38Y1          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.579    12.181    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y1          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[4]/C
                         clock pessimism              0.625    12.806    
                         clock uncertainty           -0.172    12.634    
    SLICE_X38Y1          FDCE (Setup_fdce_C_D)        0.081    12.715    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -4.277    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.442ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 2.228ns (45.890%)  route 2.627ns (54.110%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 12.179 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.757    -0.636    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X42Y6          SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     0.992 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[1].srl16_i/Q
                         net (fo=18, routed)          1.253     2.245    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/data_o[1]
    SLICE_X43Y22         LUT2 (Prop_lut2_I1_O)        0.150     2.395 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1/O
                         net (fo=2, routed)           1.220     3.615    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[6]_i_3__1_n_0
    SLICE_X43Y9          LUT2 (Prop_lut2_I0_O)        0.326     3.941 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2/O
                         net (fo=1, routed)           0.154     4.095    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_2_n_0
    SLICE_X43Y9          LUT3 (Prop_lut3_I2_O)        0.124     4.219 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1/O
                         net (fo=1, routed)           0.000     4.219    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[2]_i_1_n_0
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.577    12.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X43Y9          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]/C
                         clock pessimism              0.626    12.805    
                         clock uncertainty           -0.172    12.633    
    SLICE_X43Y9          FDCE (Setup_fdce_C_D)        0.029    12.662    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -4.219    
  -------------------------------------------------------------------
                         slack                                  8.442    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.188ns (24.940%)  route 3.575ns (75.060%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.739    -0.654    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/Q
                         net (fo=10, routed)          1.265     1.067    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[3]
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.191 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.360     1.550    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.674 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.894     2.569    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           0.726     3.446    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout_reg[4]_2
    SLICE_X43Y22         LUT4 (Prop_lut4_I2_O)        0.332     3.778 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.331     4.110    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/D[0]
    SLICE_X43Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]/C
                         clock pessimism              0.626    12.792    
                         clock uncertainty           -0.172    12.620    
    SLICE_X43Y23         FDCE (Setup_fdce_C_D)       -0.047    12.573    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.785ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.518ns  (logic 1.286ns (28.465%)  route 3.232ns (71.535%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 12.164 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.740    -0.653    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.234 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          1.449     1.215    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.299     1.514 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2/O
                         net (fo=9, routed)           0.597     2.111    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.235 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1/O
                         net (fo=4, routed)           0.624     2.859    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.118     2.977 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4/O
                         net (fo=3, routed)           0.562     3.539    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4_n_0
    SLICE_X41Y24         LUT3 (Prop_lut3_I0_O)        0.326     3.865 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.865    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[1]_i_1__1_n_0
    SLICE_X41Y24         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.562    12.164    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y24         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[1]/C
                         clock pessimism              0.626    12.790    
                         clock uncertainty           -0.172    12.618    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.032    12.650    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[1]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                          -3.865    
  -------------------------------------------------------------------
                         slack                                  8.785    

Slack (MET) :             8.835ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.279ns (28.354%)  route 3.232ns (71.646%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 12.164 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.740    -0.653    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.234 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          1.449     1.215    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.299     1.514 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2/O
                         net (fo=9, routed)           0.597     2.111    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.235 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1/O
                         net (fo=4, routed)           0.624     2.859    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.118     2.977 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4/O
                         net (fo=3, routed)           0.562     3.539    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4_n_0
    SLICE_X41Y24         LUT4 (Prop_lut4_I2_O)        0.319     3.858 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[2]_i_1/O
                         net (fo=1, routed)           0.000     3.858    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[2]_i_1_n_0
    SLICE_X41Y24         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.562    12.164    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y24         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]/C
                         clock pessimism              0.626    12.790    
                         clock uncertainty           -0.172    12.618    
    SLICE_X41Y24         FDRE (Setup_fdre_C_D)        0.075    12.693    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  8.835    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.438ns  (logic 2.193ns (49.413%)  route 2.245ns (50.587%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.738    -0.655    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/pix_clk
    SLICE_X38Y22         SRL16E                                       r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     0.962 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/srldly_0/srl[20].srl16_i/Q
                         net (fo=6, routed)           0.885     1.847    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/data_o[9]
    SLICE_X39Y22         LUT3 (Prop_lut3_I1_O)        0.328     2.175 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[0]_i_2/O
                         net (fo=2, routed)           0.682     2.856    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[0]_i_2_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.980 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[3]_i_2/O
                         net (fo=3, routed)           0.679     3.659    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[3]_i_2_n_0
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.124     3.783 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[1]_i_1/O
                         net (fo=1, routed)           0.000     3.783    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[1]_i_1_n_0
    SLICE_X39Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X39Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[1]/C
                         clock pessimism              0.625    12.791    
                         clock uncertainty           -0.172    12.619    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)        0.031    12.650    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[1]
  -------------------------------------------------------------------
                         required time                         12.650    
                         arrival time                          -3.783    
  -------------------------------------------------------------------
                         slack                                  8.866    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 1.286ns (29.196%)  route 3.119ns (70.804%))
  Logic Levels:           4  (LUT3=1 LUT5=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 12.166 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.740    -0.653    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.234 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[0]/Q
                         net (fo=17, routed)          1.449     1.215    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg_n_0_[0]
    SLICE_X41Y22         LUT5 (Prop_lut5_I0_O)        0.299     1.514 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2/O
                         net (fo=9, routed)           0.597     2.111    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_2_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.124     2.235 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1/O
                         net (fo=4, routed)           0.624     2.859    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n0q_m[3]_i_2__1_n_0
    SLICE_X41Y23         LUT5 (Prop_lut5_I3_O)        0.118     2.977 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4/O
                         net (fo=3, routed)           0.449     3.426    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_4_n_0
    SLICE_X41Y23         LUT3 (Prop_lut3_I2_O)        0.326     3.752 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.752    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m[3]_i_1__1_n_0
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.564    12.166    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
                         clock pessimism              0.626    12.792    
                         clock uncertainty           -0.172    12.620    
    SLICE_X41Y23         FDRE (Setup_fdre_C_D)        0.031    12.651    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                          -3.752    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             8.939ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.556ns (35.298%)  route 2.852ns (64.702%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 12.181 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.756    -0.637    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y2          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.419    -0.218 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg[2]/Q
                         net (fo=11, routed)          1.022     0.804    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1q_m_reg_n_0_[2]
    SLICE_X39Y0          LUT3 (Prop_lut3_I2_O)        0.327     1.131 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[2]_i_3/O
                         net (fo=5, routed)           1.131     2.261    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[2]_i_3_n_0
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.354     2.615 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_14__0/O
                         net (fo=2, routed)           0.535     3.150    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[4]_i_14__0_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I0_O)        0.332     3.482 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[3]_i_5__0/O
                         net (fo=1, routed)           0.165     3.647    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[3]_i_5__0_n_0
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.771 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.771    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt[3]_i_1__0_n_0
    SLICE_X38Y1          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.579    12.181    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y1          FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[3]/C
                         clock pessimism              0.625    12.806    
                         clock uncertainty           -0.172    12.634    
    SLICE_X38Y1          FDCE (Setup_fdce_C_D)        0.077    12.711    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -3.771    
  -------------------------------------------------------------------
                         slack                                  8.939    

Slack (MET) :             8.987ns  (required time - arrival time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@13.468ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 1.188ns (27.216%)  route 3.177ns (72.784%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 12.167 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.739    -0.654    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.198 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg[3]/Q
                         net (fo=10, routed)          1.265     1.067    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1q_m_reg_n_0_[3]
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124     1.191 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1/O
                         net (fo=1, routed)           0.360     1.550    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_10__1_n_0
    SLICE_X38Y25         LUT5 (Prop_lut5_I0_O)        0.124     1.674 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1/O
                         net (fo=5, routed)           0.894     2.569    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/cnt[4]_i_3__1_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.152     2.721 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[9]_i_2__1/O
                         net (fo=9, routed)           0.658     3.379    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[8]_0
    SLICE_X42Y22         LUT3 (Prop_lut3_I1_O)        0.332     3.711 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.711    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[1]_i_1__1_n_0
    SLICE_X42Y22         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                     13.468    13.468 r  
    H16                                               0.000    13.468 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000    13.468    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    14.855 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.017    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.912 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.511    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         1.565    12.167    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y22         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[1]/C
                         clock pessimism              0.626    12.793    
                         clock uncertainty           -0.172    12.621    
    SLICE_X42Y22         FDCE (Setup_fdce_C_D)        0.077    12.698    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         12.698    
                         arrival time                          -3.711    
  -------------------------------------------------------------------
                         slack                                  8.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.187ns (53.565%)  route 0.162ns (46.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X39Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d_reg[1]/Q
                         net (fo=4, routed)           0.162    -0.200    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/n1d[1]
    SLICE_X38Y3          LUT4 (Prop_lut4_I3_O)        0.046    -0.154 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.154    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg[8]_i_1__0_n_0
    SLICE_X38Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/pix_clk
    SLICE_X38Y3          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[8]/C
                         clock pessimism              0.246    -0.490    
                         clock uncertainty            0.172    -0.317    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.133    -0.184    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encg/q_m_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.093%)  route 0.165ns (53.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.591    -0.504    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[14]/Q
                         net (fo=3, routed)           0.165    -0.198    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[14]
    SLICE_X37Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.860    -0.737    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]/C
                         clock pessimism              0.249    -0.488    
                         clock uncertainty            0.172    -0.315    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.075    -0.240    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[14]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.424%)  route 0.137ns (45.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X38Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.339 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg[7]/Q
                         net (fo=5, routed)           0.137    -0.201    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_VCNT_reg_n_0_[7]
    SLICE_X39Y6          FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X39Y6          FDSE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[7]/C
                         clock pessimism              0.246    -0.490    
                         clock uncertainty            0.172    -0.317    
    SLICE_X39Y6          FDSE (Hold_fdse_C_D)         0.070    -0.247    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_Y_COORD_reg[7]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.334%)  route 0.170ns (54.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.591    -0.504    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y8          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[15]/Q
                         net (fo=3, routed)           0.170    -0.193    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[15]
    SLICE_X37Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.860    -0.737    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]/C
                         clock pessimism              0.249    -0.488    
                         clock uncertainty            0.172    -0.315    
    SLICE_X37Y7          FDRE (Hold_fdre_C_D)         0.071    -0.244    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[15]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.683%)  route 0.148ns (44.317%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.584    -0.511    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d_reg[2]/Q
                         net (fo=3, routed)           0.148    -0.222    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/n1d[2]
    SLICE_X41Y22         LUT6 (Prop_lut6_I1_O)        0.045    -0.177 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.177    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_1
    SLICE_X41Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.850    -0.747    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X41Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism              0.249    -0.498    
                         clock uncertainty            0.172    -0.325    
    SLICE_X41Y22         FDRE (Hold_fdre_C_D)         0.091    -0.234    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.950%)  route 0.158ns (49.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.594    -0.501    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X42Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.164    -0.337 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.158    -0.179    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_q
    SLICE_X41Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.863    -0.734    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/pix_clk
    SLICE_X41Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.172    -0.312    
    SLICE_X41Y6          FDRE (Hold_fdre_C_D)         0.075    -0.237    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.924%)  route 0.179ns (49.076%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.584    -0.511    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X40Y22         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.370 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/vdin_q_reg[3]/Q
                         net (fo=12, routed)          0.179    -0.190    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/p_0_in3_in
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.045    -0.145 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.145    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_5
    SLICE_X42Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.848    -0.749    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
                         clock pessimism              0.249    -0.500    
                         clock uncertainty            0.172    -0.327    
    SLICE_X42Y23         FDRE (Hold_fdre_C_D)         0.121    -0.206    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.520%)  route 0.162ns (46.480%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.591    -0.504    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y7          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[9]/Q
                         net (fo=6, routed)           0.162    -0.201    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[9]
    SLICE_X37Y6          LUT6 (Prop_lut6_I2_O)        0.045    -0.156 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_1/O
                         net (fo=1, routed)           0.000    -0.156    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_i_1_n_0
    SLICE_X37Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_reg/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.172    -0.314    
    SLICE_X37Y6          FDRE (Hold_fdre_C_D)         0.091    -0.223    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HSYNC_reg
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.737%)  route 0.135ns (39.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.582    -0.513    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X42Y23         FDRE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.349 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.135    -0.214    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/q_m_reg_reg_n_0_[5]
    SLICE_X43Y23         LUT3 (Prop_lut3_I0_O)        0.045    -0.169 r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.169    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout[5]_i_1__1_n_0
    SLICE_X43Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.848    -0.749    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/pix_clk
    SLICE_X43Y23         FDCE                                         r  HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]/C
                         clock pessimism              0.249    -0.500    
                         clock uncertainty            0.172    -0.327    
    SLICE_X43Y23         FDCE (Hold_fdce_C_D)         0.091    -0.236    HDMI_CONTROLLER_BD_i/hdmi_tx_0/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise@0.000ns - clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.957%)  route 0.187ns (57.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.592    -0.503    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X36Y6          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg[8]/Q
                         net (fo=6, routed)           0.187    -0.174    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_HCNT_reg_n_0_[8]
    SLICE_X37Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_in1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clk_out1_HDMI_CONTROLLER_BD_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  HDMI_CONTROLLER_BD_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=194, routed)         0.861    -0.736    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/i_CLK
    SLICE_X37Y5          FDRE                                         r  HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[8]/C
                         clock pessimism              0.249    -0.487    
                         clock uncertainty            0.172    -0.314    
    SLICE_X37Y5          FDRE (Hold_fdre_C_D)         0.072    -0.242    HDMI_CONTROLLER_BD_i/VGA_controller_0/inst/r_X_COORD_reg[8]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.068    





