Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Mon Mar 10 09:43:10 2014
| Host         : MCmicro running 64-bit CentOS release 6.5 (Final)
| Command      : report_utilization -file pcie_gen1x1_sub_sys_wrapper_utilization_synth.rpt -pb pcie_gen1x1_sub_sys_wrapper_utilization_synth.pb
| Design       : pcie_gen1x1_sub_sys_wrapper
| Device       : xc7a200t
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
2. Memory
3. DSP
4. IO and GTX Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Loced | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 15556 |     0 |    134600 | 11.55 |
|   LUT as Logic             | 12401 |     0 |    134600 |  9.21 |
|   LUT as Memory            |  3155 |     0 |     46200 |  6.82 |
|     LUT as Distributed RAM |  2524 |     0 |           |       |
|     LUT as Shift Register  |   631 |     0 |           |       |
| Slice Registers            | 15769 |     0 |    269200 |  5.85 |
|   Register as Flip Flop    | 15769 |     0 |    269200 |  5.85 |
|   Register as Latch        |     0 |     0 |    269200 |  0.00 |
| F7 Muxes                   |   470 |     0 |     67300 |  0.69 |
| F8 Muxes                   |    66 |     0 |     33650 |  0.19 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis for a more realistic count.


2. Memory
---------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Loced | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   16 |     0 |       365 |  4.38 |
|   RAMB36/FIFO*    |   16 |     0 |       365 |  4.38 |
|     RAMB36E1 only |   16 |       |           |       |
|   RAMB18          |    0 |     0 |       730 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Loced | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       740 |  0.00 |
+-----------+------+-------+-----------+-------+


4. IO and GTX Specific
----------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Loced | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |  130 |     0 |       400 | 32.50 |
| Bonded IPADs                |    2 |     0 |        26 |  7.69 |
| Bonded OPADs                |    0 |     0 |        16 |  0.00 |
| IBUFGDS                     |    0 |     0 |       384 |  0.00 |
| IDELAYCTRL                  |    1 |     0 |        10 | 10.00 |
| IN_FIFO                     |    8 |     0 |        40 | 20.00 |
| OUT_FIFO                    |   11 |     0 |        40 | 27.50 |
| PHASER_REF                  |    3 |     0 |        10 | 30.00 |
| PHY_CONTROL                 |    3 |     0 |        10 | 30.00 |
| PHASER_OUT/PHASER_OUT_PHY   |   11 |     0 |        40 | 27.50 |
|   PHASER_OUT_PHY only       |   11 |     0 |           |       |
| PHASER_IN/PHASER_IN_PHY     |    8 |     0 |        40 | 20.00 |
|   PHASER_IN_PHY only        |    8 |     0 |           |       |
| IDELAYE2/IDELAYE2_FINEDELAY |   64 |     0 |       500 | 12.80 |
|   IDELAYE2 only             |   64 |     0 |           |       |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |         0 |  0.00 |
| IBUFDS_GTE2                 |    1 |     0 |         8 | 12.50 |
| ILOGIC                      |   64 |     0 |       400 | 16.00 |
|   ISERDES                   |   64 |       |           |       |
| OLOGIC                      |  120 |     0 |       400 | 30.00 |
|   OSERDES                   |  103 |       |           |       |
|   ODDR                      |   17 |       |           |       |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Loced | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    5 |     0 |        32 | 15.62 |
| BUFIO      |    0 |     0 |        40 |  0.00 |
| MMCME2_ADV |    2 |     0 |        10 | 20.00 |
| PLLE2_ADV  |    1 |     0 |        10 | 10.00 |
| BUFMRCE    |    0 |     0 |        20 |  0.00 |
| BUFHCE     |    2 |     0 |       120 |  1.66 |
| BUFR       |    0 |     0 |        40 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Loced | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    0 |     0 |         4 |   0.00 |
| CAPTUREE2   |    0 |     0 |         1 |   0.00 |
| DNA_PORT    |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |   0.00 |
| ICAPE2      |    0 |     0 |         2 |   0.00 |
| PCIE_2_1    |    1 |     0 |         1 | 100.00 |
| STARTUPE2   |    0 |     0 |         1 |   0.00 |
| XADC        |    1 |     0 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


7. Primitives
-------------

+--------------------------+-------+
|         Ref Name         |  Used |
+--------------------------+-------+
| FDRE                     | 15068 |
| LUT6                     |  4497 |
| LUT3                     |  4351 |
| RAMD32                   |  3786 |
| LUT5                     |  3096 |
| LUT4                     |  1451 |
| RAMS32                   |  1262 |
| LUT2                     |  1184 |
| SRLC32E                  |   602 |
| LUT1                     |   556 |
| MUXF7                    |   470 |
| FDCE                     |   310 |
| FDSE                     |   259 |
| CARRY4                   |   155 |
| FDPE                     |   132 |
| OSERDESE2                |   103 |
| OBUFT                    |    72 |
| MUXF8                    |    66 |
| ISERDESE2                |    64 |
| IDELAYE2                 |    64 |
| IBUF_INTERMDISABLE       |    64 |
| OBUF                     |    30 |
| SRL16E                   |    29 |
| ODDR                     |    17 |
| RAMB36E1                 |    16 |
| OBUFTDS                  |    16 |
| IBUFDS_INTERMDISABLE_INT |    16 |
| PHASER_OUT_PHY           |    11 |
| OUT_FIFO                 |    11 |
| IBUF                     |    10 |
| INV                      |     9 |
| PHASER_IN_PHY            |     8 |
| IN_FIFO                  |     8 |
| BUFG                     |     4 |
| PHY_CONTROL              |     3 |
| PHASER_REF               |     3 |
| OBUFDS                   |     2 |
| MMCME2_ADV               |     2 |
| BUFH                     |     2 |
| XADC                     |     1 |
| PLLE2_ADV                |     1 |
| PCIE_2_1                 |     1 |
| IDELAYCTRL               |     1 |
| IBUFDS_GTE2              |     1 |
| IBUFDS                   |     1 |
| GTPE2_COMMON             |     1 |
| GTPE2_CHANNEL            |     1 |
| BUFGCTRL                 |     1 |
+--------------------------+-------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


