[2025-09-17 10:03:38] START suite=qualcomm_srv trace=srv52_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv52_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2826886 heartbeat IPC: 3.537 cumulative IPC: 3.537 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5398443 cumulative IPC: 3.705 (Simulation time: 00 hr 01 min 19 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5398443 cumulative IPC: 3.705 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5398444 heartbeat IPC: 3.889 cumulative IPC: 5 (Simulation time: 00 hr 01 min 19 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14956897 heartbeat IPC: 1.046 cumulative IPC: 1.046 (Simulation time: 00 hr 02 min 26 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 24524484 heartbeat IPC: 1.045 cumulative IPC: 1.046 (Simulation time: 00 hr 03 min 34 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 34071400 heartbeat IPC: 1.047 cumulative IPC: 1.046 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 43627056 heartbeat IPC: 1.047 cumulative IPC: 1.046 (Simulation time: 00 hr 05 min 56 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 53140281 heartbeat IPC: 1.051 cumulative IPC: 1.047 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 62749290 heartbeat IPC: 1.041 cumulative IPC: 1.046 (Simulation time: 00 hr 08 min 17 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv52_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 72369415 heartbeat IPC: 1.039 cumulative IPC: 1.045 (Simulation time: 00 hr 09 min 32 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 81951167 heartbeat IPC: 1.044 cumulative IPC: 1.045 (Simulation time: 00 hr 10 min 44 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 91377462 heartbeat IPC: 1.061 cumulative IPC: 1.047 (Simulation time: 00 hr 11 min 54 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 95328825 cumulative IPC: 1.049 (Simulation time: 00 hr 13 min 00 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 95328825 cumulative IPC: 1.049 (Simulation time: 00 hr 13 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv52_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.049 instructions: 100000002 cycles: 95328825
CPU 0 Branch Prediction Accuracy: 92.37% MPKI: 13.74 Average ROB Occupancy at Mispredict: 29.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06764
BRANCH_INDIRECT: 0.3329
BRANCH_CONDITIONAL: 12.08
BRANCH_DIRECT_CALL: 0.4
BRANCH_INDIRECT_CALL: 0.4784
BRANCH_RETURN: 0.3824


====Backend Stall Breakdown====
ROB_STALL: 227419
LQ_STALL: 0
SQ_STALL: 865536


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 136.94022
REPLAY_LOAD: 76.34152
NON_REPLAY_LOAD: 18.31752

== Total ==
ADDR_TRANS: 50394
REPLAY_LOAD: 31071
NON_REPLAY_LOAD: 145954

== Counts ==
ADDR_TRANS: 368
REPLAY_LOAD: 407
NON_REPLAY_LOAD: 7968

cpu0->cpu0_STLB TOTAL        ACCESS:    2088897 HIT:    2055804 MISS:      33093 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2088897 HIT:    2055804 MISS:      33093 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 140.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9504258 HIT:    8140048 MISS:    1364210 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7689684 HIT:    6511115 MISS:    1178569 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     598298 HIT:     482751 MISS:     115547 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1141812 HIT:    1123329 MISS:      18483 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      74464 HIT:      22853 MISS:      51611 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 35.34 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15036286 HIT:    7572712 MISS:    7463574 MSHR_MERGE:    1812011
cpu0->cpu0_L1I LOAD         ACCESS:   15036286 HIT:    7572712 MISS:    7463574 MSHR_MERGE:    1812011
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.59 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29884624 HIT:   25459384 MISS:    4425240 MSHR_MERGE:    1714352
cpu0->cpu0_L1D LOAD         ACCESS:   16578829 HIT:   14028615 MISS:    2550214 MSHR_MERGE:     512090
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13223929 HIT:   11423506 MISS:    1800423 MSHR_MERGE:    1202123
cpu0->cpu0_L1D TRANSLATION  ACCESS:      81866 HIT:       7263 MISS:      74603 MSHR_MERGE:        139
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.78 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12376215 HIT:   10294715 MISS:    2081500 MSHR_MERGE:    1043857
cpu0->cpu0_ITLB LOAD         ACCESS:   12376215 HIT:   10294715 MISS:    2081500 MSHR_MERGE:    1043857
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.445 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28395006 HIT:   26967223 MISS:    1427783 MSHR_MERGE:     376529
cpu0->cpu0_DTLB LOAD         ACCESS:   28395006 HIT:   26967223 MISS:    1427783 MSHR_MERGE:     376529
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.931 cycles
cpu0->LLC TOTAL        ACCESS:    1548637 HIT:    1462000 MISS:      86637 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1178569 HIT:    1116726 MISS:      61843 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     115547 HIT:     107821 MISS:       7726 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     202910 HIT:     202441 MISS:        469 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      51611 HIT:      35012 MISS:      16599 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1426
  ROW_BUFFER_MISS:      84741
  AVG DBUS CONGESTED CYCLE: 4.59
Channel 0 WQ ROW_BUFFER_HIT:       1088
  ROW_BUFFER_MISS:       8915
  FULL:          0
Channel 0 REFRESHES ISSUED:       7944

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       513773       550951        95301         9752
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         2081         4066         1969
  STLB miss resolved @ L2C                0          819         6752         8346         5423
  STLB miss resolved @ LLC                0          499         7908        17500        11271
  STLB miss resolved @ MEM                0            3         2558         8509        12780

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             189571        48337      1339635       190810          562
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            4         2260          697           53
  STLB miss resolved @ L2C                0         1072         6527         1709           51
  STLB miss resolved @ LLC                1          500         5096         2701          100
  STLB miss resolved @ MEM                1            4          695          498          217
[2025-09-17 10:16:38] END   suite=qualcomm_srv trace=srv52_ap (rc=0)
