[Project]
Current Flow=Generic
VCS=0
version=4
Current Config=compile
[Configurations]
compile=contador
[Library]
contador=.\contador\contador.lib
[$LibMap$]
contador=.
Active_lib=
[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=
[Files]
/cnt.v=-1
[Files.Data]
.\src\cnt.v=Verilog Source Code
[SpecTracer]
WindowVisible=0
[HierarchyViewer]
HierarchyInformation=
ShowHide=ShowTopLevel
Selected=
