# Implementation-of-2-Input-NAND-Gate-using-CMOS-Technology
This repository presents the design of 2 Input NAND Gate . It is implemented on Synopsys Custom Compiler in 28nm technology node.
# Table of Contents
## Introduction
## Tools used
## NAND schematics
## NAND symbol
## Testbench schematics of 2 Input-NAND-Gate
## Simulation result
## Netlist
## Author
N Nagamallishwar, Bachelor of Technology, Indian Institute of Information Technology, Tiruchirappalli
## Acknowledgements
* [Kunal Ghosh, Co-founder, VSD Corp. Pvt. Ltd.](https://www.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836/)
* [Synopsys Inc](https://www.synopsys.com/)
* IIT Hyderabad
* Sameer Durgoji, NIT Karnataka
* Chinmaya Panda, IIT Hyderabad

## Reference
* [1] Digital Design,
Book by M. Morris Mano
* [2] Design of Analog CMOS Integrated Circuits -
McGraw Hill India
