--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Genius.twx Genius.ncd -o Genius.twr Genius.pcf -ucf
nexys2.ucf

Design file:              Genius.ncd
Physical constraint file: Genius.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
diff<0>     |    2.257(R)|    0.548(R)|clk_BUFGP         |   0.000|
diff<1>     |    2.238(R)|    0.501(R)|clk_BUFGP         |   0.000|
reset       |    5.208(R)|    0.606(R)|clk_BUFGP         |   0.000|
start       |    9.969(R)|    0.672(R)|clk_BUFGP         |   0.000|
switches<0> |   11.771(R)|    0.510(R)|clk_BUFGP         |   0.000|
switches<1> |   12.004(R)|    0.981(R)|clk_BUFGP         |   0.000|
switches<2> |   11.426(R)|    0.766(R)|clk_BUFGP         |   0.000|
switches<3> |   12.090(R)|    0.510(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
anode<0>    |    8.060(R)|clk_BUFGP         |   0.000|
anode<1>    |    8.245(R)|clk_BUFGP         |   0.000|
anode<2>    |    9.184(R)|clk_BUFGP         |   0.000|
anode<3>    |    8.622(R)|clk_BUFGP         |   0.000|
blue<0>     |    9.358(R)|clk_BUFGP         |   0.000|
blue<1>     |    9.246(R)|clk_BUFGP         |   0.000|
display<0>  |   13.068(R)|clk_BUFGP         |   0.000|
display<1>  |   14.747(R)|clk_BUFGP         |   0.000|
display<2>  |   14.344(R)|clk_BUFGP         |   0.000|
display<3>  |   14.884(R)|clk_BUFGP         |   0.000|
display<4>  |   15.430(R)|clk_BUFGP         |   0.000|
display<5>  |   14.403(R)|clk_BUFGP         |   0.000|
display<6>  |   14.130(R)|clk_BUFGP         |   0.000|
green<0>    |    8.317(R)|clk_BUFGP         |   0.000|
green<1>    |    9.073(R)|clk_BUFGP         |   0.000|
green<2>    |    8.951(R)|clk_BUFGP         |   0.000|
h_sync      |    8.464(R)|clk_BUFGP         |   0.000|
leds<0>     |    8.454(R)|clk_BUFGP         |   0.000|
leds<1>     |    8.517(R)|clk_BUFGP         |   0.000|
leds<2>     |    8.645(R)|clk_BUFGP         |   0.000|
leds<3>     |    8.936(R)|clk_BUFGP         |   0.000|
red<0>      |    8.057(R)|clk_BUFGP         |   0.000|
red<1>      |    8.136(R)|clk_BUFGP         |   0.000|
red<2>      |    9.192(R)|clk_BUFGP         |   0.000|
v_sync      |    8.827(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   21.909|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 20 20:21:15 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 241 MB



