// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table internal header
//
// Internal details; most calling programs do not need this header,
// unless using verilator public meta comments.

#ifndef VERILATED_VTOP__SYMS_H_
#define VERILATED_VTOP__SYMS_H_  // guard

#include "verilated.h"

// INCLUDE MODEL CLASS

#include "Vtop.h"

// INCLUDE MODULE CLASSES
#include "Vtop___024root.h"
#include "Vtop_pcie_phy_pkg.h"
#include "Vtop_pcie_datalink_pkg.h"

// DPI TYPES for DPI Export callbacks (Internal use)

// SYMS CLASS (contains all model state)
class Vtop__Syms final : public VerilatedSyms {
  public:
    // INTERNAL STATE
    Vtop* const __Vm_modelp;
    bool __Vm_activity = false;  ///< Used by trace routines to determine change occurred
    uint32_t __Vm_baseCode = 0;  ///< Used by trace routines when tracing multiple models
    VlDeleter __Vm_deleter;
    bool __Vm_didInit = false;

    // MODULE INSTANCE STATE
    Vtop___024root                 TOP;
    Vtop_pcie_datalink_pkg         TOP__pcie_datalink_pkg;
    Vtop_pcie_phy_pkg              TOP__pcie_phy_pkg;

    // SCOPE NAMES
    VerilatedScope __Vscope_TOP;
    VerilatedScope __Vscope_pcie_datalink_layer;
    VerilatedScope __Vscope_pcie_datalink_layer__arbiter_mux_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__arbiter_mux_inst__arb_inst__priority_encoder_masked;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__dllp_axis_register_inst__genblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__axis_user_demux_inst__tlp_axis_register_inst__genblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_inst__genblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_inst__genblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__axis_register_pipeline_stage_2_inst__genblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__byteswap;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__byteswap__unnamedblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__dllp2tlp_fifo_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst0;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst2;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp2tlp_inst__tlp_crc16_inst__pcie_crc8_inst3;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__axis_register_pipeline_inst__genblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__byteswap;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__byteswap__unnamedblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_0;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_2;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__crc_inst_3;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_fc_update_inst__dllp_crc_inst__unnamedblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__axis_register_inst__genblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__byteswap;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__byteswap__unnamedblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_0;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_2;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__crc_inst_3;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_receive_inst__dllp_handler_inst__pcie_datalink_crc_inst__unnamedblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__arbiter_mux_inst__arb_inst__priority_encoder_masked;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__0__KET__;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__1__KET__;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__gen_retry_counters__BRA__2__KET__;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__retry_tracking_combo;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__retry_tracking_combo__unnamedblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__retry_tracking_combo__unnamedblk2;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__retry_tracking_combo__unnamedblk3;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_management_inst__retry_tracking_combo__unnamedblk3__unnamedblk4;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET__;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__0__KET____axis_retry_fifo_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET__;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__1__KET____axis_retry_fifo_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET__;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__gen_retry_axis_fifo__BRA__2__KET____axis_retry_fifo_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__transmit_tlp_combo;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__transmit_tlp_combo__unnamedblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__retry_transmit_inst__transmit_tlp_combo__unnamedblk1__unnamedblk2;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_flow_inst__genblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_input_skid_inst__genblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__axis_output_register_inst__genblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__byteswap;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__byteswap__unnamedblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk2;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk3;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk4;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk5;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk6;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__main_seq__unnamedblk7;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst0;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst1;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst2;
    VerilatedScope __Vscope_pcie_datalink_layer__dllp_transmit_inst__tlp2dllp_inst__tlp_crc16_inst__pcie_crc8_inst3;
    VerilatedScope __Vscope_pcie_datalink_layer__pcie_datalink_init_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__axis_register_pipeline_inst__genblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__byteswap;
    VerilatedScope __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__byteswap__unnamedblk1;
    VerilatedScope __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst;
    VerilatedScope __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_0;
    VerilatedScope __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_1;
    VerilatedScope __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_2;
    VerilatedScope __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__crc_inst_3;
    VerilatedScope __Vscope_pcie_datalink_layer__pcie_flow_ctrl_init_inst__dllp_crc_inst__unnamedblk1;
    VerilatedScope __Vscope_pcie_datalink_pkg;
    VerilatedScope __Vscope_pcie_phy_pkg;

    // SCOPE HIERARCHY
    VerilatedHierarchy __Vhier;

    // CONSTRUCTORS
    Vtop__Syms(VerilatedContext* contextp, const char* namep, Vtop* modelp);
    ~Vtop__Syms();

    // METHODS
    const char* name() { return TOP.name(); }
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);

#endif  // guard
