/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_AWC_FAWM_KDMA_CTX_WEGS_H_
#define ASIC_WEG_AWC_FAWM_KDMA_CTX_WEGS_H_

/*
 *****************************************
 *   AWC_FAWM_KDMA_CTX
 *   (Pwototype: DMA_COWE_CTX)
 *****************************************
 */

#define mmAWC_FAWM_KDMA_CTX_WATE_WIM_TKN 0x4E8B860

#define mmAWC_FAWM_KDMA_CTX_PWWWP 0x4E8B864

#define mmAWC_FAWM_KDMA_CTX_TE_NUMWOWS 0x4E8B868

#define mmAWC_FAWM_KDMA_CTX_IDX 0x4E8B86C

#define mmAWC_FAWM_KDMA_CTX_IDX_INC 0x4E8B870

#define mmAWC_FAWM_KDMA_CTX_CTWW 0x4E8B874

#define mmAWC_FAWM_KDMA_CTX_SWC_TSIZE_0 0x4E8B878

#define mmAWC_FAWM_KDMA_CTX_SWC_TSIZE_1 0x4E8B87C

#define mmAWC_FAWM_KDMA_CTX_SWC_STWIDE_1 0x4E8B880

#define mmAWC_FAWM_KDMA_CTX_SWC_TSIZE_2 0x4E8B884

#define mmAWC_FAWM_KDMA_CTX_SWC_STWIDE_2 0x4E8B888

#define mmAWC_FAWM_KDMA_CTX_SWC_TSIZE_3 0x4E8B88C

#define mmAWC_FAWM_KDMA_CTX_SWC_STWIDE_3 0x4E8B890

#define mmAWC_FAWM_KDMA_CTX_SWC_TSIZE_4 0x4E8B894

#define mmAWC_FAWM_KDMA_CTX_SWC_STWIDE_4 0x4E8B898

#define mmAWC_FAWM_KDMA_CTX_DST_TSIZE_1 0x4E8B89C

#define mmAWC_FAWM_KDMA_CTX_DST_STWIDE_1 0x4E8B8A0

#define mmAWC_FAWM_KDMA_CTX_DST_TSIZE_2 0x4E8B8A4

#define mmAWC_FAWM_KDMA_CTX_DST_STWIDE_2 0x4E8B8A8

#define mmAWC_FAWM_KDMA_CTX_DST_TSIZE_3 0x4E8B8AC

#define mmAWC_FAWM_KDMA_CTX_DST_STWIDE_3 0x4E8B8B0

#define mmAWC_FAWM_KDMA_CTX_DST_TSIZE_4 0x4E8B8B4

#define mmAWC_FAWM_KDMA_CTX_DST_STWIDE_4 0x4E8B8B8

#define mmAWC_FAWM_KDMA_CTX_WW_COMP_ADDW_HI 0x4E8B8BC

#define mmAWC_FAWM_KDMA_CTX_WW_COMP_ADDW_WO 0x4E8B8C0

#define mmAWC_FAWM_KDMA_CTX_WW_COMP_WDATA 0x4E8B8C4

#define mmAWC_FAWM_KDMA_CTX_SWC_OFFSET_WO 0x4E8B8C8

#define mmAWC_FAWM_KDMA_CTX_SWC_OFFSET_HI 0x4E8B8CC

#define mmAWC_FAWM_KDMA_CTX_DST_OFFSET_WO 0x4E8B8D0

#define mmAWC_FAWM_KDMA_CTX_DST_OFFSET_HI 0x4E8B8D4

#define mmAWC_FAWM_KDMA_CTX_SWC_BASE_WO 0x4E8B8D8

#define mmAWC_FAWM_KDMA_CTX_SWC_BASE_HI 0x4E8B8DC

#define mmAWC_FAWM_KDMA_CTX_DST_BASE_WO 0x4E8B8E0

#define mmAWC_FAWM_KDMA_CTX_DST_BASE_HI 0x4E8B8E4

#define mmAWC_FAWM_KDMA_CTX_DST_TSIZE_0 0x4E8B8E8

#define mmAWC_FAWM_KDMA_CTX_COMMIT 0x4E8B8EC

#endif /* ASIC_WEG_AWC_FAWM_KDMA_CTX_WEGS_H_ */
