 
****************************************
Report : qor
Design : registeredTree
Version: U-2022.12-SP7
Date   : Sun Dec 24 19:12:00 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              58.00
  Critical Path Length:         29.91
  Critical Path Slack:           0.01
  Critical Path Clk Period:     30.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:        649
  Leaf Cell Count:               3684
  Buf/Inv Cell Count:             426
  Buf Cell Count:                  53
  Inv Cell Count:                 373
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3555
  Sequential Cell Count:          129
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    37614.182981
  Noncombinational Area:  3209.932760
  Buf/Inv Area:           2463.436859
  Total Buffer Area:           400.90
  Total Inverter Area:        2062.54
  Macro/Black Box Area:      0.000000
  Net Area:               3586.435629
  -----------------------------------
  Cell Area:             40824.115741
  Design Area:           44410.551370


  Design Rules
  -----------------------------------
  Total Number of Nets:          3826
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.36
  Logic Optimization:                  4.94
  Mapping Optimization:               16.54
  -----------------------------------------
  Overall Compile Time:               22.50
  Overall Compile Wall Clock Time:    22.74

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
