

================================================================
== Vitis HLS Report for 'sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2'
================================================================
* Date:           Sun Dec 17 06:35:21 2023

* Version:        2020.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        sobel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262241|   262241|  0.874 ms|  0.874 ms|  262241|  262241|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_45_1_VITIS_LOOP_46_2  |   262239|   262239|        97|          1|          1|  262144|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 97


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 97
* Pipeline : 1
  Pipeline-0 : II = 1, D = 97, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.22>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%shiftreg = alloca i32 1"   --->   Operation 100 'alloca' 'shiftreg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%pix_v_sobel_1 = alloca i32 1"   --->   Operation 101 'alloca' 'pix_v_sobel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 102 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%empty_33 = alloca i32 1"   --->   Operation 103 'alloca' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%xi = alloca i32 1"   --->   Operation 104 'alloca' 'xi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%yi = alloca i32 1"   --->   Operation 105 'alloca' 'yi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 106 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%empty_34 = alloca i32 1"   --->   Operation 107 'alloca' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%empty_35 = alloca i32 1"   --->   Operation 108 'alloca' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%empty_36 = alloca i32 1"   --->   Operation 109 'alloca' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf"   --->   Operation 110 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_r"   --->   Operation 111 'read' 'out_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln45_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln45"   --->   Operation 112 'read' 'sext_ln45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln45_cast = sext i58 %sext_ln45_read"   --->   Operation 113 'sext' 'sext_ln45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_11, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_2, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_11, i32 0, i32 0, void @empty, i32 64, i32 0, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %empty_36"   --->   Operation 116 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 117 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %empty_35"   --->   Operation 117 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 118 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %empty_34"   --->   Operation 118 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 119 [1/1] (0.38ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten"   --->   Operation 119 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 120 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %yi"   --->   Operation 120 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 121 [1/1] (0.38ns)   --->   "%store_ln0 = store i10 0, i10 %xi"   --->   Operation 121 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 122 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %empty_33"   --->   Operation 122 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 123 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %empty"   --->   Operation 123 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 124 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %pix_v_sobel_1"   --->   Operation 124 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 125 [1/1] (0.38ns)   --->   "%store_ln0 = store i504 0, i504 %shiftreg"   --->   Operation 125 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc106.2"   --->   Operation 126 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i19 %indvar_flatten"   --->   Operation 127 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.71ns)   --->   "%icmp_ln45 = icmp_eq  i19 %indvar_flatten_load, i19 262144" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 128 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.80ns)   --->   "%add_ln45 = add i19 %indvar_flatten_load, i19 1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 129 'add' 'add_ln45' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.inc171, void %for.end173.exitStub" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 130 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%xi_load = load i10 %xi" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 131 'load' 'xi_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.60ns)   --->   "%icmp_ln46 = icmp_eq  i10 %xi_load, i10 512" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 132 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.30ns)   --->   "%select_ln45 = select i1 %icmp_ln46, i10 0, i10 %xi_load" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 133 'select' 'select_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i10 %select_ln45" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 134 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i10 %select_ln45" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 135 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%line_buf_addr = getelementptr i24 %line_buf, i64 0, i64 %zext_ln46_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:56]   --->   Operation 136 'getelementptr' 'line_buf_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 137 [2/2] (1.19ns)   --->   "%line_buf_load = load i9 %line_buf_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:56]   --->   Operation 137 'load' 'line_buf_load' <Predicate = (!icmp_ln45)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i10 %select_ln45" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:59]   --->   Operation 138 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.61ns)   --->   "%icmp_ln59 = icmp_eq  i6 %trunc_ln46, i6 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:59]   --->   Operation 139 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln45)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i9 %trunc_ln59" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:124]   --->   Operation 140 'zext' 'zext_ln124' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.71ns)   --->   "%add_ln124 = add i10 %zext_ln124, i10 1020" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:124]   --->   Operation 141 'add' 'add_ln124' <Predicate = (!icmp_ln45)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.60ns)   --->   "%icmp_ln124 = icmp_ugt  i10 %add_ln124, i10 504" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:124]   --->   Operation 142 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln45)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%empty_38 = trunc i19 %indvar_flatten_load"   --->   Operation 143 'trunc' 'empty_38' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 0, i9 %empty_38"   --->   Operation 144 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.71ns)   --->   "%empty_39 = icmp_eq  i19 %tmp_17, i19 0"   --->   Operation 145 'icmp' 'empty_39' <Predicate = (!icmp_ln45)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %empty_39, void %BurstBB, void %ReqBB"   --->   Operation 146 'br' 'br_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.72ns)   --->   "%add_ln46 = add i10 %select_ln45, i10 1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 147 'add' 'add_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%empty_40 = trunc i19 %add_ln45" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 148 'trunc' 'empty_40' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i10.i9, i10 0, i9 %empty_40" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 149 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.71ns)   --->   "%empty_41 = icmp_eq  i19 %tmp_18, i19 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 150 'icmp' 'empty_41' <Predicate = (!icmp_ln45)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %empty_41, void %BurstBB21, void %RespBB" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 151 'br' 'br_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.38ns)   --->   "%store_ln46 = store i19 %add_ln45, i19 %indvar_flatten" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 152 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.38>
ST_1 : Operation 153 [1/1] (0.38ns)   --->   "%store_ln46 = store i10 %add_ln46, i10 %xi" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 153 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i512 %gmem0, i64 %sext_ln45_cast" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 154 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/2] (1.19ns)   --->   "%line_buf_load = load i9 %line_buf_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:56]   --->   Operation 155 'load' 'line_buf_load' <Predicate = (!icmp_ln45)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32 8, i32 15" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:56]   --->   Operation 156 'partselect' 'tmp_4' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32 16, i32 23" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:56]   --->   Operation 157 'partselect' 'tmp_7' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (2.43ns)   --->   "%gmem0_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %gmem0_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:59]   --->   Operation 158 'read' 'gmem0_addr_read' <Predicate = (!icmp_ln45 & icmp_ln59)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %line_buf_load, i32 8, i32 23" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:59]   --->   Operation 159 'partselect' 'tmp_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.20>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%p_load38 = load i8 %empty_34" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:74]   --->   Operation 160 'load' 'p_load38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%p_load37 = load i8 %empty_35"   --->   Operation 161 'load' 'p_load37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%p_load = load i8 %empty_36" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:74]   --->   Operation 162 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%shiftreg_load = load i504 %shiftreg" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 163 'load' 'shiftreg_load' <Predicate = (!icmp_ln45 & !icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.56ns)   --->   "%select_ln45_1 = select i1 %icmp_ln46, i504 0, i504 %shiftreg_load" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 164 'select' 'select_ln45_1' <Predicate = (!icmp_ln45)> <Delay = 0.56> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i504 %select_ln45_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 165 'zext' 'zext_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.38ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.inc106.2.split._crit_edge, void" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:59]   --->   Operation 166 'br' 'br_ln59' <Predicate = (!icmp_ln45)> <Delay = 0.38>
ST_3 : Operation 167 [1/1] (0.38ns)   --->   "%br_ln59 = br void %for.inc106.2.split._crit_edge" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:59]   --->   Operation 167 'br' 'br_ln59' <Predicate = (!icmp_ln45 & icmp_ln59)> <Delay = 0.38>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%empty_42 = phi i512 %gmem0_addr_read, void, i512 %zext_ln46, void %for.inc171" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:59]   --->   Operation 168 'phi' 'empty_42' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%pix_v_sobel_1_load = load i8 %pix_v_sobel_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:73]   --->   Operation 169 'load' 'pix_v_sobel_1_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%p_load40 = load i8 %empty" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:73]   --->   Operation 170 'load' 'p_load40' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%p_load39 = load i8 %empty_33" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:79]   --->   Operation 171 'load' 'p_load39' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = trunc i512 %empty_42" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:59]   --->   Operation 172 'trunc' 'trunc_ln59_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln59_3 = partselect i504 @_ssdm_op_PartSelect.i504.i512.i32.i32, i512 %empty_42, i32 8, i32 511" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:59]   --->   Operation 173 'partselect' 'trunc_ln59_3' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln59_1, i16 %tmp_3" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:59]   --->   Operation 174 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (1.19ns)   --->   "%store_ln59 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr, i24 %tmp_5, i3 7" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:59]   --->   Operation 175 'store' 'store_ln59' <Predicate = (!icmp_ln45)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 512> <RAM>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i8 %pix_v_sobel_1_load" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:73]   --->   Operation 176 'zext' 'zext_ln73' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_2_cast1 = zext i8 %tmp_4" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:56]   --->   Operation 177 'zext' 'tmp_2_cast1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i8 %tmp_4" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:56]   --->   Operation 178 'zext' 'tmp_2_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i8 %p_load40" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:73]   --->   Operation 179 'zext' 'zext_ln73_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i8 %tmp_7" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:56]   --->   Operation 180 'zext' 'tmp_4_cast' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.70ns)   --->   "%tmp = sub i9 %zext_ln73_1, i9 %tmp_4_cast" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:73]   --->   Operation 181 'sub' 'tmp' <Predicate = (!icmp_ln45)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp, i1 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:73]   --->   Operation 182 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i10 %tmp_9" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:73]   --->   Operation 183 'sext' 'sext_ln73' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i8 %p_load39" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:79]   --->   Operation 184 'zext' 'zext_ln79' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.70ns)   --->   "%pix_h_sobel_3 = add i9 %zext_ln73, i9 %zext_ln79" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:79]   --->   Operation 185 'add' 'pix_h_sobel_3' <Predicate = (!icmp_ln45)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i9 %pix_h_sobel_3" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:79]   --->   Operation 186 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.71ns)   --->   "%pix_h_sobel_4 = sub i10 %zext_ln79_1, i10 %tmp_2_cast" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:79]   --->   Operation 187 'sub' 'pix_h_sobel_4' <Predicate = (!icmp_ln45)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i10 %pix_h_sobel_4" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:79]   --->   Operation 188 'sext' 'sext_ln79' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.72ns)   --->   "%pix_h_sobel = add i11 %sext_ln79, i11 %sext_ln73" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:79]   --->   Operation 189 'add' 'pix_h_sobel' <Predicate = (!icmp_ln45)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i8 %trunc_ln59_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:79]   --->   Operation 190 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i8 %p_load38" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:74]   --->   Operation 191 'zext' 'zext_ln74' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i8 %p_load" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:74]   --->   Operation 192 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.70ns)   --->   "%tmp16 = sub i9 %zext_ln74, i9 %zext_ln74_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:74]   --->   Operation 193 'sub' 'tmp16' <Predicate = (!icmp_ln45)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp16, i1 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:74]   --->   Operation 194 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i10 %tmp_8" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:86]   --->   Operation 195 'sext' 'sext_ln86' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.70ns)   --->   "%pix_v_sobel_4 = sub i9 %zext_ln73, i9 %zext_ln79" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:86]   --->   Operation 196 'sub' 'pix_v_sobel_4' <Predicate = (!icmp_ln45)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln86_1 = sext i9 %pix_v_sobel_4" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:86]   --->   Operation 197 'sext' 'sext_ln86_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.72ns)   --->   "%add_ln86 = add i11 %sext_ln86, i11 %tmp_2_cast1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:86]   --->   Operation 198 'add' 'add_ln86' <Predicate = (!icmp_ln45)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%pix_v_sobel_5 = add i11 %add_ln86, i11 %sext_ln86_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:86]   --->   Operation 199 'add' 'pix_v_sobel_5' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 200 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%pix_v_sobel = sub i11 %pix_v_sobel_5, i11 %zext_ln79_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:86]   --->   Operation 200 'sub' 'pix_v_sobel' <Predicate = (!icmp_ln45)> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 201 [1/1] (0.38ns)   --->   "%store_ln46 = store i8 %trunc_ln59_1, i8 %empty_36" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 201 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.38>
ST_3 : Operation 202 [1/1] (0.38ns)   --->   "%store_ln46 = store i8 %tmp_7, i8 %empty_35" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 202 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.38>
ST_3 : Operation 203 [1/1] (0.38ns)   --->   "%store_ln46 = store i8 %tmp_4, i8 %empty_34" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 203 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.38>
ST_3 : Operation 204 [1/1] (0.38ns)   --->   "%store_ln46 = store i8 %p_load, i8 %empty_33" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 204 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.38>
ST_3 : Operation 205 [1/1] (0.38ns)   --->   "%store_ln46 = store i8 %p_load37, i8 %empty" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 205 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.38>
ST_3 : Operation 206 [1/1] (0.38ns)   --->   "%store_ln46 = store i8 %p_load38, i8 %pix_v_sobel_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 206 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.38>
ST_3 : Operation 207 [1/1] (0.38ns)   --->   "%store_ln46 = store i504 %trunc_ln59_3, i504 %shiftreg" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 207 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.90>
ST_4 : Operation 208 [1/1] (0.73ns)   --->   "%pix_h_sobel_2 = sub i11 %pix_h_sobel, i11 %zext_ln79_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:79]   --->   Operation 208 'sub' 'pix_h_sobel_2' <Predicate = (!icmp_ln45)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/1] (0.61ns)   --->   "%icmp_ln99 = icmp_eq  i11 %pix_h_sobel, i11 %zext_ln79_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:99]   --->   Operation 209 'icmp' 'icmp_ln99' <Predicate = (!icmp_ln45)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (0.38ns)   --->   "%br_ln99 = br i1 %icmp_ln99, void %if.then119, void %if.end121_ifconv" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:99]   --->   Operation 210 'br' 'br_ln99' <Predicate = (!icmp_ln45)> <Delay = 0.38>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i11.i8, i11 %pix_v_sobel, i8 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 211 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln100_1 = sext i19 %tmp_16" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 212 'sext' 'sext_ln100_1' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln100_2 = sext i11 %pix_h_sobel_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 213 'sext' 'sext_ln100_2' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 0.00>
ST_4 : Operation 214 [24/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 214 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.16>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i11 %pix_v_sobel" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:74]   --->   Operation 215 'sext' 'sext_ln74' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_5 : Operation 216 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln90_1 = mul i22 %sext_ln74, i22 %sext_ln74" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90]   --->   Operation 216 'mul' 'mul_ln90_1' <Predicate = (!icmp_ln45)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 217 [23/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 217 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i11 %pix_h_sobel_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:73]   --->   Operation 218 'sext' 'sext_ln73_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_6 : Operation 219 [3/3] (0.99ns) (grouped into DSP with root node add_ln90)   --->   "%mul_ln90 = mul i22 %sext_ln73_1, i22 %sext_ln73_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90]   --->   Operation 219 'mul' 'mul_ln90' <Predicate = (!icmp_ln45)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 220 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln90_1 = mul i22 %sext_ln74, i22 %sext_ln74" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90]   --->   Operation 220 'mul' 'mul_ln90_1' <Predicate = (!icmp_ln45)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 221 [22/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 221 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.16>
ST_7 : Operation 222 [2/3] (0.99ns) (grouped into DSP with root node add_ln90)   --->   "%mul_ln90 = mul i22 %sext_ln73_1, i22 %sext_ln73_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90]   --->   Operation 222 'mul' 'mul_ln90' <Predicate = (!icmp_ln45)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 223 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln90_1 = mul i22 %sext_ln74, i22 %sext_ln74" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90]   --->   Operation 223 'mul' 'mul_ln90_1' <Predicate = (!icmp_ln45)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 224 [21/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 224 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.16>
ST_8 : Operation 225 [1/3] (0.00ns) (grouped into DSP with root node add_ln90)   --->   "%mul_ln90 = mul i22 %sext_ln73_1, i22 %sext_ln73_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90]   --->   Operation 225 'mul' 'mul_ln90' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 226 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln90_1 = mul i22 %sext_ln74, i22 %sext_ln74" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90]   --->   Operation 226 'mul' 'mul_ln90_1' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 227 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln90 = add i22 %mul_ln90_1, i22 %mul_ln90" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90]   --->   Operation 227 'add' 'add_ln90' <Predicate = (!icmp_ln45)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 228 [20/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 228 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.16>
ST_9 : Operation 229 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln90 = add i22 %mul_ln90_1, i22 %mul_ln90" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90]   --->   Operation 229 'add' 'add_ln90' <Predicate = (!icmp_ln45)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 230 [19/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 230 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.25>
ST_10 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i22 %add_ln90" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90]   --->   Operation 231 'sext' 'sext_ln90' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_10 : Operation 232 [5/5] (2.25ns)   --->   "%x_assign = sitofp i32 %sext_ln90" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90]   --->   Operation 232 'sitofp' 'x_assign' <Predicate = (!icmp_ln45)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 233 [18/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 233 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.25>
ST_11 : Operation 234 [4/5] (2.25ns)   --->   "%x_assign = sitofp i32 %sext_ln90" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90]   --->   Operation 234 'sitofp' 'x_assign' <Predicate = (!icmp_ln45)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 235 [17/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 235 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.25>
ST_12 : Operation 236 [3/5] (2.25ns)   --->   "%x_assign = sitofp i32 %sext_ln90" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90]   --->   Operation 236 'sitofp' 'x_assign' <Predicate = (!icmp_ln45)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 237 [16/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 237 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.25>
ST_13 : Operation 238 [2/5] (2.25ns)   --->   "%x_assign = sitofp i32 %sext_ln90" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90]   --->   Operation 238 'sitofp' 'x_assign' <Predicate = (!icmp_ln45)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 239 [15/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 239 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.25>
ST_14 : Operation 240 [1/5] (2.25ns)   --->   "%x_assign = sitofp i32 %sext_ln90" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90]   --->   Operation 240 'sitofp' 'x_assign' <Predicate = (!icmp_ln45)> <Delay = 2.25> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 4> <II = 1> <Delay = 2.25> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 241 [14/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 241 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.29>
ST_15 : Operation 242 [12/12] (2.29ns)   --->   "%dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 242 'fsqrt' 'dc' <Predicate = (!icmp_ln45)> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 243 [13/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 243 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.29>
ST_16 : Operation 244 [11/12] (2.29ns)   --->   "%dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 244 'fsqrt' 'dc' <Predicate = (!icmp_ln45)> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 245 [12/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 245 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.29>
ST_17 : Operation 246 [10/12] (2.29ns)   --->   "%dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 246 'fsqrt' 'dc' <Predicate = (!icmp_ln45)> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 247 [11/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 247 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.29>
ST_18 : Operation 248 [9/12] (2.29ns)   --->   "%dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 248 'fsqrt' 'dc' <Predicate = (!icmp_ln45)> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 249 [10/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 249 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.29>
ST_19 : Operation 250 [8/12] (2.29ns)   --->   "%dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 250 'fsqrt' 'dc' <Predicate = (!icmp_ln45)> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 251 [9/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 251 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.29>
ST_20 : Operation 252 [7/12] (2.29ns)   --->   "%dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 252 'fsqrt' 'dc' <Predicate = (!icmp_ln45)> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 253 [8/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 253 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.29>
ST_21 : Operation 254 [6/12] (2.29ns)   --->   "%dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 254 'fsqrt' 'dc' <Predicate = (!icmp_ln45)> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 255 [7/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 255 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.29>
ST_22 : Operation 256 [5/12] (2.29ns)   --->   "%dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 256 'fsqrt' 'dc' <Predicate = (!icmp_ln45)> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 257 [6/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 257 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.29>
ST_23 : Operation 258 [4/12] (2.29ns)   --->   "%dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 258 'fsqrt' 'dc' <Predicate = (!icmp_ln45)> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 259 [5/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 259 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.29>
ST_24 : Operation 260 [3/12] (2.29ns)   --->   "%dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 260 'fsqrt' 'dc' <Predicate = (!icmp_ln45)> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 261 [4/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 261 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.29>
ST_25 : Operation 262 [2/12] (2.29ns)   --->   "%dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 262 'fsqrt' 'dc' <Predicate = (!icmp_ln45)> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 263 [3/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 263 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.29>
ST_26 : Operation 264 [1/12] (2.29ns)   --->   "%dc = fsqrt i32 @llvm.sqrt.f32, i32 %x_assign" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8]   --->   Operation 264 'fsqrt' 'dc' <Predicate = (!icmp_ln45)> <Delay = 2.29> <CoreInst = "FSqrt">   --->   Core 35 'FSqrt' <Latency = 11> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'fsqrt'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 265 [2/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 265 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.06>
ST_27 : Operation 266 [1/1] (0.00ns)   --->   "%yi_1 = load i10 %yi"   --->   Operation 266 'load' 'yi_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 267 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 267 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 268 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 268 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 269 [1/1] (0.00ns)   --->   "%empty_37 = trunc i10 %yi_1"   --->   Operation 269 'trunc' 'empty_37' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_27 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %yi_1, i32 2, i32 9"   --->   Operation 270 'partselect' 'tmp_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_27 : Operation 271 [1/1] (0.58ns)   --->   "%icmp = icmp_eq  i8 %tmp_1, i8 0"   --->   Operation 271 'icmp' 'icmp' <Predicate = (!icmp_ln46)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 272 [1/1] (0.60ns)   --->   "%cmp145_not = icmp_ugt  i10 %yi_1, i10 508"   --->   Operation 272 'icmp' 'cmp145_not' <Predicate = (!icmp_ln46)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %empty_37, i9 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:130]   --->   Operation 273 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_27 : Operation 274 [1/1] (0.12ns)   --->   "%or_ln124 = or i1 %icmp, i1 %cmp145_not" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:124]   --->   Operation 274 'or' 'or_ln124' <Predicate = (!icmp_ln46)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_1_VITIS_LOOP_46_2_str"   --->   Operation 275 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 276 'speclooptripcount' 'empty_43' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 277 [1/1] (0.72ns)   --->   "%add_ln45_2 = add i10 %yi_1, i10 1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 277 'add' 'add_ln45_2' <Predicate = (!icmp_ln45)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node add_ln45_1)   --->   "%empty_44 = trunc i10 %add_ln45_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 278 'trunc' 'empty_44' <Predicate = (!icmp_ln45 & icmp_ln46)> <Delay = 0.00>
ST_27 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln45_2, i32 2, i32 9" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 279 'partselect' 'tmp_2' <Predicate = (!icmp_ln45 & icmp_ln46)> <Delay = 0.00>
ST_27 : Operation 280 [1/1] (0.58ns)   --->   "%icmp34 = icmp_eq  i8 %tmp_2, i8 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 280 'icmp' 'icmp34' <Predicate = (!icmp_ln45 & icmp_ln46)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 281 [1/1] (0.60ns)   --->   "%cmp145_not_mid1 = icmp_ugt  i10 %add_ln45_2, i10 508" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 281 'icmp' 'cmp145_not_mid1' <Predicate = (!icmp_ln45 & icmp_ln46)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node add_ln45_1)   --->   "%tmp_6_mid1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %empty_44, i9 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:130]   --->   Operation 282 'bitconcatenate' 'tmp_6_mid1' <Predicate = (!icmp_ln45 & icmp_ln46)> <Delay = 0.00>
ST_27 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node add_ln45_1)   --->   "%select_ln45_2 = select i1 %icmp_ln46, i18 %tmp_6_mid1, i18 %tmp_6" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 283 'select' 'select_ln45_2' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node add_ln45_1)   --->   "%sext_ln127_1_mid2_v_v_v_v_v = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i18.i1, i18 %select_ln45_2, i1 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 284 'bitconcatenate' 'sext_ln127_1_mid2_v_v_v_v_v' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node add_ln45_1)   --->   "%zext_ln45 = zext i19 %sext_ln127_1_mid2_v_v_v_v_v" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 285 'zext' 'zext_ln45' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 286 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln45_1 = add i64 %zext_ln45, i64 %out_r_read" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 286 'add' 'add_ln45_1' <Predicate = (!icmp_ln45)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln127_1_mid2_v = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln45_1, i32 1, i32 63" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 287 'partselect' 'sext_ln127_1_mid2_v' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 288 [1/1] (0.00ns)   --->   "%sext_ln45_1 = sext i63 %sext_ln127_1_mid2_v" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 288 'sext' 'sext_ln45_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_3)   --->   "%or_ln124_2 = or i1 %icmp34, i1 %cmp145_not_mid1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:124]   --->   Operation 289 'or' 'or_ln124_2' <Predicate = (!icmp_ln45 & icmp_ln46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 290 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln45_3 = select i1 %icmp_ln46, i1 %or_ln124_2, i1 %or_ln124" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 290 'select' 'select_ln45_3' <Predicate = (!icmp_ln45)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 291 [1/1] (0.30ns)   --->   "%select_ln45_4 = select i1 %icmp_ln46, i10 %add_ln45_2, i10 %yi_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45]   --->   Operation 291 'select' 'select_ln45_4' <Predicate = (!icmp_ln45)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 292 [1/1] (0.00ns)   --->   "%specpipeline_ln47 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:47]   --->   Operation 292 'specpipeline' 'specpipeline_ln47' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 293 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 293 'specloopname' 'specloopname_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 294 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 294 'bitcast' 'data_V' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 295 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 295 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 296 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 296 'partselect' 'xs_exp_V' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 297 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i32 %data_V"   --->   Operation 297 'trunc' 'p_Result_1' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 298 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_1, i1 0" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 298 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 299 'zext' 'zext_ln15' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 300 'zext' 'zext_ln346' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 301 [1/1] (0.70ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 301 'add' 'add_ln346' <Predicate = (!icmp_ln45)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 302 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 302 'bitselect' 'isNeg' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 303 [1/1] (0.70ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 303 'sub' 'sub_ln1512' <Predicate = (!icmp_ln45)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 304 'sext' 'sext_ln1512' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 305 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 305 'select' 'ush' <Predicate = (!icmp_ln45)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 306 'sext' 'sext_ln1488' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 307 'zext' 'zext_ln1488' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 308 'lshr' 'r_V' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 309 'shl' 'r_V_1' <Predicate = (!icmp_ln45)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 310 'bitselect' 'tmp_14' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_14"   --->   Operation 311 'zext' 'zext_ln818' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55"   --->   Operation 312 'partselect' 'tmp_10' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 313 [1/1] (1.05ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_10"   --->   Operation 313 'select' 'val' <Predicate = (!icmp_ln45)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 314 [1/24] (1.16ns)   --->   "%t_int = sdiv i20 %sext_ln100_1, i20 %sext_ln100_2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 314 'sdiv' 't_int' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 23> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i20 %t_int" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 315 'sext' 'sext_ln100' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 0.00>
ST_27 : Operation 316 [1/1] (0.38ns)   --->   "%br_ln101 = br void %if.end121_ifconv" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:101]   --->   Operation 316 'br' 'br_ln101' <Predicate = (!icmp_ln45 & !icmp_ln99)> <Delay = 0.38>
ST_27 : Operation 317 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i16 %gmem1, i64 %sext_ln45_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 317 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_27 : Operation 318 [1/1] (0.38ns)   --->   "%store_ln46 = store i10 %select_ln45_4, i10 %yi" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 318 'store' 'store_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.38>
ST_27 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc106.2" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46]   --->   Operation 319 'br' 'br_ln46' <Predicate = (!icmp_ln45)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.43>
ST_28 : Operation 320 [1/1] (0.88ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 320 'sub' 'result_V_2' <Predicate = (!icmp_ln45 & p_Result_s)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 321 [1/1] (0.22ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 321 'select' 'result_V' <Predicate = (!icmp_ln45)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 322 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %result_V, i32 8, i32 31" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:93]   --->   Operation 322 'partselect' 'tmp_15' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_28 : Operation 323 [1/1] (0.76ns)   --->   "%icmp_ln93 = icmp_sgt  i24 %tmp_15, i24 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:93]   --->   Operation 323 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln45)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 324 [1/1] (0.00ns)   --->   "%t_int_1 = phi i32 %sext_ln100, void %if.then119, i32 2147483647, void %for.inc106.2.split._crit_edge" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100]   --->   Operation 324 'phi' 't_int_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 325 [1/1] (0.85ns)   --->   "%icmp_ln107 = icmp_sgt  i32 %t_int_1, i32 4294966678" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:107]   --->   Operation 325 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 326 [1/1] (0.85ns)   --->   "%icmp_ln107_1 = icmp_slt  i32 %t_int_1, i32 4294967191" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:107]   --->   Operation 326 'icmp' 'icmp_ln107_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node grad_sobel)   --->   "%and_ln107 = and i1 %icmp_ln107, i1 %icmp_ln107_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:107]   --->   Operation 327 'and' 'and_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 328 [1/1] (0.85ns)   --->   "%icmp_ln111 = icmp_sgt  i32 %t_int_1, i32 4294967190" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:111]   --->   Operation 328 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 329 [1/1] (0.85ns)   --->   "%icmp_ln111_1 = icmp_slt  i32 %t_int_1, i32 107" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:111]   --->   Operation 329 'icmp' 'icmp_ln111_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 330 [1/1] (0.85ns)   --->   "%icmp_ln115 = icmp_sgt  i32 %t_int_1, i32 106" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:115]   --->   Operation 330 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 331 [1/1] (0.85ns)   --->   "%icmp_ln115_1 = icmp_slt  i32 %t_int_1, i32 618" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:115]   --->   Operation 331 'icmp' 'icmp_ln115_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node grad_sobel)   --->   "%and_ln115 = and i1 %icmp_ln115, i1 %icmp_ln115_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:115]   --->   Operation 332 'and' 'and_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node grad_sobel)   --->   "%select_ln107 = select i1 %and_ln115, i8 45, i8 90" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:107]   --->   Operation 333 'select' 'select_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln111_1)   --->   "%and_ln107_1 = and i1 %icmp_ln107, i1 %icmp_ln107_1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:107]   --->   Operation 334 'and' 'and_ln107_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln111_1)   --->   "%xor_ln107 = xor i1 %and_ln107_1, i1 1" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:107]   --->   Operation 335 'xor' 'xor_ln107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln111_1)   --->   "%and_ln111 = and i1 %icmp_ln111_1, i1 %xor_ln107" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:111]   --->   Operation 336 'and' 'and_ln111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 337 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln111_1 = and i1 %and_ln111, i1 %icmp_ln111" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:111]   --->   Operation 337 'and' 'and_ln111_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node grad_sobel)   --->   "%select_ln111 = select i1 %and_ln111_1, i8 0, i8 135" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:111]   --->   Operation 338 'select' 'select_ln111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node grad_sobel)   --->   "%or_ln111 = or i1 %and_ln111_1, i1 %and_ln107" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:111]   --->   Operation 339 'or' 'or_ln111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 340 [1/1] (0.30ns) (out node of the LUT)   --->   "%grad_sobel = select i1 %or_ln111, i8 %select_ln111, i8 %select_ln107" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:111]   --->   Operation 340 'select' 'grad_sobel' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%or_ln124_1 = or i1 %select_ln45_3, i1 %icmp_ln124" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:124]   --->   Operation 341 'or' 'or_ln124_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%shl_ln2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %grad_sobel, i8 0" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:131]   --->   Operation 342 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%trunc_ln126 = trunc i32 %result_V" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:126]   --->   Operation 343 'trunc' 'trunc_ln126' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%select_ln126 = select i1 %icmp_ln93, i8 255, i8 %trunc_ln126" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:126]   --->   Operation 344 'select' 'select_ln126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %grad_sobel, i8 %select_ln126" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 345 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 346 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln124 = select i1 %or_ln124_1, i16 %shl_ln2, i16 %tmp_s" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:124]   --->   Operation 346 'select' 'select_ln124' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 347 [1/1] (2.43ns)   --->   "%gmem1_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %gmem1_addr, i32 512" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 347 'writereq' 'gmem1_addr_1_wr_req' <Predicate = (empty_39)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB"   --->   Operation 348 'br' 'br_ln0' <Predicate = (empty_39)> <Delay = 0.00>

State 29 <SV = 28> <Delay = 2.43>
ST_29 : Operation 349 [1/1] (2.43ns)   --->   "%write_ln127 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %gmem1_addr, i16 %select_ln124, i2 3" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 349 'write' 'write_ln127' <Predicate = true> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 2.43>
ST_30 : Operation 350 [68/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 350 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 2.43>
ST_31 : Operation 351 [67/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 351 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 2.43>
ST_32 : Operation 352 [66/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 352 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 2.43>
ST_33 : Operation 353 [65/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 353 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 2.43>
ST_34 : Operation 354 [64/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 354 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 2.43>
ST_35 : Operation 355 [63/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 355 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 2.43>
ST_36 : Operation 356 [62/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 356 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 2.43>
ST_37 : Operation 357 [61/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 357 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 2.43>
ST_38 : Operation 358 [60/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 358 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 2.43>
ST_39 : Operation 359 [59/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 359 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 2.43>
ST_40 : Operation 360 [58/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 360 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 2.43>
ST_41 : Operation 361 [57/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 361 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 2.43>
ST_42 : Operation 362 [56/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 362 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 2.43>
ST_43 : Operation 363 [55/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 363 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 2.43>
ST_44 : Operation 364 [54/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 364 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 2.43>
ST_45 : Operation 365 [53/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 365 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 2.43>
ST_46 : Operation 366 [52/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 366 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 2.43>
ST_47 : Operation 367 [51/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 367 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 2.43>
ST_48 : Operation 368 [50/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 368 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 2.43>
ST_49 : Operation 369 [49/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 369 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 2.43>
ST_50 : Operation 370 [48/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 370 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 2.43>
ST_51 : Operation 371 [47/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 371 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 2.43>
ST_52 : Operation 372 [46/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 372 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 2.43>
ST_53 : Operation 373 [45/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 373 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 2.43>
ST_54 : Operation 374 [44/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 374 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 2.43>
ST_55 : Operation 375 [43/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 375 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 2.43>
ST_56 : Operation 376 [42/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 376 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 2.43>
ST_57 : Operation 377 [41/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 377 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 2.43>
ST_58 : Operation 378 [40/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 378 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 2.43>
ST_59 : Operation 379 [39/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 379 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 2.43>
ST_60 : Operation 380 [38/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 380 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 2.43>
ST_61 : Operation 381 [37/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 381 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 2.43>
ST_62 : Operation 382 [36/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 382 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 2.43>
ST_63 : Operation 383 [35/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 383 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 2.43>
ST_64 : Operation 384 [34/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 384 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 2.43>
ST_65 : Operation 385 [33/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 385 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 2.43>
ST_66 : Operation 386 [32/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 386 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 2.43>
ST_67 : Operation 387 [31/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 387 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 2.43>
ST_68 : Operation 388 [30/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 388 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 2.43>
ST_69 : Operation 389 [29/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 389 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 2.43>
ST_70 : Operation 390 [28/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 390 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 2.43>
ST_71 : Operation 391 [27/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 391 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 2.43>
ST_72 : Operation 392 [26/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 392 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 2.43>
ST_73 : Operation 393 [25/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 393 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 2.43>
ST_74 : Operation 394 [24/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 394 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 2.43>
ST_75 : Operation 395 [23/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 395 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 2.43>
ST_76 : Operation 396 [22/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 396 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 2.43>
ST_77 : Operation 397 [21/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 397 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 2.43>
ST_78 : Operation 398 [20/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 398 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 2.43>
ST_79 : Operation 399 [19/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 399 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 2.43>
ST_80 : Operation 400 [18/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 400 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 2.43>
ST_81 : Operation 401 [17/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 401 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 2.43>
ST_82 : Operation 402 [16/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 402 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 2.43>
ST_83 : Operation 403 [15/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 403 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 2.43>
ST_84 : Operation 404 [14/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 404 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 2.43>
ST_85 : Operation 405 [13/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 405 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 2.43>
ST_86 : Operation 406 [12/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 406 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 2.43>
ST_87 : Operation 407 [11/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 407 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 2.43>
ST_88 : Operation 408 [10/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 408 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 89 <SV = 88> <Delay = 2.43>
ST_89 : Operation 409 [9/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 409 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 90 <SV = 89> <Delay = 2.43>
ST_90 : Operation 410 [8/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 410 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 91 <SV = 90> <Delay = 2.43>
ST_91 : Operation 411 [7/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 411 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 92 <SV = 91> <Delay = 2.43>
ST_92 : Operation 412 [6/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 412 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 93 <SV = 92> <Delay = 2.43>
ST_93 : Operation 413 [5/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 413 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 94 <SV = 93> <Delay = 2.43>
ST_94 : Operation 414 [4/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 414 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 95 <SV = 94> <Delay = 2.43>
ST_95 : Operation 415 [3/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 415 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 96 <SV = 95> <Delay = 2.43>
ST_96 : Operation 416 [2/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 416 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_96 : Operation 419 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 419 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 0.00>

State 97 <SV = 96> <Delay = 2.43>
ST_97 : Operation 417 [1/68] (2.43ns)   --->   "%gmem1_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %gmem1_addr" [/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127]   --->   Operation 417 'writeresp' 'gmem1_addr_1_wr_resp' <Predicate = (empty_41)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_97 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB21"   --->   Operation 418 'br' 'br_ln0' <Predicate = (empty_41)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.23ns
The critical path consists of the following:
	'alloca' operation ('xi') [10]  (0 ns)
	'load' operation ('xi_load', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46) on local variable 'xi' [53]  (0 ns)
	'icmp' operation ('icmp_ln46', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:46) [56]  (0.605 ns)
	'select' operation ('select_ln45', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45) [57]  (0.303 ns)
	'add' operation ('add_ln124', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:124) [185]  (0.715 ns)
	'icmp' operation ('icmp_ln124', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:124) [186]  (0.605 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'getelementptr' operation ('gmem0_addr', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:45) [41]  (0 ns)
	bus read operation ('gmem0_addr_read', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:59) on port 'gmem0' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:59) [87]  (2.43 ns)

 <State 3>: 2.21ns
The critical path consists of the following:
	'load' operation ('p_load38', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:74) on local variable 'empty_34' [36]  (0 ns)
	'sub' operation ('tmp16', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:74) [118]  (0.705 ns)
	'add' operation ('add_ln86', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:86) [123]  (0.725 ns)
	'add' operation ('pix_v_sobel_5', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:86) [124]  (0 ns)
	'sub' operation ('pix_v_sobel', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:86) [125]  (0.777 ns)

 <State 4>: 1.9ns
The critical path consists of the following:
	'sub' operation ('pix_h_sobel', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:79) [114]  (0.735 ns)
	'sdiv' operation ('t_int', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100) [163]  (1.17 ns)

 <State 5>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('t_int', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100) [163]  (1.17 ns)

 <State 6>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('t_int', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100) [163]  (1.17 ns)

 <State 7>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('t_int', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100) [163]  (1.17 ns)

 <State 8>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('t_int', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100) [163]  (1.17 ns)

 <State 9>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('t_int', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:100) [163]  (1.17 ns)

 <State 10>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('x', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90) [131]  (2.26 ns)

 <State 11>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('x', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90) [131]  (2.26 ns)

 <State 12>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('x', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90) [131]  (2.26 ns)

 <State 13>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('x', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90) [131]  (2.26 ns)

 <State 14>: 2.26ns
The critical path consists of the following:
	'sitofp' operation ('x', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:90) [131]  (2.26 ns)

 <State 15>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [132]  (2.3 ns)

 <State 16>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [132]  (2.3 ns)

 <State 17>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [132]  (2.3 ns)

 <State 18>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [132]  (2.3 ns)

 <State 19>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [132]  (2.3 ns)

 <State 20>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [132]  (2.3 ns)

 <State 21>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [132]  (2.3 ns)

 <State 22>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [132]  (2.3 ns)

 <State 23>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [132]  (2.3 ns)

 <State 24>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [132]  (2.3 ns)

 <State 25>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [132]  (2.3 ns)

 <State 26>: 2.3ns
The critical path consists of the following:
	'fsqrt' operation ('x', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/sqrtfloat.cpp:8) [132]  (2.3 ns)

 <State 27>: 2.06ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346) [140]  (0.705 ns)
	'select' operation ('ush') [144]  (0.303 ns)
	'lshr' operation ('r.V') [147]  (0 ns)
	'select' operation ('val') [152]  (1.05 ns)

 <State 28>: 2.43ns
The critical path consists of the following:
	bus request operation ('gmem1_addr_1_wr_req', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [199]  (2.43 ns)

 <State 29>: 2.43ns
The critical path consists of the following:
	bus write operation ('write_ln127', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [202]  (2.43 ns)

 <State 30>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 31>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 32>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 33>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 35>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 36>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 37>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 38>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 40>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 41>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 42>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 43>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 44>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 45>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 46>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 48>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 49>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 50>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 52>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 53>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 54>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 56>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 57>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 58>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 60>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 61>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 62>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 64>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 65>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 66>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 68>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 69>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 70>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 72>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 73>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 74>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 76>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 77>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 78>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 79>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 80>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 81>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 82>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 83>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 84>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 85>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 86>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 87>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 88>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 89>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 90>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 91>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 92>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 93>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 94>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 95>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 96>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)

 <State 97>: 2.43ns
The critical path consists of the following:
	bus response operation ('gmem1_addr_1_wr_resp', /home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) on port 'gmem1' (/home/luoyanl2/ece527_taskpar/fpga_kernels/src/sobel.cpp:127) [209]  (2.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
