#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000224c370b800 .scope module, "top_testbench" "top_testbench" 2 5;
 .timescale -9 -12;
P_00000224c3708a30 .param/l "STEP" 0 2 7, +C4<00000000000000000000000000101010>;
v00000224c370b990_0 .var "clock", 0 0;
v00000224c37234a0_0 .var "reset", 0 0;
    .scope S_00000224c370b800;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224c370b990_0, 0;
    %delay 21000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224c370b990_0, 0;
    %delay 21000, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_00000224c370b800;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224c37234a0_0, 0;
    %delay 420000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224c37234a0_0, 0;
    %delay 1490065408, 2;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000224c370b800;
T_2 ;
    %vpi_call 2 27 "$dumpfile", "top_testbench.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000224c370b800 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\top_testbench.v";
