

================================================================
== Vitis HLS Report for 'Linear_layer_ds2_Pipeline_l_S_k_4_k5'
================================================================
* Date:           Sun Sep  3 07:07:27 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.509 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3077|     3077|  30.770 us|  30.770 us|  3077|  3077|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_k_4_k5  |     3075|     3075|         5|          1|          1|  3072|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|     90|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     211|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     211|    208|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+-------------------------------+--------------+
    |               Instance              |             Module            |  Expression  |
    +-------------------------------------+-------------------------------+--------------+
    |mac_muladd_12s_12s_32s_32_4_1_U1710  |mac_muladd_12s_12s_32s_32_4_1  |  i0 * i1 + i2|
    +-------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln877_fu_141_p2   |         +|   0|  0|  12|          12|           1|
    |add_ln878_fu_155_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln879_fu_166_p2   |         +|   0|  0|  29|          22|          22|
    |icmp_ln877_fu_135_p2  |      icmp|   0|  0|  12|          12|          12|
    |ifzero25_fu_177_p2    |      icmp|   0|  0|  12|          12|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  90|          75|          65|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_done_int                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4     |   9|          2|    1|          2|
    |ap_sig_allocacmp_k5_1       |   9|          2|   12|         24|
    |ap_sig_allocacmp_v538_load  |   9|          2|   32|         64|
    |k5_fu_52                    |   9|          2|   12|         24|
    |v538_fu_48                  |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  54|         12|   90|        180|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |icmp_ln877_reg_232                |   1|   0|    1|          0|
    |ifzero25_reg_246                  |   1|   0|    1|          0|
    |k5_fu_52                          |  12|   0|   12|          0|
    |p_cast_reg_227                    |  14|   0|   64|         50|
    |q_outp5_addr_reg_260              |  14|   0|   14|          0|
    |v538_fu_48                        |  32|   0|   32|          0|
    |icmp_ln877_reg_232                |  64|  32|    1|          0|
    |ifzero25_reg_246                  |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 211|  64|  135|         50|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_S_k_4_k5|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_S_k_4_k5|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_S_k_4_k5|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_S_k_4_k5|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_S_k_4_k5|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Linear_layer_ds2_Pipeline_l_S_k_4_k5|  return value|
|q_outp5_load       |   in|   32|     ap_none|                          q_outp5_load|        scalar|
|q_outp5_address0   |  out|   14|   ap_memory|                               q_outp5|         array|
|q_outp5_ce0        |  out|    1|   ap_memory|                               q_outp5|         array|
|q_outp5_we0        |  out|    1|   ap_memory|                               q_outp5|         array|
|q_outp5_d0         |  out|   32|   ap_memory|                               q_outp5|         array|
|empty              |   in|   14|     ap_none|                                 empty|        scalar|
|sub_ln878          |   in|   16|     ap_none|                             sub_ln878|        scalar|
|q_inp3_V_address0  |  out|   16|   ap_memory|                              q_inp3_V|         array|
|q_inp3_V_ce0       |  out|    1|   ap_memory|                              q_inp3_V|         array|
|q_inp3_V_q0        |   in|   12|   ap_memory|                              q_inp3_V|         array|
|sub_ln879          |   in|   22|     ap_none|                             sub_ln879|        scalar|
|q_W3_V_address0    |  out|   22|   ap_memory|                                q_W3_V|         array|
|q_W3_V_ce0         |  out|    1|   ap_memory|                                q_W3_V|         array|
|q_W3_V_q0          |   in|   12|   ap_memory|                                q_W3_V|         array|
+-------------------+-----+-----+------------+--------------------------------------+--------------+

