// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="trafic_light_controller_trafic_light_controller,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu11p-flga2577-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=0.296000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=32,HLS_VERSION=2023_2}" *)

module trafic_light_controller (
        l_sensor,
        r_sensor,
        u_sensor,
        d_sensor,
        ew,
        ns
);


input  [0:0] l_sensor;
input  [0:0] r_sensor;
input  [0:0] u_sensor;
input  [0:0] d_sensor;
output  [0:0] ew;
output  [0:0] ns;

wire   [0:0] and_ln14_fu_86_p2;
wire   [0:0] xor_ln9_fu_80_p2;
wire   [0:0] xor_ln9_1_fu_92_p2;
wire   [0:0] temp1_fu_74_p2;
wire   [0:0] xor_ln14_fu_104_p2;
wire   [0:0] or_ln19_fu_116_p2;
wire   [0:0] xor_ln19_fu_122_p2;
wire   [0:0] xor_ln19_1_fu_128_p2;
wire   [0:0] or_ln24_fu_140_p2;
wire   [0:0] temp3_fu_110_p2;
wire   [0:0] or_ln48_fu_152_p2;
wire   [0:0] temp2_fu_98_p2;
wire   [0:0] temp4_fu_134_p2;
wire   [0:0] temp5_fu_146_p2;

assign and_ln14_fu_86_p2 = (u_sensor & d_sensor);

assign or_ln19_fu_116_p2 = (r_sensor | l_sensor);

assign or_ln24_fu_140_p2 = (u_sensor | d_sensor);

assign or_ln48_fu_152_p2 = (temp3_fu_110_p2 | temp1_fu_74_p2);

assign temp1_fu_74_p2 = (r_sensor & l_sensor);

assign temp2_fu_98_p2 = (xor_ln9_fu_80_p2 & xor_ln9_1_fu_92_p2);

assign temp3_fu_110_p2 = (xor_ln14_fu_104_p2 & and_ln14_fu_86_p2);

assign temp4_fu_134_p2 = (xor_ln19_fu_122_p2 & xor_ln19_1_fu_128_p2);

assign temp5_fu_146_p2 = (or_ln24_fu_140_p2 ^ or_ln19_fu_116_p2);

assign xor_ln14_fu_104_p2 = (temp1_fu_74_p2 ^ 1'd1);

assign xor_ln19_1_fu_128_p2 = (or_ln19_fu_116_p2 ^ 1'd1);

assign xor_ln19_fu_122_p2 = (u_sensor ^ d_sensor);

assign xor_ln9_1_fu_92_p2 = (1'd1 ^ and_ln14_fu_86_p2);

assign xor_ln9_fu_80_p2 = (r_sensor ^ l_sensor);

assign ew = (temp2_fu_98_p2 | or_ln48_fu_152_p2);

assign ns = (temp5_fu_146_p2 | temp4_fu_134_p2);

endmodule //trafic_light_controller
