$date
	Fri Jul 28 14:12:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module serial_bit_sequence_decoder_tb $end
$var reg 1 ! clk $end
$var reg 1 " in_bit $end
$var reg 1 # n_reset $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " in_bit $end
$var wire 1 # n_reset $end
$var reg 3 $ current_state [2:0] $end
$var reg 1 % error_state $end
$var reg 3 & next_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
0%
b0 $
0#
0"
0!
$end
#10000
1!
#20000
0!
#30000
1!
#40000
0!
#44000
b11 &
1#
#50000
b100 &
b11 $
1!
#60000
b0 &
b100 $
0!
#70000
b11 &
b0 $
1!
#80000
b100 &
b11 $
0!
#89000
1"
#90000
b0 &
b100 $
1!
#100000
b1 &
b0 $
0!
#110000
b10 &
b1 $
1!
#120000
1%
b0 &
b10 $
0!
#130000
b1 &
0%
b0 $
1!
#140000
b10 &
b1 $
0!
#150000
b0 &
1%
b10 $
1!
#160000
0%
b1 &
b0 $
0!
#170000
b10 &
b1 $
1!
#180000
1%
b0 &
b10 $
0!
#190000
b1 &
0%
b0 $
1!
#200000
b10 &
b1 $
0!
#210000
b0 &
1%
b10 $
1!
#220000
0%
b1 &
b0 $
0!
#224000
b11 &
0"
#230000
b100 &
b11 $
1!
#240000
b0 &
b100 $
0!
#250000
b11 &
b0 $
1!
#260000
b100 &
b11 $
0!
#270000
b0 &
b100 $
1!
#280000
b11 &
b0 $
0!
#290000
b100 &
b11 $
1!
#300000
b0 &
b100 $
0!
#310000
b11 &
b0 $
1!
#320000
b100 &
b11 $
0!
#330000
b0 &
b100 $
1!
#340000
b11 &
b0 $
0!
#350000
b100 &
b11 $
1!
#359000
1"
#360000
b0 &
b100 $
0!
#370000
b1 &
b0 $
1!
#380000
b10 &
b1 $
0!
#390000
b0 &
1%
b10 $
1!
#400000
0%
b1 &
b0 $
0!
#404000
b11 &
0"
#410000
b100 &
b11 $
1!
#420000
b0 &
b100 $
0!
#430000
b11 &
b0 $
1!
#440000
b100 &
b11 $
0!
#450000
b0 &
b100 $
1!
#460000
b11 &
b0 $
0!
#470000
b100 &
b11 $
1!
#480000
b0 &
b100 $
0!
#490000
b11 &
b0 $
1!
#494000
b1 &
1"
#500000
b10 &
b1 $
0!
#510000
b0 &
1%
b10 $
1!
#520000
0%
b1 &
b0 $
0!
#530000
b10 &
b1 $
1!
#540000
1%
b0 &
b10 $
0!
#550000
b1 &
0%
b0 $
1!
#551000
b11 &
0"
#560000
b100 &
b11 $
0!
#570000
b0 &
b100 $
1!
#580000
b11 &
b0 $
0!
#590000
b100 &
b11 $
1!
#600000
b0 &
b100 $
0!
#606000
