Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 04:25:03 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_72/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.004        0.000                      0                 1123        0.012        0.000                      0                 1123        2.089        0.000                       0                  1103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.364}        4.728           211.506         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.004        0.000                      0                 1123        0.012        0.000                      0                 1123        2.089        0.000                       0                  1103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 genblk1[49].reg_in/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.364ns period=4.728ns})
  Destination:            reg_out/reg_out_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.364ns period=4.728ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.728ns  (vclock rise@4.728ns - vclock rise@0.000ns)
  Data Path Delay:        4.539ns  (logic 2.201ns (48.491%)  route 2.338ns (51.509%))
  Logic Levels:           19  (CARRY8=11 LUT2=8)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.597ns = ( 6.325 - 4.728 ) 
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.074ns (routing 0.171ns, distribution 0.903ns)
  Clock Net Delay (Destination): 0.941ns (routing 0.155ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1102, routed)        1.074     2.020    genblk1[49].reg_in/clk_IBUF_BUFG
    SLICE_X121Y538       FDRE                                         r  genblk1[49].reg_in/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y538       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.099 r  genblk1[49].reg_in/reg_out_reg[2]/Q
                         net (fo=6, routed)           0.215     2.314    conv/mul25/O50[2]
    SLICE_X121Y538       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.414 r  conv/mul25/reg_out[0]_i_246/O
                         net (fo=1, routed)           0.016     2.430    conv/mul25/reg_out[0]_i_246_n_0
    SLICE_X121Y538       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     2.667 r  conv/mul25/reg_out_reg[0]_i_83/O[5]
                         net (fo=1, routed)           0.151     2.818    genblk1[48].reg_in/z[4]
    SLICE_X120Y538       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.966 r  genblk1[48].reg_in/reg_out[0]_i_225/O
                         net (fo=1, routed)           0.011     2.977    conv/add000065/reg_out_reg[0]_i_199_0[4]
    SLICE_X120Y538       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     3.132 r  conv/add000065/reg_out_reg[0]_i_81/CO[7]
                         net (fo=1, routed)           0.026     3.158    conv/add000065/reg_out_reg[0]_i_81_n_0
    SLICE_X120Y539       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     3.214 r  conv/add000065/reg_out_reg[0]_i_384/O[0]
                         net (fo=2, routed)           0.177     3.391    conv/add000065/reg_out_reg[0]_i_384_n_15
    SLICE_X119Y538       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.444 r  conv/add000065/reg_out[0]_i_385/O
                         net (fo=1, routed)           0.015     3.459    conv/add000065/reg_out[0]_i_385_n_0
    SLICE_X119Y538       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.576 r  conv/add000065/reg_out_reg[0]_i_199/CO[7]
                         net (fo=1, routed)           0.026     3.602    conv/add000065/reg_out_reg[0]_i_199_n_0
    SLICE_X119Y539       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.678 r  conv/add000065/reg_out_reg[21]_i_115/O[1]
                         net (fo=2, routed)           0.291     3.969    conv/add000065/reg_out_reg[21]_i_115_n_14
    SLICE_X119Y536       LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     4.021 r  conv/add000065/reg_out[21]_i_122/O
                         net (fo=1, routed)           0.016     4.037    conv/add000065/reg_out[21]_i_122_n_0
    SLICE_X119Y536       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     4.274 r  conv/add000065/reg_out_reg[21]_i_70/O[5]
                         net (fo=1, routed)           0.245     4.519    conv/add000065/reg_out_reg[21]_i_70_n_10
    SLICE_X119Y529       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     4.558 r  conv/add000065/reg_out[16]_i_49/O
                         net (fo=1, routed)           0.015     4.573    conv/add000065/reg_out[16]_i_49_n_0
    SLICE_X119Y529       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.690 r  conv/add000065/reg_out_reg[16]_i_38/CO[7]
                         net (fo=1, routed)           0.026     4.716    conv/add000065/reg_out_reg[16]_i_38_n_0
    SLICE_X119Y530       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.772 r  conv/add000065/reg_out_reg[21]_i_27/O[0]
                         net (fo=1, routed)           0.192     4.964    conv/add000065/reg_out_reg[21]_i_27_n_15
    SLICE_X121Y529       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     5.089 r  conv/add000065/reg_out[21]_i_20/O
                         net (fo=1, routed)           0.013     5.102    conv/add000065/reg_out[21]_i_20_n_0
    SLICE_X121Y529       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     5.198 r  conv/add000065/reg_out_reg[21]_i_10/O[1]
                         net (fo=2, routed)           0.324     5.522    conv/add000065/reg_out_reg[21]_i_10_n_14
    SLICE_X121Y526       CARRY8 (Prop_CARRY8_SLICEM_DI[1]_O[2])
                                                      0.099     5.621 r  conv/add000065/reg_out_reg[21]_i_3/O[2]
                         net (fo=3, routed)           0.187     5.808    conv/add000049/reg_out_reg[21]_0[0]
    SLICE_X120Y526       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     5.898 r  conv/add000049/reg_out[21]_i_8/O
                         net (fo=1, routed)           0.009     5.907    conv/add000065/reg_out_reg[21]_0[0]
    SLICE_X120Y526       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     6.140 r  conv/add000065/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.135     6.275    reg_out/a[21]
    SLICE_X120Y523       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     6.311 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.248     6.559    reg_out/reg_out[21]_i_1_n_0
    SLICE_X119Y522       FDRE                                         r  reg_out/reg_out_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.728     4.728 r  
    AP13                                              0.000     4.728 r  clk (IN)
                         net (fo=0)                   0.000     4.728    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.073 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.073    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.073 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.360    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.384 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1102, routed)        0.941     6.325    reg_out/clk_IBUF_BUFG
    SLICE_X119Y522       FDRE                                         r  reg_out/reg_out_reg[20]/C
                         clock pessimism              0.348     6.672    
                         clock uncertainty           -0.035     6.637    
    SLICE_X119Y522       FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     6.563    reg_out/reg_out_reg[20]
  -------------------------------------------------------------------
                         required time                          6.563    
                         arrival time                          -6.559    
  -------------------------------------------------------------------
                         slack                                  0.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 demux/genblk1[31].z_reg[31][5]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.364ns period=4.728ns})
  Destination:            genblk1[31].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.364ns period=4.728ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.061ns (31.122%)  route 0.135ns (68.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Net Delay (Source):      0.923ns (routing 0.155ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.171ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1102, routed)        0.923     1.579    demux/clk_IBUF_BUFG
    SLICE_X115Y531       FDRE                                         r  demux/genblk1[31].z_reg[31][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y531       FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.640 r  demux/genblk1[31].z_reg[31][5]/Q
                         net (fo=1, routed)           0.135     1.775    genblk1[31].reg_in/D[5]
    SLICE_X120Y531       FDRE                                         r  genblk1[31].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1102, routed)        1.102     2.048    genblk1[31].reg_in/clk_IBUF_BUFG
    SLICE_X120Y531       FDRE                                         r  genblk1[31].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.348     1.700    
    SLICE_X120Y531       FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.762    genblk1[31].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.364 }
Period(ns):         4.728
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.728       3.438      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.364       2.089      SLICE_X116Y530  demux/genblk1[47].z_reg[47][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.364       2.089      SLICE_X115Y533  demux/genblk1[4].z_reg[4][4]/C



