/* SPDX-License-Identifier: Apache-2.0 */
/* m3vcpu_sha256.c - SHA-256 (FIPS 180-4) for content-addressed kernel blobs. */
#include "m3vcpu_internal.h"

#include <string.h>

static const uint32_t m3_sha_k[64] = {
    0x428a2f98u, 0x71374491u, 0xb5c0fbcfu, 0xe9b5dba5u, 0x3956c25bu, 0x59f111f1u, 0x923f82a4u, 0xab1c5ed5u,
    0xd807aa98u, 0x12835b01u, 0x243185beu, 0x550c7dc3u, 0x72be5d74u, 0x80deb1feu, 0x9bdc06a7u, 0xc19bf174u,
    0xe49b69c1u, 0xefbe4786u, 0x0fc19dc6u, 0x240ca1ccu, 0x2de92c6fu, 0x4a7484aau, 0x5cb0a9dcu, 0x76f988dau,
    0x983e5152u, 0xa831c66du, 0xb00327c8u, 0xbf597fc7u, 0xc6e00bf3u, 0xd5a79147u, 0x06ca6351u, 0x14292967u,
    0x27b70a85u, 0x2e1b2138u, 0x4d2c6dfcu, 0x53380d13u, 0x650a7354u, 0x766a0abbu, 0x81c2c92eu, 0x92722c85u,
    0xa2bfe8a1u, 0xa81a664bu, 0xc24b8b70u, 0xc76c51a3u, 0xd192e819u, 0xd6990624u, 0xf40e3585u, 0x106aa070u,
    0x19a4c116u, 0x1e376c08u, 0x2748774cu, 0x34b0bcb5u, 0x391c0cb3u, 0x4ed8aa4au, 0x5b9cca4fu, 0x682e6ff3u,
    0x748f82eeu, 0x78a5636fu, 0x84c87814u, 0x8cc70208u, 0x90befffau, 0xa4506cebu, 0xbef9a3f7u, 0xc67178f2u};

#define M3_ROTR(x, n) (((x) >> (n)) | ((x) << (32u - (n))))

static void m3_sha256_block(uint32_t h[8], const uint8_t block[64])
{
    uint32_t w[64];
    uint32_t a, b, c, d, e, f, g, k;
    unsigned i;
    for (i = 0; i < 16u; ++i) {
        w[i] = ((uint32_t)block[i * 4u] << 24) | ((uint32_t)block[i * 4u + 1u] << 16)
               | ((uint32_t)block[i * 4u + 2u] << 8) | (uint32_t)block[i * 4u + 3u];
    }
    for (i = 16; i < 64u; ++i) {
        uint32_t s0 = M3_ROTR(w[i - 15u], 7u) ^ M3_ROTR(w[i - 15u], 18u) ^ (w[i - 15u] >> 3);
        uint32_t s1 = M3_ROTR(w[i - 2u], 17u) ^ M3_ROTR(w[i - 2u], 19u) ^ (w[i - 2u] >> 10);
        w[i] = w[i - 16u] + s0 + w[i - 7u] + s1;
    }
    a = h[0];
    b = h[1];
    c = h[2];
    d = h[3];
    e = h[4];
    f = h[5];
    g = h[6];
    k = h[7];
    for (i = 0; i < 64u; ++i) {
        uint32_t big1 = M3_ROTR(e, 6u) ^ M3_ROTR(e, 11u) ^ M3_ROTR(e, 25u);
        uint32_t ch = (e & f) ^ (~e & g);
        uint32_t t1 = k + big1 + ch + m3_sha_k[i] + w[i];
        uint32_t big0 = M3_ROTR(a, 2u) ^ M3_ROTR(a, 13u) ^ M3_ROTR(a, 22u);
        uint32_t maj = (a & b) ^ (a & c) ^ (b & c);
        uint32_t t2 = big0 + maj;
        k = g;
        g = f;
        f = e;
        e = d + t1;
        d = c;
        c = b;
        b = a;
        a = t1 + t2;
    }
    h[0] += a;
    h[1] += b;
    h[2] += c;
    h[3] += d;
    h[4] += e;
    h[5] += f;
    h[6] += g;
    h[7] += k;
}

void m3vcpu_sha256(const void *data, size_t size, uint8_t out[32])
{
    uint32_t h[8] = {0x6a09e667u, 0xbb67ae85u, 0x3c6ef372u, 0xa54ff53au,
                     0x510e527fu, 0x9b05688cu, 0x1f83d9abu, 0x5be0cd19u};
    const uint8_t *p = (const uint8_t *)data;
    uint8_t tail[128];
    size_t rest = size;
    size_t tail_len;
    uint64_t bits = (uint64_t)size * 8u;
    unsigned i;
    while (rest >= 64u) {
        m3_sha256_block(h, p);
        p += 64;
        rest -= 64u;
    }
    memset(tail, 0, sizeof tail);
    if (rest > 0u) {
        memcpy(tail, p, rest);
    }
    tail[rest] = 0x80u;
    tail_len = rest + 1u + 8u <= 64u ? 64u : 128u;
    for (i = 0; i < 8u; ++i) {
        tail[tail_len - 1u - i] = (uint8_t)(bits >> (8u * i));
    }
    m3_sha256_block(h, tail);
    if (tail_len == 128u) {
        m3_sha256_block(h, tail + 64);
    }
    for (i = 0; i < 8u; ++i) {
        out[i * 4u] = (uint8_t)(h[i] >> 24);
        out[i * 4u + 1u] = (uint8_t)(h[i] >> 16);
        out[i * 4u + 2u] = (uint8_t)(h[i] >> 8);
        out[i * 4u + 3u] = (uint8_t)h[i];
    }
}
