regmap	,	V_7
parent_name	,	V_14
ENOMEM	,	V_18
of_clk_add_provider	,	F_18
clk_register	,	F_10
np	,	V_26
kfree	,	F_12
clk_plldiv	,	V_4
flags	,	V_23
AT91_PMC_PLLADIV2	,	V_9
clk_init_data	,	V_15
device_node	,	V_25
mckr	,	V_6
hw	,	V_2
plldiv_ops	,	V_20
parent_rate	,	V_3
AT91_PMC_MCKR	,	V_8
rate	,	V_10
kzalloc	,	F_8
of_clk_src_simple_get	,	V_27
clk_hw	,	V_1
of_at91sam9x5_clk_plldiv_setup	,	F_13
init	,	V_16
plldiv	,	V_5
clk	,	V_12
regmap_read	,	F_3
clk_plldiv_set_rate	,	F_5
clk_plldiv_recalc_rate	,	F_1
clk_plldiv_round_rate	,	F_4
num_parents	,	V_22
regmap_update_bits	,	F_6
at91_clk_register_plldiv	,	F_7
CLK_SET_RATE_GATE	,	V_24
EINVAL	,	V_11
of_clk_get_parent_name	,	F_14
ops	,	V_19
parent_names	,	V_21
to_clk_plldiv	,	F_2
__init	,	T_1
name	,	V_13
of_property_read_string	,	F_15
syscon_node_to_regmap	,	F_16
GFP_KERNEL	,	V_17
"clock-output-names"	,	L_1
of_get_parent	,	F_17
ERR_PTR	,	F_9
IS_ERR	,	F_11
