
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121643                       # Number of seconds simulated
sim_ticks                                121642926692                       # Number of ticks simulated
final_tick                               1179501748005                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121114                       # Simulator instruction rate (inst/s)
host_op_rate                                   152954                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3337812                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923768                       # Number of bytes of host memory used
host_seconds                                 36443.91                       # Real time elapsed on the host
sim_insts                                  4413883936                       # Number of instructions simulated
sim_ops                                    5574241556                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3130752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3326976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1099776                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1602560                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9166592                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2791680                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2791680                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24459                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        25992                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8592                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12520                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 71614                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21810                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21810                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10523                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25737230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13679                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27350345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9041019                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13174297                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                75356556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10523                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13679                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14732                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14732                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              53665                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          22949793                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               22949793                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          22949793                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10523                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25737230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27350345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9041019                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13174297                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               98306349                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146029925                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23188098                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19096082                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1933508                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9400393                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8673146                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2437138                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87666                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104503429                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128098065                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23188098                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11110284                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27200271                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6265945                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6251321                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12106915                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1573039                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142255574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.096851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.539198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115055303     80.88%     80.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2785022      1.96%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2365677      1.66%     84.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380922      1.67%     86.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2266005      1.59%     87.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125081      0.79%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778295      0.55%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979277      1.39%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13519992      9.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142255574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.158790                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.877204                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103323408                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7677088                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26850660                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110308                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4294101                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732523                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6453                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154501207                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51082                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4294101                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103841820                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4935149                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1561706                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26433302                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1189488                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153041993                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3425                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        403488                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       626222                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        34182                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214123292                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713326250                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713326250                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45864067                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33612                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17590                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3823994                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15186810                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7898898                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       311131                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1693231                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149165585                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33608                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139215911                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108866                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25198312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57187402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1564                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142255574                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.978632                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.579498                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84851163     59.65%     59.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23742303     16.69%     76.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11963098      8.41%     84.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7811537      5.49%     90.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6910434      4.86%     95.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2699098      1.90%     96.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3065335      2.15%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1117283      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95323      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142255574                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976656     74.91%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155508     11.93%     86.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171535     13.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114985463     82.60%     82.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013231      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14358904     10.31%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7842291      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139215911                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.953338                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1303699                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009365                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422099961                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174398168                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135101289                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140519610                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201934                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2974681                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1077                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          674                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       157228                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          596                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4294101                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4212447                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       261533                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149199193                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1168617                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15186810                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7898898                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17586                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        208908                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13116                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          674                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1149007                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1086049                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2235056                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136840983                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14110542                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374928                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21951103                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19296240                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7840561                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.937075                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135107034                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135101289                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81537703                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221200960                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.925162                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368614                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26787180                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1958418                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137961473                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.887363                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.705900                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88856627     64.41%     64.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22511933     16.32%     80.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810498      7.84%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816142      3.49%     92.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3763759      2.73%     94.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1537349      1.11%     95.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564149      1.13%     97.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094242      0.79%     97.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3006774      2.18%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137961473                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3006774                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284163795                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302712520                       # The number of ROB writes
system.switch_cpus0.timesIdled                  58035                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3774351                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.460299                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.460299                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.684791                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.684791                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618370642                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186426372                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145868125                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146029925                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23668756                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19181240                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2054860                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9610245                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9090458                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2531186                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91277                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    103309139                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             130295242                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23668756                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11621644                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28467279                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6667722                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3689125                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12057222                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1657304                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    140033051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.136028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.550651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       111565772     79.67%     79.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2677206      1.91%     81.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2046164      1.46%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5006589      3.58%     86.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1129360      0.81%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1621464      1.16%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1227979      0.88%     89.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          768585      0.55%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13989932      9.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    140033051                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.162082                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.892250                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       102087502                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5280641                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28027319                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       112519                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4525061                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4084225                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42453                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157172050                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        80449                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4525061                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       102953774                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1453166                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2334361                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27263578                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1503103                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155549169                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        24598                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        275263                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       609840                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       181416                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    218551151                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    724487534                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    724487534                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172477317                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        46073824                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37634                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20927                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5050905                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15007876                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7321667                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122006                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1627019                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152785531                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37614                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141912180                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       194136                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27857586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     60438850                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4202                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    140033051                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.013419                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.562733                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80577219     57.54%     57.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     24995657     17.85%     75.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11681214      8.34%     83.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8551199      6.11%     89.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7606360      5.43%     95.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3017684      2.15%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2989809      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       463488      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       150421      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    140033051                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         570541     68.93%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.93% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        114117     13.79%     82.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       143105     17.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    119113225     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2133332      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16706      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13400027      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7248890      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141912180                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.971802                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             827763                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005833                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    424879310                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180681161                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138338216                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142739943                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       347739                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3656798                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1054                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          431                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       222701                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4525061                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         884193                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        93940                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152823145                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49824                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15007876                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7321667                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20908                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         81955                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          431                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1120031                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1168321                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2288352                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139351416                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12876810                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2560764                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20123893                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19794640                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7247083                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.954266                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138520206                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138338216                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         82980884                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        229864800                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.947328                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360999                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101043111                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124090451                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     28734921                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2057503                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135507990                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.915743                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.690361                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     84610028     62.44%     62.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     23814940     17.57%     80.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10492745      7.74%     87.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5504155      4.06%     91.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4377476      3.23%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1576487      1.16%     96.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1336182      0.99%     97.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       999691      0.74%     97.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2796286      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135507990                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101043111                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124090451                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18450042                       # Number of memory references committed
system.switch_cpus1.commit.loads             11351076                       # Number of loads committed
system.switch_cpus1.commit.membars              16706                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17829461                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111809889                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2526240                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2796286                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           285537076                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310176071                       # The number of ROB writes
system.switch_cpus1.timesIdled                  73867                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5996874                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101043111                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124090451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101043111                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.445224                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.445224                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.691934                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.691934                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628373501                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192705223                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      147036510                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33412                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146029925                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24290332                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19696562                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2074604                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9771808                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9335029                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2611326                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96085                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106019205                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             132831700                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24290332                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11946355                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29214950                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6755370                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3195546                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12384335                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1627569                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    143084014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.136070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.540650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113869064     79.58%     79.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2049797      1.43%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3759764      2.63%     83.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3412137      2.38%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2174801      1.52%     87.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1785061      1.25%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1032439      0.72%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1078963      0.75%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13921988      9.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    143084014                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166338                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.909620                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       104940724                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4608667                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28837003                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        49345                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4648269                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4201056                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6048                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     160659599                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        47846                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4648269                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105793188                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1122051                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2278379                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28015246                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1226875                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158861815                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           35                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        235368                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       528877                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    224702659                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    739727855                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    739727855                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177873213                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46829421                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35028                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17514                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4403501                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15051155                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7477140                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        85425                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1676737                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         155855883                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35028                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        144846742                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       163431                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27340577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59932325                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    143084014                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.012320                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.559368                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     82418639     57.60%     57.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24963366     17.45%     75.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13128725      9.18%     84.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7588107      5.30%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8398861      5.87%     95.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3117572      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2770607      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       530437      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       167700      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    143084014                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         580448     68.91%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        119137     14.14%     83.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       142781     16.95%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121973307     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2049336      1.41%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17514      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13368028      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7438557      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     144846742                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.991898                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             842366                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005816                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    433783294                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    183231704                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    141658216                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     145689108                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       281611                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3455646                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       131515                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4648269                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         723154                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       111999                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    155890911                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        61288                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15051155                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7477140                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17514                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         97232                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          216                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1153015                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1161227                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2314242                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    142455378                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12839690                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2391363                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20277884                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20271031                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7438194                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.975522                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             141789610                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            141658216                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         82654824                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        232147761                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.970063                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356044                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103592830                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127552922                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28338419                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35028                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2094832                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138435745                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.921387                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692489                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     85968341     62.10%     62.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24303336     17.56%     79.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12074443      8.72%     88.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4107872      2.97%     91.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5058285      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1772208      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1247342      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1032492      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2871426      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138435745                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103592830                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127552922                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18941134                       # Number of memory references committed
system.switch_cpus2.commit.loads             11595509                       # Number of loads committed
system.switch_cpus2.commit.membars              17514                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18410938                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114915310                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2630741                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2871426                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           291455660                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          316431151                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44316                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2945911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103592830                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127552922                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103592830                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.409653                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.409653                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.709395                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.709395                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       641413528                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      198282117                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149768646                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35028                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               146029925                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22303035                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18385549                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1992288                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9169173                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8555081                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2340662                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88124                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108706062                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122501855                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22303035                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10895743                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25604549                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5893437                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4044707                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12610008                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1648370                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142223230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.057672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.478074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       116618681     82.00%     82.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1329744      0.93%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1885793      1.33%     84.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2473380      1.74%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2773894      1.95%     87.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2064211      1.45%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1191190      0.84%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1750465      1.23%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12135872      8.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142223230                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.152729                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.838882                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107506656                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5644681                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25146115                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58099                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3867678                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3562499                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          240                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147821352                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3867678                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108248229                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1092278                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3216851                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24465381                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1332807                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146843992                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1534                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        268139                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       551010                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1335                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204772932                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    686009755                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    686009755                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167347070                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37425862                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38845                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22509                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4023872                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13954853                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7251424                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       120092                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1581021                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142732294                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38802                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133589989                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27112                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20518840                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48372949                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6130                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    142223230                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.939298                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.502611                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85692296     60.25%     60.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22770001     16.01%     76.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12616678      8.87%     85.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8128365      5.72%     90.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7467572      5.25%     96.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2974605      2.09%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1807266      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       516948      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       249499      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142223230                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64480     22.82%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.82% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94165     33.33%     56.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123909     43.85%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112159738     83.96%     83.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2037090      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16336      0.01%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12181501      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7195324      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133589989                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.914812                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282554                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    409712874                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    163290266                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131039041                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133872543                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       326782                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2911711                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          149                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          330                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       173142                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          114                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3867678                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         834339                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       109876                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142771096                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1323317                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13954853                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7251424                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22466                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         84003                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          330                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1172315                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1123788                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2296103                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131783498                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12016321                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1806491                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19210120                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18466672                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7193799                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.902442                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131039296                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131039041                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76755228                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208498389                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.897344                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368133                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     98006824                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120454561                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22325167                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32672                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2024914                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    138355552                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.870616                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.679334                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89527366     64.71%     64.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23475439     16.97%     81.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9222727      6.67%     88.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4746696      3.43%     91.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4137873      2.99%     94.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1988422      1.44%     96.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1722794      1.25%     97.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       810666      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2723569      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    138355552                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     98006824                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120454561                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18121424                       # Number of memory references committed
system.switch_cpus3.commit.loads             11043142                       # Number of loads committed
system.switch_cpus3.commit.membars              16336                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17275963                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108573474                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2457781                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2723569                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           278411711                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289427172                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3806695                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           98006824                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120454561                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     98006824                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.489998                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.489998                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.671142                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.671142                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       593820167                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181807788                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138472490                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32672                       # number of misc regfile writes
system.l20.replacements                         24469                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          552813                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28565                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.352809                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.599631                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.429585                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3132.074314                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           960.896470                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000391                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000349                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.764667                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.234594                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        74108                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  74108                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           16076                       # number of Writeback hits
system.l20.Writeback_hits::total                16076                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        74108                       # number of demand (read+write) hits
system.l20.demand_hits::total                   74108                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        74108                       # number of overall hits
system.l20.overall_hits::total                  74108                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24459                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24469                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24459                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24469                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24459                       # number of overall misses
system.l20.overall_misses::total                24469                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2779817                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7340384349                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7343164166                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2779817                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7340384349                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7343164166                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2779817                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7340384349                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7343164166                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98567                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98577                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        16076                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            16076                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98567                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98577                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98567                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98577                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.248146                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.248222                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.248146                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248222                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.248146                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248222                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 277981.700000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 300109.748927                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 300100.705628                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 277981.700000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 300109.748927                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 300100.705628                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 277981.700000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 300109.748927                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 300100.705628                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4740                       # number of writebacks
system.l20.writebacks::total                     4740                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24459                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24469                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24459                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24469                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24459                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24469                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2140497                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5778090593                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5780231090                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2140497                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5778090593                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5780231090                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2140497                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5778090593                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5780231090                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.248146                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.248222                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.248146                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248222                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.248146                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248222                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 214049.700000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 236235.765690                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 236226.698680                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 214049.700000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 236235.765690                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 236226.698680                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 214049.700000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 236235.765690                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 236226.698680                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         26007                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          368089                       # Total number of references to valid blocks.
system.l21.sampled_refs                         30103                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.227652                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.542359                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.359294                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2678.898642                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1377.199704                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009166                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000576                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.654028                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.336230                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        47900                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  47900                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           14192                       # number of Writeback hits
system.l21.Writeback_hits::total                14192                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        47900                       # number of demand (read+write) hits
system.l21.demand_hits::total                   47900                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        47900                       # number of overall hits
system.l21.overall_hits::total                  47900                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        25992                       # number of ReadReq misses
system.l21.ReadReq_misses::total                26005                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        25992                       # number of demand (read+write) misses
system.l21.demand_misses::total                 26005                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        25992                       # number of overall misses
system.l21.overall_misses::total                26005                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3535124                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   8670695526                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     8674230650                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3535124                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   8670695526                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      8674230650                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3535124                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   8670695526                       # number of overall miss cycles
system.l21.overall_miss_latency::total     8674230650                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        73892                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              73905                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        14192                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            14192                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        73892                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               73905                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        73892                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              73905                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.351757                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.351871                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.351757                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.351871                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.351757                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.351871                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 271932.615385                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 333590.932825                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 333560.109594                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 271932.615385                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 333590.932825                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 333560.109594                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 271932.615385                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 333590.932825                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 333560.109594                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4433                       # number of writebacks
system.l21.writebacks::total                     4433                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        25992                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           26005                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        25992                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            26005                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        25992                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           26005                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2701686                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   7008619801                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   7011321487                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2701686                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   7008619801                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   7011321487                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2701686                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   7008619801                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   7011321487                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.351757                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.351871                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.351757                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.351871                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.351757                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.351871                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       207822                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 269645.267813                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 269614.362123                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       207822                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 269645.267813                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 269614.362123                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       207822                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 269645.267813                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 269614.362123                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8609                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          293470                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12705                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.098780                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           84.413993                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.107489                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2527.336709                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1480.141809                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020609                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001003                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.617026                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.361363                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31743                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31743                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10116                       # number of Writeback hits
system.l22.Writeback_hits::total                10116                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        31743                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31743                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31743                       # number of overall hits
system.l22.overall_hits::total                  31743                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8592                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8606                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8592                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8606                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8592                       # number of overall misses
system.l22.overall_misses::total                 8606                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4389788                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2546812844                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2551202632                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4389788                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2546812844                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2551202632                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4389788                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2546812844                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2551202632                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40335                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40349                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10116                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10116                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40335                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40349                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40335                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40349                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.213016                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.213289                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.213016                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.213289                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.213016                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.213289                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 296416.764898                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 296444.646990                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 296416.764898                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 296444.646990                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 313556.285714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 296416.764898                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 296444.646990                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4606                       # number of writebacks
system.l22.writebacks::total                     4606                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8592                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8606                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8592                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8606                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8592                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8606                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1997863378                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2001358688                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1997863378                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2001358688                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3495310                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1997863378                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2001358688                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.213016                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.213289                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.213016                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.213289                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.213016                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.213289                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 232525.998371                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 232553.879619                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 232525.998371                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 232553.879619                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       249665                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 232525.998371                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 232553.879619                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         12536                       # number of replacements
system.l23.tagsinuse                      4095.984633                       # Cycle average of tags in use
system.l23.total_refs                          390573                       # Total number of references to valid blocks.
system.l23.sampled_refs                         16632                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.483225                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           87.630948                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.168842                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2729.790452                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1275.394391                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021394                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000774                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.666453                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.311376                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999996                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        38849                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  38849                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           22985                       # number of Writeback hits
system.l23.Writeback_hits::total                22985                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        38849                       # number of demand (read+write) hits
system.l23.demand_hits::total                   38849                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        38849                       # number of overall hits
system.l23.overall_hits::total                  38849                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12517                       # number of ReadReq misses
system.l23.ReadReq_misses::total                12531                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12520                       # number of demand (read+write) misses
system.l23.demand_misses::total                 12534                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12520                       # number of overall misses
system.l23.overall_misses::total                12534                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3858639                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   4041718301                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     4045576940                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1031776                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1031776                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3858639                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   4042750077                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      4046608716                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3858639                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   4042750077                       # number of overall miss cycles
system.l23.overall_miss_latency::total     4046608716                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51366                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51380                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        22985                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            22985                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51369                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51383                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51369                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51383                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.243683                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.243889                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.243727                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.243933                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.243727                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.243933                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 275617.071429                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 322898.322362                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 322845.498364                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 343925.333333                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 343925.333333                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 275617.071429                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 322903.360783                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 322850.543801                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 275617.071429                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 322903.360783                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 322850.543801                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8031                       # number of writebacks
system.l23.writebacks::total                     8031                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12517                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           12531                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12520                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            12534                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12520                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           12534                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2964505                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3241681028                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3244645533                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       839595                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       839595                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2964505                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3242520623                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3245485128                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2964505                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3242520623                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3245485128                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.243683                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.243889                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.243727                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.243933                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.243727                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.243933                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 211750.357143                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 258982.266358                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 258929.497486                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       279865                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       279865                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 211750.357143                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 258987.270208                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 258934.508377                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 211750.357143                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 258987.270208                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 258934.508377                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.933700                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012114566                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840208.301818                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.933700                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015919                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881304                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12106905                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12106905                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12106905                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12106905                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12106905                       # number of overall hits
system.cpu0.icache.overall_hits::total       12106905                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2967817                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2967817                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2967817                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2967817                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2967817                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2967817                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12106915                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12106915                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12106915                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12106915                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12106915                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12106915                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 296781.700000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 296781.700000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 296781.700000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 296781.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 296781.700000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 296781.700000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2862817                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2862817                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2862817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2862817                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2862817                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2862817                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 286281.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 286281.700000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 286281.700000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 286281.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 286281.700000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 286281.700000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98567                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191217120                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98823                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1934.945509                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.513455                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.486545                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916068                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083932                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10952704                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10952704                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17162                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17162                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18662114                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18662114                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18662114                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18662114                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       411460                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       411460                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       411575                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        411575                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       411575                       # number of overall misses
system.cpu0.dcache.overall_misses::total       411575                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  51857595200                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  51857595200                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     15190817                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     15190817                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  51872786017                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  51872786017                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  51872786017                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  51872786017                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11364164                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11364164                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19073689                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19073689                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19073689                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19073689                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036207                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036207                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021578                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021578                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021578                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021578                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 126033.138580                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 126033.138580                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 132094.060870                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 132094.060870                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 126034.832089                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 126034.832089                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 126034.832089                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 126034.832089                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16076                       # number of writebacks
system.cpu0.dcache.writebacks::total            16076                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       312893                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       312893                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       313008                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       313008                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       313008                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       313008                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98567                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98567                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98567                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98567                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98567                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98567                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12434803736                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12434803736                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12434803736                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12434803736                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12434803736                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12434803736                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008673                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008673                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005168                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005168                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005168                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005168                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 126155.850701                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 126155.850701                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 126155.850701                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 126155.850701                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 126155.850701                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 126155.850701                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996131                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1017137960                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2050681.370968                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996131                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020827                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12057205                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12057205                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12057205                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12057205                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12057205                       # number of overall hits
system.cpu1.icache.overall_hits::total       12057205                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4698285                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4698285                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4698285                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4698285                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4698285                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4698285                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12057222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12057222                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12057222                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12057222                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12057222                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12057222                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 276369.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 276369.705882                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 276369.705882                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 276369.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 276369.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 276369.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3643024                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3643024                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3643024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3643024                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3643024                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3643024                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 280232.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 280232.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 280232.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 280232.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 280232.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 280232.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 73892                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180528057                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 74148                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2434.698940                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.615049                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.384951                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.904746                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.095254                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9691617                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9691617                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7065554                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7065554                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20620                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20620                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16706                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16706                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16757171                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16757171                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16757171                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16757171                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       182401                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       182401                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       182401                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        182401                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       182401                       # number of overall misses
system.cpu1.dcache.overall_misses::total       182401                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  30679485945                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  30679485945                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  30679485945                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  30679485945                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  30679485945                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  30679485945                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9874018                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9874018                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7065554                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7065554                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16706                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16939572                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16939572                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16939572                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16939572                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018473                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018473                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010768                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010768                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010768                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010768                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 168198.013964                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 168198.013964                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 168198.013964                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 168198.013964                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 168198.013964                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 168198.013964                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        14192                       # number of writebacks
system.cpu1.dcache.writebacks::total            14192                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       108509                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       108509                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       108509                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       108509                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       108509                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       108509                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        73892                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        73892                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        73892                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        73892                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        73892                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        73892                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  12014757828                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12014757828                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  12014757828                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12014757828                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  12014757828                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12014757828                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004362                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004362                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 162598.898771                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 162598.898771                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 162598.898771                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 162598.898771                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 162598.898771                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 162598.898771                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.996727                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015344192                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2192968.017279                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.996727                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12384318                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12384318                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12384318                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12384318                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12384318                       # number of overall hits
system.cpu2.icache.overall_hits::total       12384318                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5367561                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5367561                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5367561                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5367561                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5367561                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5367561                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12384335                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12384335                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12384335                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12384335                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12384335                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12384335                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 315738.882353                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 315738.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 315738.882353                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 315738.882353                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4505988                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4505988                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4505988                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4505988                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 321856.285714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 321856.285714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40335                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               169102174                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40591                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4166.001675                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.897411                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.102589                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905849                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094151                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9656209                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9656209                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7311173                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7311173                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17514                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17514                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17514                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17514                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16967382                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16967382                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16967382                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16967382                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122180                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122180                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       122180                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        122180                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       122180                       # number of overall misses
system.cpu2.dcache.overall_misses::total       122180                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17195163367                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17195163367                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17195163367                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17195163367                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17195163367                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17195163367                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9778389                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9778389                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7311173                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7311173                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17514                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17514                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17514                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17089562                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17089562                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17089562                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17089562                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012495                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012495                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007149                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007149                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007149                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007149                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 140736.318276                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 140736.318276                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 140736.318276                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 140736.318276                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 140736.318276                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 140736.318276                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10116                       # number of writebacks
system.cpu2.dcache.writebacks::total            10116                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81845                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81845                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81845                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81845                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81845                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81845                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40335                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40335                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40335                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40335                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40335                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40335                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4682366431                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4682366431                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4682366431                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4682366431                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4682366431                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4682366431                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004125                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 116086.932714                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 116086.932714                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 116086.932714                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116086.932714                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 116086.932714                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116086.932714                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995930                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015833412                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043930.406439                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995930                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12609991                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12609991                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12609991                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12609991                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12609991                       # number of overall hits
system.cpu3.icache.overall_hits::total       12609991                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4613008                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4613008                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4613008                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4613008                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4613008                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4613008                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12610008                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12610008                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12610008                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12610008                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12610008                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12610008                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 271353.411765                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 271353.411765                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 271353.411765                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 271353.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 271353.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 271353.411765                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3974839                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3974839                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3974839                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3974839                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3974839                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3974839                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 283917.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 283917.071429                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 283917.071429                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 283917.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 283917.071429                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 283917.071429                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51369                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172490626                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51625                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3341.222780                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.236857                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.763143                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911081                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088919                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8946367                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8946367                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7041542                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7041542                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17220                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17220                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16336                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16336                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15987909                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15987909                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15987909                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15987909                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       149399                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       149399                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3080                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3080                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       152479                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        152479                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       152479                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152479                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  23275363349                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  23275363349                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    801854802                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    801854802                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  24077218151                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  24077218151                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  24077218151                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  24077218151                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9095766                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9095766                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7044622                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7044622                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17220                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16336                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16336                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16140388                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16140388                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16140388                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16140388                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016425                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016425                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000437                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000437                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009447                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009447                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009447                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009447                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 155793.300819                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 155793.300819                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 260342.468182                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 260342.468182                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 157905.142026                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 157905.142026                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 157905.142026                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 157905.142026                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1677360                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 186373.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22985                       # number of writebacks
system.cpu3.dcache.writebacks::total            22985                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        98033                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        98033                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3077                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3077                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       101110                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       101110                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       101110                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       101110                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51366                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51366                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51369                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51369                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51369                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51369                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6691023131                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6691023131                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1056676                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1056676                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6692079807                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6692079807                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6692079807                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6692079807                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005647                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005647                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003183                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003183                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003183                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003183                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 130261.712631                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 130261.712631                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 352225.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 352225.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 130274.675524                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 130274.675524                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 130274.675524                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 130274.675524                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
