git clone --depth 1 --no-tags https://github.com/kylewong975/CodeBreak.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125162625
git clone --depth 1 --no-tags https://github.com/jabarragann/ProyectoDron_2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118400947
git clone --depth 1 --no-tags https://github.com/Gemini064/Sophomore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117847942
git clone --depth 1 --no-tags https://github.com/aeriamike/Microcomputer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118800618
git clone --depth 1 --no-tags https://github.com/Tonto95/CIS371Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118981978
git clone --depth 1 --no-tags https://github.com/unixconsult/git-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123908976
git clone --depth 1 --no-tags https://github.com/jfong701/CSCB58-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124830272
git clone --depth 1 --no-tags https://github.com/ToddHuaJi/RLE_compression.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124917387
git clone --depth 1 --no-tags https://github.com/Elliot-Ford/CSC258_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125455756
git clone --depth 1 --no-tags https://github.com/richardzeng1/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120677606
git clone --depth 1 --no-tags https://github.com/tchandrahas/rtl-design-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120532318
git clone --depth 1 --no-tags https://github.com/aeriamike/Pong-Game-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117736309
git clone --depth 1 --no-tags https://github.com/helfo2/MIPS-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117887965
git clone --depth 1 --no-tags https://github.com/AbdallahReda/PCIarbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119095738
git clone --depth 1 --no-tags https://github.com/nhonour/lab-2-nhonour-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119328529
git clone --depth 1 --no-tags https://github.com/saislam/ALU_Ripple_Carry_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119739689
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/HalliwellFreqSourceFiles.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120852981
git clone --depth 1 --no-tags https://github.com/mtlang/ECE552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122150769
git clone --depth 1 --no-tags https://github.com/Lexuil/lm32-gpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122246600
git clone --depth 1 --no-tags https://github.com/ljagodz/Verilog-Piano--One-Octave-PS-2-Input.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121822993
git clone --depth 1 --no-tags https://github.com/thejokerlol/DMA_Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122836803
git clone --depth 1 --no-tags https://github.com/songemeng/PipelineCPU_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123304708
git clone --depth 1 --no-tags https://github.com/msalvadorup/ece198.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123269532
git clone --depth 1 --no-tags https://github.com/tzxing/digital_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123415186
git clone --depth 1 --no-tags https://github.com/lj369/High_radix_online_arithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121963748
git clone --depth 1 --no-tags https://github.com/dnshp/Verilog-UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121998213
git clone --depth 1 --no-tags https://github.com/binacor/class-projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122555173
git clone --depth 1 --no-tags https://github.com/tmiw/f64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118895292
git clone --depth 1 --no-tags https://github.com/sa1f/deqween.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119615838
git clone --depth 1 --no-tags https://github.com/josueRodriguez18/Lab1FreqCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119607115
git clone --depth 1 --no-tags https://github.com/mradhuber/project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117283769
git clone --depth 1 --no-tags https://github.com/XingmouChen/Tiny_Computer_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117987962
git clone --depth 1 --no-tags https://github.com/gsoosk/NFactoriel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117966667
git clone --depth 1 --no-tags https://github.com/JYunZhang/crossyroad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119291559
git clone --depth 1 --no-tags https://github.com/fnnbrr/HighNoon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116612412
git clone --depth 1 --no-tags https://github.com/harrytaipei4145/Multiclock-Manager.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121123652
git clone --depth 1 --no-tags https://github.com/harrytaipei4145/FPGA-Clock-Rate-Frequency.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121124268
git clone --depth 1 --no-tags https://github.com/bhrigub/8-bit-Arithmetic-Logical-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121182197
git clone --depth 1 --no-tags https://github.com/xxyypp/FPGA_Verilog_Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121250137
git clone --depth 1 --no-tags https://github.com/aliher1911/verilog-dash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120958803
git clone --depth 1 --no-tags https://github.com/aliher1911/ice-sandbox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117515986
git clone --depth 1 --no-tags https://github.com/DiuR21/Verilog-Toy-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117108520
git clone --depth 1 --no-tags https://github.com/Willyoung2017/CA-Task.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117051278
git clone --depth 1 --no-tags https://github.com/electronyx/m28read.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119982842
git clone --depth 1 --no-tags https://github.com/cl344/verilogCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119561534
git clone --depth 1 --no-tags https://github.com/JarekParal/FI-MUNI_DE1_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120536171
git clone --depth 1 --no-tags https://github.com/karthikams/Simulation-Of-32-bit-CPU-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120827049
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/RhyanJohnson_FreqCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120813185
git clone --depth 1 --no-tags https://github.com/Rhyanaj/FC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120860162
git clone --depth 1 --no-tags https://github.com/amr-essam95/Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119234298
git clone --depth 1 --no-tags https://github.com/bhrigub/Priority-Arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121185373
git clone --depth 1 --no-tags https://github.com/TTULABONE-SP18/JesusGuerraFrequencyCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120855904
git clone --depth 1 --no-tags https://github.com/dsiddharth96/Basic-IPs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123728904
git clone --depth 1 --no-tags https://github.com/kimjin14/fpga_carry_study.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124137043
git clone --depth 1 --no-tags https://github.com/ukalla1/FaultCollapsing-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123193385
git clone --depth 1 --no-tags https://github.com/annymao/Final_104062229.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122576617
git clone --depth 1 --no-tags https://github.com/Dakimakura/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123248449
git clone --depth 1 --no-tags https://github.com/vhall415/sources.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123200033
git clone --depth 1 --no-tags https://github.com/murata1631/thesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121521373
git clone --depth 1 --no-tags https://github.com/ayush210/VLSI_ARch_1stassign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123557767
git clone --depth 1 --no-tags https://github.com/sureshgl/forge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124925884
git clone --depth 1 --no-tags https://github.com/wintermao/EP2C8_TX_Qsys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124542310
git clone --depth 1 --no-tags https://github.com/badwolf1686/obstacle_dodger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125126444
git clone --depth 1 --no-tags https://github.com/shaynekellyii/vlsi-multiplier-synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118292652
git clone --depth 1 --no-tags https://github.com/SubhajitR/Multi-functional-digital-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117344027
git clone --depth 1 --no-tags https://github.com/xjjj2/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117088995
git clone --depth 1 --no-tags https://github.com/TianBoyu/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117072791
git clone --depth 1 --no-tags https://github.com/Willster419/ELEC3800_vivado_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122497324
git clone --depth 1 --no-tags https://github.com/MisterHW/XO345.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120494565
git clone --depth 1 --no-tags https://github.com/msafari18/16-bit-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122678695
git clone --depth 1 --no-tags https://github.com/suyang98/riscv-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117175465
git clone --depth 1 --no-tags https://github.com/42x00/Computer-Architecture-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117216734
git clone --depth 1 --no-tags https://github.com/gmuraleekrishna/DigitalSystemsLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124079765
git clone --depth 1 --no-tags https://github.com/shruthinarayan/CMPE240memory_to_memory_transfer_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123390128
git clone --depth 1 --no-tags https://github.com/AloriumTechnology/XLR8USB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122358615
git clone --depth 1 --no-tags https://github.com/Osal222/EE480Assig2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122386900
git clone --depth 1 --no-tags https://github.com/nickbeckwith/5-Stage-Processor-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125094126
git clone --depth 1 --no-tags https://github.com/TadpoleDisastrous/ece552prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125110371
git clone --depth 1 --no-tags https://github.com/MarquisLP/PBS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125379288
git clone --depth 1 --no-tags https://github.com/ecqin/random-snippet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125553841
git clone --depth 1 --no-tags https://github.com/deleanuradu/CID-Lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125361176
git clone --depth 1 --no-tags https://github.com/altdillon/verilog_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116651410
git clone --depth 1 --no-tags https://github.com/stebe27/ee180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120478797
git clone --depth 1 --no-tags https://github.com/salonisaraf/ECE453-SoftwareLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119448599
git clone --depth 1 --no-tags https://github.com/shokanou/digital-system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119759917
git clone --depth 1 --no-tags https://github.com/richardzeng1/lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119752901
git clone --depth 1 --no-tags https://github.com/tempactcode/Coding_Challenge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120375377
git clone --depth 1 --no-tags https://github.com/painterner/X_S3E_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120968749
git clone --depth 1 --no-tags https://github.com/abaft/HACK.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119758565
git clone --depth 1 --no-tags https://github.com/DOOKNET/WS2812_Vivado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119829928
git clone --depth 1 --no-tags https://github.com/Yuvrender-Gill/Electronics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117182002
git clone --depth 1 --no-tags https://github.com/aaronhan223/Microprocessor-Based-System-for-Remote-Control-of-Race-Cars.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117490382
git clone --depth 1 --no-tags https://github.com/b03901152/NTUcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118062819
git clone --depth 1 --no-tags https://github.com/oconnork9/RefFile-ScrumLuck.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118787522
git clone --depth 1 --no-tags https://github.com/abdelrahmanamr/Parking-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118801160
git clone --depth 1 --no-tags https://github.com/shuwentao/helloworld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118422684
git clone --depth 1 --no-tags https://github.com/cspk/ax309-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118957982
git clone --depth 1 --no-tags https://github.com/zwei22/dclab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125189853
git clone --depth 1 --no-tags https://github.com/AmareshSubburaj/ASIC_Design_and_CUDA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125658618
git clone --depth 1 --no-tags https://github.com/Blunk-electronic/git-training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121551566
