

================================================================
== Vitis HLS Report for 'Attention_layer'
================================================================
* Date:           Tue Sep  5 02:11:09 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.090 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      889|      889|  8.890 us|  8.890 us|  889|  889|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                    |                                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                              |                          Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_82  |Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2  |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
        |grp_Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1_fu_118  |Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1   |      582|      582|  5.820 us|  5.820 us|  582|  582|       no|
        |grp_Attention_layer_Pipeline_l_norm_i2_l_j1_fu_146                  |Attention_layer_Pipeline_l_norm_i2_l_j1                   |      156|      156|  1.560 us|  1.560 us|  156|  156|       no|
        +--------------------------------------------------------------------+----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    3730|   3552|    -|
|Memory           |        0|    -|     768|     64|    0|
|Multiplexer      |        -|    -|       -|   1422|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    4507|   5038|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       4|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                              |                          Module                          | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |grp_Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_82  |Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2  |        0|   0|    27|   157|    0|
    |grp_Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1_fu_118  |Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1   |        0|   0|  3019|  1989|    0|
    |grp_Attention_layer_Pipeline_l_norm_i2_l_j1_fu_146                  |Attention_layer_Pipeline_l_norm_i2_l_j1                   |        0|   0|   684|  1406|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                               |                                                          |        0|   0|  3730|  3552|    0|
    +--------------------------------------------------------------------+----------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |                Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |outp_V_U     |Attention_layer_outp_V_RAM_AUTO_1R1W  |        0|  48|   4|    0|     9|   24|     1|          216|
    |outp_V_1_U   |Attention_layer_outp_V_RAM_AUTO_1R1W  |        0|  48|   4|    0|     9|   24|     1|          216|
    |outp_V_2_U   |Attention_layer_outp_V_RAM_AUTO_1R1W  |        0|  48|   4|    0|     9|   24|     1|          216|
    |outp_V_3_U   |Attention_layer_outp_V_RAM_AUTO_1R1W  |        0|  48|   4|    0|     9|   24|     1|          216|
    |outp_V_4_U   |Attention_layer_outp_V_RAM_AUTO_1R1W  |        0|  48|   4|    0|     9|   24|     1|          216|
    |outp_V_5_U   |Attention_layer_outp_V_RAM_AUTO_1R1W  |        0|  48|   4|    0|     9|   24|     1|          216|
    |outp_V_6_U   |Attention_layer_outp_V_RAM_AUTO_1R1W  |        0|  48|   4|    0|     9|   24|     1|          216|
    |outp_V_7_U   |Attention_layer_outp_V_RAM_AUTO_1R1W  |        0|  48|   4|    0|     9|   24|     1|          216|
    |outp_V_8_U   |Attention_layer_outp_V_RAM_AUTO_1R1W  |        0|  48|   4|    0|     9|   24|     1|          216|
    |outp_V_9_U   |Attention_layer_outp_V_RAM_AUTO_1R1W  |        0|  48|   4|    0|     9|   24|     1|          216|
    |outp_V_10_U  |Attention_layer_outp_V_RAM_AUTO_1R1W  |        0|  48|   4|    0|     9|   24|     1|          216|
    |outp_V_11_U  |Attention_layer_outp_V_RAM_AUTO_1R1W  |        0|  48|   4|    0|     9|   24|     1|          216|
    |outp_V_12_U  |Attention_layer_outp_V_RAM_AUTO_1R1W  |        0|  48|   4|    0|     9|   24|     1|          216|
    |outp_V_13_U  |Attention_layer_outp_V_RAM_AUTO_1R1W  |        0|  48|   4|    0|     9|   24|     1|          216|
    |outp_V_14_U  |Attention_layer_outp_V_RAM_AUTO_1R1W  |        0|  48|   4|    0|     9|   24|     1|          216|
    |outp_V_15_U  |Attention_layer_outp_V_RAM_AUTO_1R1W  |        0|  48|   4|    0|     9|   24|     1|          216|
    +-------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                                      |        0| 768|  64|    0|   144|  384|    16|         3456|
    +-------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  37|          7|    1|          7|
    |grp_fu_168_ce       |   9|          2|    1|          2|
    |grp_fu_172_ce       |   9|          2|    1|          2|
    |grp_fu_176_ce       |   9|          2|    1|          2|
    |grp_fu_180_ce       |   9|          2|    1|          2|
    |grp_fu_184_ce       |   9|          2|    1|          2|
    |grp_fu_188_ce       |   9|          2|    1|          2|
    |grp_fu_192_ce       |   9|          2|    1|          2|
    |grp_fu_196_ce       |   9|          2|    1|          2|
    |grp_fu_200_ce       |   9|          2|    1|          2|
    |grp_fu_204_ce       |   9|          2|    1|          2|
    |grp_fu_208_ce       |   9|          2|    1|          2|
    |grp_fu_212_ce       |   9|          2|    1|          2|
    |grp_fu_216_ce       |   9|          2|    1|          2|
    |grp_fu_220_ce       |   9|          2|    1|          2|
    |grp_fu_224_ce       |   9|          2|    1|          2|
    |grp_fu_228_ce       |   9|          2|    1|          2|
    |grp_fu_232_ce       |   9|          2|    1|          2|
    |outp_V_10_address0  |  20|          4|    4|         16|
    |outp_V_10_ce0       |  20|          4|    1|          4|
    |outp_V_10_ce1       |   9|          2|    1|          2|
    |outp_V_10_d0        |  14|          3|   24|         72|
    |outp_V_10_we0       |  14|          3|    1|          3|
    |outp_V_11_address0  |  20|          4|    4|         16|
    |outp_V_11_ce0       |  20|          4|    1|          4|
    |outp_V_11_ce1       |   9|          2|    1|          2|
    |outp_V_11_d0        |  14|          3|   24|         72|
    |outp_V_11_we0       |  14|          3|    1|          3|
    |outp_V_12_address0  |  20|          4|    4|         16|
    |outp_V_12_ce0       |  20|          4|    1|          4|
    |outp_V_12_ce1       |   9|          2|    1|          2|
    |outp_V_12_d0        |  14|          3|   24|         72|
    |outp_V_12_we0       |  14|          3|    1|          3|
    |outp_V_13_address0  |  20|          4|    4|         16|
    |outp_V_13_ce0       |  20|          4|    1|          4|
    |outp_V_13_ce1       |   9|          2|    1|          2|
    |outp_V_13_d0        |  14|          3|   24|         72|
    |outp_V_13_we0       |  14|          3|    1|          3|
    |outp_V_14_address0  |  20|          4|    4|         16|
    |outp_V_14_ce0       |  20|          4|    1|          4|
    |outp_V_14_ce1       |   9|          2|    1|          2|
    |outp_V_14_d0        |  14|          3|   24|         72|
    |outp_V_14_we0       |  14|          3|    1|          3|
    |outp_V_15_address0  |  20|          4|    4|         16|
    |outp_V_15_ce0       |  20|          4|    1|          4|
    |outp_V_15_ce1       |   9|          2|    1|          2|
    |outp_V_15_d0        |  14|          3|   24|         72|
    |outp_V_15_we0       |  14|          3|    1|          3|
    |outp_V_1_address0   |  20|          4|    4|         16|
    |outp_V_1_ce0        |  20|          4|    1|          4|
    |outp_V_1_ce1        |   9|          2|    1|          2|
    |outp_V_1_d0         |  14|          3|   24|         72|
    |outp_V_1_we0        |  14|          3|    1|          3|
    |outp_V_2_address0   |  20|          4|    4|         16|
    |outp_V_2_ce0        |  20|          4|    1|          4|
    |outp_V_2_ce1        |   9|          2|    1|          2|
    |outp_V_2_d0         |  14|          3|   24|         72|
    |outp_V_2_we0        |  14|          3|    1|          3|
    |outp_V_3_address0   |  20|          4|    4|         16|
    |outp_V_3_ce0        |  20|          4|    1|          4|
    |outp_V_3_ce1        |   9|          2|    1|          2|
    |outp_V_3_d0         |  14|          3|   24|         72|
    |outp_V_3_we0        |  14|          3|    1|          3|
    |outp_V_4_address0   |  20|          4|    4|         16|
    |outp_V_4_ce0        |  20|          4|    1|          4|
    |outp_V_4_ce1        |   9|          2|    1|          2|
    |outp_V_4_d0         |  14|          3|   24|         72|
    |outp_V_4_we0        |  14|          3|    1|          3|
    |outp_V_5_address0   |  20|          4|    4|         16|
    |outp_V_5_ce0        |  20|          4|    1|          4|
    |outp_V_5_ce1        |   9|          2|    1|          2|
    |outp_V_5_d0         |  14|          3|   24|         72|
    |outp_V_5_we0        |  14|          3|    1|          3|
    |outp_V_6_address0   |  20|          4|    4|         16|
    |outp_V_6_ce0        |  20|          4|    1|          4|
    |outp_V_6_ce1        |   9|          2|    1|          2|
    |outp_V_6_d0         |  14|          3|   24|         72|
    |outp_V_6_we0        |  14|          3|    1|          3|
    |outp_V_7_address0   |  20|          4|    4|         16|
    |outp_V_7_ce0        |  20|          4|    1|          4|
    |outp_V_7_ce1        |   9|          2|    1|          2|
    |outp_V_7_d0         |  14|          3|   24|         72|
    |outp_V_7_we0        |  14|          3|    1|          3|
    |outp_V_8_address0   |  20|          4|    4|         16|
    |outp_V_8_ce0        |  20|          4|    1|          4|
    |outp_V_8_ce1        |   9|          2|    1|          2|
    |outp_V_8_d0         |  14|          3|   24|         72|
    |outp_V_8_we0        |  14|          3|    1|          3|
    |outp_V_9_address0   |  20|          4|    4|         16|
    |outp_V_9_ce0        |  20|          4|    1|          4|
    |outp_V_9_ce1        |   9|          2|    1|          2|
    |outp_V_9_d0         |  14|          3|   24|         72|
    |outp_V_9_we0        |  14|          3|    1|          3|
    |outp_V_address0     |  20|          4|    4|         16|
    |outp_V_ce0          |  20|          4|    1|          4|
    |outp_V_ce1          |   9|          2|    1|          2|
    |outp_V_d0           |  14|          3|   24|         72|
    |outp_V_we0          |  14|          3|    1|          3|
    +--------------------+----+-----------+-----+-----------+
    |Total               |1422|        297|  514|       1593|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                       Name                                      | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                        |  6|   0|    6|          0|
    |grp_Attention_layer_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2_fu_82_ap_start_reg  |  1|   0|    1|          0|
    |grp_Attention_layer_Pipeline_l_gemm_i_outer_l_j_outer1_l_k1_fu_118_ap_start_reg  |  1|   0|    1|          0|
    |grp_Attention_layer_Pipeline_l_norm_i2_l_j1_fu_146_ap_start_reg                  |  1|   0|    1|          0|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                            |  9|   0|    9|          0|
    +---------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+---------------------+-----+-----+------------+-----------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2163_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2163_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2163_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2163_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2167_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2167_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2167_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2167_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2171_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2171_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2171_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2171_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2175_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2175_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2175_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2175_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2179_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2179_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2179_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2179_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2183_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2183_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2183_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2183_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2187_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2187_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2187_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2187_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2191_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2191_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2191_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2191_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2195_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2195_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2195_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2195_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2199_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2199_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2199_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2199_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2203_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2203_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2203_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2203_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2207_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2207_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2207_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2207_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2211_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2211_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2211_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2211_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2215_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2215_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2215_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2215_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2219_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2219_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2219_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2219_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2223_p_din0   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2223_p_din1   |  out|   40|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2223_p_dout0  |   in|   72|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2223_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2227_p_din0   |  out|   32|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2227_p_din1   |  out|   32|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2227_p_dout0  |   in|   32|  ap_ctrl_hs|  Attention_layer|  return value|
|grp_fu_2227_p_ce     |  out|    1|  ap_ctrl_hs|  Attention_layer|  return value|
|v20_0_address0       |  out|    9|   ap_memory|            v20_0|         array|
|v20_0_ce0            |  out|    1|   ap_memory|            v20_0|         array|
|v20_0_q0             |   in|   24|   ap_memory|            v20_0|         array|
|v20_0_address1       |  out|    9|   ap_memory|            v20_0|         array|
|v20_0_ce1            |  out|    1|   ap_memory|            v20_0|         array|
|v20_0_q1             |   in|   24|   ap_memory|            v20_0|         array|
|v20_1_address0       |  out|    9|   ap_memory|            v20_1|         array|
|v20_1_ce0            |  out|    1|   ap_memory|            v20_1|         array|
|v20_1_q0             |   in|   24|   ap_memory|            v20_1|         array|
|v20_1_address1       |  out|    9|   ap_memory|            v20_1|         array|
|v20_1_ce1            |  out|    1|   ap_memory|            v20_1|         array|
|v20_1_q1             |   in|   24|   ap_memory|            v20_1|         array|
|v21_0_address0       |  out|    9|   ap_memory|            v21_0|         array|
|v21_0_ce0            |  out|    1|   ap_memory|            v21_0|         array|
|v21_0_q0             |   in|   24|   ap_memory|            v21_0|         array|
|v21_0_address1       |  out|    9|   ap_memory|            v21_0|         array|
|v21_0_ce1            |  out|    1|   ap_memory|            v21_0|         array|
|v21_0_q1             |   in|   24|   ap_memory|            v21_0|         array|
|v21_1_address0       |  out|    9|   ap_memory|            v21_1|         array|
|v21_1_ce0            |  out|    1|   ap_memory|            v21_1|         array|
|v21_1_q0             |   in|   24|   ap_memory|            v21_1|         array|
|v21_1_address1       |  out|    9|   ap_memory|            v21_1|         array|
|v21_1_ce1            |  out|    1|   ap_memory|            v21_1|         array|
|v21_1_q1             |   in|   24|   ap_memory|            v21_1|         array|
|v22_address0         |  out|    8|   ap_memory|              v22|         array|
|v22_ce0              |  out|    1|   ap_memory|              v22|         array|
|v22_we0              |  out|    1|   ap_memory|              v22|         array|
|v22_d0               |  out|   32|   ap_memory|              v22|         array|
+---------------------+-----+-----+------------+-----------------+--------------+

