0.7
2020.2
May 22 2024
19:03:11
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim2/DDP_sim2.sim/sim_1/synth/func/xsim/JOIN_DDP_SIM_func_synth.v,1728453345,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim2/HDL/JOIN_DDP_SIM.v,,ARB;B_Stage;C;CB;CE;CE__1;CF;CF__1;CF__2;CF__3;CF__4;CJ;CJ__1;CM;CMEM;CMEM_blk_mem_gen_generic_cstr;CMEM_blk_mem_gen_prim_width;CMEM_blk_mem_gen_prim_wrapper_init;CMEM_blk_mem_gen_top;CMEM_blk_mem_gen_v8_4_8;CMEM_blk_mem_gen_v8_4_8_synth;COPY_Stage;CX2;C__1;C__2;C__3;DMEM;DMEM_blk_mem_gen_generic_cstr;DMEM_blk_mem_gen_prim_width;DMEM_blk_mem_gen_prim_wrapper;DMEM_blk_mem_gen_top;DMEM_blk_mem_gen_v8_4_8;DMEM_blk_mem_gen_v8_4_8_synth;Delay_2ns;Delay_2ns__1;Delay_2ns__2;Delay_2ns__3;Delay_2ns__4;Delay_4ns;Delay_4ns__1;Delay_4ns__10;Delay_4ns__11;Delay_4ns__12;Delay_4ns__13;Delay_4ns__14;Delay_4ns__15;Delay_4ns__16;Delay_4ns__17;Delay_4ns__18;Delay_4ns__19;Delay_4ns__2;Delay_4ns__20;Delay_4ns__21;Delay_4ns__22;Delay_4ns__23;Delay_4ns__24;Delay_4ns__25;Delay_4ns__26;Delay_4ns__27;Delay_4ns__28;Delay_4ns__29;Delay_4ns__3;Delay_4ns__30;Delay_4ns__31;Delay_4ns__32;Delay_4ns__33;Delay_4ns__34;Delay_4ns__35;Delay_4ns__36;Delay_4ns__37;Delay_4ns__38;Delay_4ns__4;Delay_4ns__5;Delay_4ns__6;Delay_4ns__7;Delay_4ns__8;Delay_4ns__9;ENTRY_FD;ENTRY_FD__1;ENTRY_FD__10;ENTRY_FD__11;ENTRY_FD__12;ENTRY_FD__13;ENTRY_FD__14;ENTRY_FD__15;ENTRY_FD__16;ENTRY_FD__17;ENTRY_FD__18;ENTRY_FD__19;ENTRY_FD__2;ENTRY_FD__3;ENTRY_FD__4;ENTRY_FD__5;ENTRY_FD__6;ENTRY_FD__7;ENTRY_FD__8;ENTRY_FD__9;FP_Stage;JOIN_DDP;MA_Stage;MMCAM_Stage;MMRAM;MMRAM_Stage;MMRAM_blk_mem_gen_generic_cstr;MMRAM_blk_mem_gen_prim_width;MMRAM_blk_mem_gen_prim_wrapper;MMRAM_blk_mem_gen_top;MMRAM_blk_mem_gen_v8_4_8;MMRAM_blk_mem_gen_v8_4_8_synth;M_Stage;OR_AM_MA;PS;PS_Stage;PS_blk_mem_gen_generic_cstr;PS_blk_mem_gen_prim_width;PS_blk_mem_gen_prim_wrapper_init;PS_blk_mem_gen_top;PS_blk_mem_gen_v8_4_8;PS_blk_mem_gen_v8_4_8_synth;SubPS;SubPS_blk_mem_gen_generic_cstr;SubPS_blk_mem_gen_prim_width;SubPS_blk_mem_gen_prim_wrapper_init;SubPS_blk_mem_gen_top;SubPS_blk_mem_gen_v8_4_8;SubPS_blk_mem_gen_v8_4_8_synth;glbl,,,../../../../../HDL,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/sim2/HDL/JOIN_DDP_SIM.v,1727160359,verilog,,,,JOIN_DDP_SIM,,,../../../../../HDL,,,,,
