module arithmetic_shift_right_bits(
	input [31:0] RB,
	output [31:0] RC
	);
	

integer i, temp;

always @(*) begin
	// MSB gets shifted, filled with 0
	RC[0] <= 0;

	for (i = 1; i < 32; i = i + 1) begin
		RC[i+1] <= RB[i];		
	end
end
endmodule
