Flow report for testpga
Sun Feb 25 15:45:54 2018
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Sun Feb 25 15:45:54 2018       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; testpga                                     ;
; Top-level Entity Name           ; de0_nano_soc_baseline                       ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA4U23C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 1 / 15,880 ( < 1 % )                        ;
; Total registers                 ; 1                                           ;
; Total pins                      ; 110 / 314 ( 35 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 16 / 2,764,800 ( < 1 % )                    ;
; Total DSP Blocks                ; 0 / 84 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 5 ( 0 % )                               ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 02/25/2018 15:44:49 ;
; Main task         ; Compilation         ;
; Revision Name     ; testpga             ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                            ;
+----------------------------------------+----------------------------------------+---------------+-----------------------+-----------------------------------+
; Assignment Name                        ; Value                                  ; Default Value ; Entity Name           ; Section Id                        ;
+----------------------------------------+----------------------------------------+---------------+-----------------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                  ; 127846691422327.151959148820065        ; --            ; --                    ; --                                ;
; EDA_BOARD_DESIGN_BOUNDARY_SCAN_TOOL    ; BSDL (Boundary Scan)                   ; <None>        ; --                    ; --                                ;
; EDA_BOARD_DESIGN_SIGNAL_INTEGRITY_TOOL ; HSPICE (Signal Integrity)              ; <None>        ; --                    ; --                                ;
; EDA_BOARD_DESIGN_SYMBOL_TOOL           ; ViewDraw (Symbol)                      ; <None>        ; --                    ; --                                ;
; EDA_BOARD_DESIGN_TIMING_TOOL           ; Stamp (Timing)                         ; <None>        ; --                    ; --                                ;
; EDA_INPUT_DATA_FORMAT                  ; Edif                                   ; --            ; --                    ; eda_design_synthesis              ;
; EDA_OUTPUT_DATA_FORMAT                 ; Stamp                                  ; --            ; --                    ; eda_board_design_timing           ;
; EDA_OUTPUT_DATA_FORMAT                 ; Verilog Hdl                            ; --            ; --                    ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT                 ; Bsdl                                   ; --            ; --                    ; eda_board_design_boundary_scan    ;
; EDA_OUTPUT_DATA_FORMAT                 ; Hspice                                 ; --            ; --                    ; eda_board_design_signal_integrity ;
; EDA_OUTPUT_DATA_FORMAT                 ; Viewdraw                               ; --            ; --                    ; eda_board_design_symbol           ;
; EDA_RUN_TOOL_AUTOMATICALLY             ; On                                     ; --            ; --                    ; eda_simulation                    ;
; EDA_RUN_TOOL_AUTOMATICALLY             ; Off                                    ; --            ; --                    ; eda_design_synthesis              ;
; EDA_SIMULATION_TOOL                    ; ModelSim-Altera (Verilog)              ; <None>        ; --                    ; --                                ;
; EDA_TIME_SCALE                         ; 1 ps                                   ; --            ; --                    ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP                 ; 85                                     ; --            ; --                    ; --                                ;
; MIN_CORE_JUNCTION_TEMP                 ; 0                                      ; --            ; --                    ; --                                ;
; MISC_FILE                              ; sprom.cmp                              ; --            ; --                    ; --                                ;
; MISC_FILE                              ; sprom_syn.v                            ; --            ; --                    ; --                                ;
; MISC_FILE                              ; dpram.cmp                              ; --            ; --                    ; --                                ;
; PARTITION_COLOR                        ; -- (Not supported for targeted family) ; --            ; de0_nano_soc_baseline ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL    ; -- (Not supported for targeted family) ; --            ; de0_nano_soc_baseline ; Top                               ;
; PARTITION_NETLIST_TYPE                 ; -- (Not supported for targeted family) ; --            ; de0_nano_soc_baseline ; Top                               ;
; POWER_BOARD_THERMAL_MODEL              ; None (CONSERVATIVE)                    ; --            ; --                    ; --                                ;
; POWER_PRESET_COOLING_SOLUTION          ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --            ; --                    ; --                                ;
; PROJECT_OUTPUT_DIRECTORY               ; output_files                           ; --            ; --                    ; --                                ;
; TOP_LEVEL_ENTITY                       ; de0_nano_soc_baseline                  ; testpga       ; --                    ; --                                ;
+----------------------------------------+----------------------------------------+---------------+-----------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:14     ; 1.0                     ; 1087 MB             ; 00:00:35                           ;
; Fitter                    ; 00:00:30     ; 1.0                     ; 1882 MB             ; 00:00:41                           ;
; Assembler                 ; 00:00:06     ; 1.0                     ; 967 MB              ; 00:00:05                           ;
; TimeQuest Timing Analyzer ; 00:00:06     ; 1.0                     ; 1158 MB             ; 00:00:06                           ;
; EDA Netlist Writer        ; 00:00:03     ; 1.0                     ; 1153 MB             ; 00:00:03                           ;
; Total                     ; 00:00:59     ; --                      ; --                  ; 00:01:30                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------+
; Flow OS Summary                                                                      ;
+---------------------------+------------------+---------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name ; OS Version ; Processor type ;
+---------------------------+------------------+---------+------------+----------------+
; Analysis & Synthesis      ; serenity         ; \s \r   ; \s \r      ; x86_64         ;
; Fitter                    ; serenity         ; \s \r   ; \s \r      ; x86_64         ;
; Assembler                 ; serenity         ; \s \r   ; \s \r      ; x86_64         ;
; TimeQuest Timing Analyzer ; serenity         ; \s \r   ; \s \r      ; x86_64         ;
; EDA Netlist Writer        ; serenity         ; \s \r   ; \s \r      ; x86_64         ;
+---------------------------+------------------+---------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off testpga -c testpga
quartus_fit --read_settings_files=off --write_settings_files=off testpga -c testpga
quartus_asm --read_settings_files=off --write_settings_files=off testpga -c testpga
quartus_sta testpga -c testpga
quartus_eda --read_settings_files=off --write_settings_files=off testpga -c testpga



