Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun Oct 16 14:03:43 2022
| Host         : co2050-11.ece.iastate.edu running 64-bit Red Hat Enterprise Linux Workstation release 7.9 (Maipo)
| Command      : report_timing_summary -max_paths 10 -file piped_mac_timing_summary_routed.rpt -pb piped_mac_timing_summary_routed.pb -rpx piped_mac_timing_summary_routed.rpx -warn_on_violation
| Design       : piped_mac
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (69)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (69)
-------------------------------
 There are 69 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.217        0.000                      0                  211        0.243        0.000                      0                  211        2.010        0.000                       0                   183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
main   {0.000 2.510}        5.020           199.203         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
main                0.217        0.000                      0                  211        0.243        0.000                      0                  211        2.010        0.000                       0                   183  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  main
  To Clock:  main

Setup :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 sum_bits[16]_i_13_psdsp/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            sum_bits_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.020ns  (main rise@5.020ns - main rise@0.000ns)
  Data Path Delay:        4.772ns  (logic 3.664ns (76.778%)  route 1.108ns (23.222%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.549ns = ( 9.569 - 5.020 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.784     5.064    ACLK_IBUF_BUFG
    SLICE_X91Y20         FDRE                                         r  sum_bits[16]_i_13_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  sum_bits[16]_i_13_psdsp/Q
                         net (fo=2, routed)           0.606     6.126    mult_bits_reg__0_n_105
    SLICE_X92Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.250 r  sum_bits[16]_i_13/O
                         net (fo=1, routed)           0.000     6.250    sum_bits[16]_i_13_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.783 r  sum_bits_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.783    sum_bits_reg[16]_i_10_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  sum_bits_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.900    sum_bits_reg[20]_i_10_n_0
    SLICE_X92Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.017 r  sum_bits_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.017    sum_bits_reg[24]_i_10_n_0
    SLICE_X92Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  sum_bits_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.134    sum_bits_reg[28]_i_10_n_0
    SLICE_X92Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.457 r  sum_bits_reg[32]_i_10/O[1]
                         net (fo=2, routed)           0.502     7.959    mult_bits_reg__1[33]
    SLICE_X93Y25         LUT4 (Prop_lut4_I3_O)        0.306     8.265 r  sum_bits[32]_i_8/O
                         net (fo=1, routed)           0.000     8.265    sum_bits[32]_i_8_n_0
    SLICE_X93Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.815 r  sum_bits_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    sum_bits_reg[32]_i_1_n_0
    SLICE_X93Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  sum_bits_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.929    sum_bits_reg[36]_i_1_n_0
    SLICE_X93Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  sum_bits_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.043    sum_bits_reg[40]_i_1_n_0
    SLICE_X93Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  sum_bits_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.157    sum_bits_reg[44]_i_1_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  sum_bits_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    sum_bits_reg[48]_i_1_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 r  sum_bits_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.385    sum_bits_reg[52]_i_1_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  sum_bits_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    sum_bits_reg[56]_i_1_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.613 r  sum_bits_reg[60]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.613    sum_bits_reg[60]_i_1_n_0
    SLICE_X93Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.836 r  sum_bits_reg[64]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.836    sum_bits_reg[64]_i_1_n_7
    SLICE_X93Y33         FDRE                                         r  sum_bits_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.020     5.020 r  
    AA9                                               0.000     5.020 r  ACLK (IN)
                         net (fo=0)                   0.000     5.020    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.894 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.866    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.957 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.612     9.569    ACLK_IBUF_BUFG
    SLICE_X93Y33         FDRE                                         r  sum_bits_reg[64]/C
                         clock pessimism              0.458    10.027    
                         clock uncertainty           -0.035     9.991    
    SLICE_X93Y33         FDRE (Setup_fdre_C_D)        0.062    10.053    sum_bits_reg[64]
  -------------------------------------------------------------------
                         required time                         10.053    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 sum_bits[16]_i_13_psdsp/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            sum_bits_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.020ns  (main rise@5.020ns - main rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 3.661ns (76.763%)  route 1.108ns (23.237%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 9.568 - 5.020 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.784     5.064    ACLK_IBUF_BUFG
    SLICE_X91Y20         FDRE                                         r  sum_bits[16]_i_13_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  sum_bits[16]_i_13_psdsp/Q
                         net (fo=2, routed)           0.606     6.126    mult_bits_reg__0_n_105
    SLICE_X92Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.250 r  sum_bits[16]_i_13/O
                         net (fo=1, routed)           0.000     6.250    sum_bits[16]_i_13_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.783 r  sum_bits_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.783    sum_bits_reg[16]_i_10_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  sum_bits_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.900    sum_bits_reg[20]_i_10_n_0
    SLICE_X92Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.017 r  sum_bits_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.017    sum_bits_reg[24]_i_10_n_0
    SLICE_X92Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  sum_bits_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.134    sum_bits_reg[28]_i_10_n_0
    SLICE_X92Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.457 r  sum_bits_reg[32]_i_10/O[1]
                         net (fo=2, routed)           0.502     7.959    mult_bits_reg__1[33]
    SLICE_X93Y25         LUT4 (Prop_lut4_I3_O)        0.306     8.265 r  sum_bits[32]_i_8/O
                         net (fo=1, routed)           0.000     8.265    sum_bits[32]_i_8_n_0
    SLICE_X93Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.815 r  sum_bits_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    sum_bits_reg[32]_i_1_n_0
    SLICE_X93Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  sum_bits_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.929    sum_bits_reg[36]_i_1_n_0
    SLICE_X93Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  sum_bits_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.043    sum_bits_reg[40]_i_1_n_0
    SLICE_X93Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  sum_bits_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.157    sum_bits_reg[44]_i_1_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  sum_bits_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    sum_bits_reg[48]_i_1_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 r  sum_bits_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.385    sum_bits_reg[52]_i_1_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  sum_bits_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    sum_bits_reg[56]_i_1_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.833 r  sum_bits_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.833    sum_bits_reg[60]_i_1_n_6
    SLICE_X93Y32         FDRE                                         r  sum_bits_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.020     5.020 r  
    AA9                                               0.000     5.020 r  ACLK (IN)
                         net (fo=0)                   0.000     5.020    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.894 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.866    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.957 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.611     9.568    ACLK_IBUF_BUFG
    SLICE_X93Y32         FDRE                                         r  sum_bits_reg[61]/C
                         clock pessimism              0.458    10.026    
                         clock uncertainty           -0.035     9.990    
    SLICE_X93Y32         FDRE (Setup_fdre_C_D)        0.062    10.052    sum_bits_reg[61]
  -------------------------------------------------------------------
                         required time                         10.052    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 sum_bits[16]_i_13_psdsp/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            sum_bits_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.020ns  (main rise@5.020ns - main rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 3.640ns (76.661%)  route 1.108ns (23.339%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 9.568 - 5.020 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.784     5.064    ACLK_IBUF_BUFG
    SLICE_X91Y20         FDRE                                         r  sum_bits[16]_i_13_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  sum_bits[16]_i_13_psdsp/Q
                         net (fo=2, routed)           0.606     6.126    mult_bits_reg__0_n_105
    SLICE_X92Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.250 r  sum_bits[16]_i_13/O
                         net (fo=1, routed)           0.000     6.250    sum_bits[16]_i_13_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.783 r  sum_bits_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.783    sum_bits_reg[16]_i_10_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  sum_bits_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.900    sum_bits_reg[20]_i_10_n_0
    SLICE_X92Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.017 r  sum_bits_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.017    sum_bits_reg[24]_i_10_n_0
    SLICE_X92Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  sum_bits_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.134    sum_bits_reg[28]_i_10_n_0
    SLICE_X92Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.457 r  sum_bits_reg[32]_i_10/O[1]
                         net (fo=2, routed)           0.502     7.959    mult_bits_reg__1[33]
    SLICE_X93Y25         LUT4 (Prop_lut4_I3_O)        0.306     8.265 r  sum_bits[32]_i_8/O
                         net (fo=1, routed)           0.000     8.265    sum_bits[32]_i_8_n_0
    SLICE_X93Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.815 r  sum_bits_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    sum_bits_reg[32]_i_1_n_0
    SLICE_X93Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  sum_bits_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.929    sum_bits_reg[36]_i_1_n_0
    SLICE_X93Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  sum_bits_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.043    sum_bits_reg[40]_i_1_n_0
    SLICE_X93Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  sum_bits_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.157    sum_bits_reg[44]_i_1_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  sum_bits_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    sum_bits_reg[48]_i_1_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 r  sum_bits_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.385    sum_bits_reg[52]_i_1_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  sum_bits_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    sum_bits_reg[56]_i_1_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.812 r  sum_bits_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.812    sum_bits_reg[60]_i_1_n_4
    SLICE_X93Y32         FDRE                                         r  sum_bits_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.020     5.020 r  
    AA9                                               0.000     5.020 r  ACLK (IN)
                         net (fo=0)                   0.000     5.020    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.894 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.866    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.957 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.611     9.568    ACLK_IBUF_BUFG
    SLICE_X93Y32         FDRE                                         r  sum_bits_reg[63]/C
                         clock pessimism              0.458    10.026    
                         clock uncertainty           -0.035     9.990    
    SLICE_X93Y32         FDRE (Setup_fdre_C_D)        0.062    10.052    sum_bits_reg[63]
  -------------------------------------------------------------------
                         required time                         10.052    
                         arrival time                          -9.812    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 sum_bits_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            MO_AXIS_TDATA_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.020ns  (main rise@5.020ns - main rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.851ns (45.053%)  route 2.258ns (54.947%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 9.561 - 5.020 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.784     5.064    ACLK_IBUF_BUFG
    SLICE_X93Y29         FDRE                                         r  sum_bits_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y29         FDRE (Prop_fdre_C_Q)         0.456     5.520 f  sum_bits_reg[50]/Q
                         net (fo=5, routed)           0.793     6.313    p_0_in[2]
    SLICE_X94Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.437 r  MO_AXIS_TDATA[31]_i_33/O
                         net (fo=1, routed)           0.000     6.437    MO_AXIS_TDATA[31]_i_33_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.970 r  MO_AXIS_TDATA_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.970    MO_AXIS_TDATA_reg[31]_i_9_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.087 r  MO_AXIS_TDATA_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.087    MO_AXIS_TDATA_reg[31]_i_6_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.341 r  MO_AXIS_TDATA_reg[31]_i_4/CO[0]
                         net (fo=1, routed)           0.927     8.268    MO_AXIS_TDATA_reg[31]_i_4_n_3
    SLICE_X91Y25         LUT4 (Prop_lut4_I2_O)        0.367     8.635 r  MO_AXIS_TDATA[31]_i_1/O
                         net (fo=32, routed)          0.537     9.172    MO_AXIS_TDATA[31]_i_1_n_0
    SLICE_X90Y26         FDSE                                         r  MO_AXIS_TDATA_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.020     5.020 r  
    AA9                                               0.000     5.020 r  ACLK (IN)
                         net (fo=0)                   0.000     5.020    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.894 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.866    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.957 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.604     9.561    ACLK_IBUF_BUFG
    SLICE_X90Y26         FDSE                                         r  MO_AXIS_TDATA_reg[1]/C
                         clock pessimism              0.458    10.019    
                         clock uncertainty           -0.035     9.983    
    SLICE_X90Y26         FDSE (Setup_fdse_C_S)       -0.524     9.459    MO_AXIS_TDATA_reg[1]
  -------------------------------------------------------------------
                         required time                          9.459    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 sum_bits_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            MO_AXIS_TDATA_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.020ns  (main rise@5.020ns - main rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.851ns (45.053%)  route 2.258ns (54.947%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 9.561 - 5.020 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.784     5.064    ACLK_IBUF_BUFG
    SLICE_X93Y29         FDRE                                         r  sum_bits_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y29         FDRE (Prop_fdre_C_Q)         0.456     5.520 f  sum_bits_reg[50]/Q
                         net (fo=5, routed)           0.793     6.313    p_0_in[2]
    SLICE_X94Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.437 r  MO_AXIS_TDATA[31]_i_33/O
                         net (fo=1, routed)           0.000     6.437    MO_AXIS_TDATA[31]_i_33_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.970 r  MO_AXIS_TDATA_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.970    MO_AXIS_TDATA_reg[31]_i_9_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.087 r  MO_AXIS_TDATA_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.087    MO_AXIS_TDATA_reg[31]_i_6_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.341 r  MO_AXIS_TDATA_reg[31]_i_4/CO[0]
                         net (fo=1, routed)           0.927     8.268    MO_AXIS_TDATA_reg[31]_i_4_n_3
    SLICE_X91Y25         LUT4 (Prop_lut4_I2_O)        0.367     8.635 r  MO_AXIS_TDATA[31]_i_1/O
                         net (fo=32, routed)          0.537     9.172    MO_AXIS_TDATA[31]_i_1_n_0
    SLICE_X90Y26         FDSE                                         r  MO_AXIS_TDATA_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.020     5.020 r  
    AA9                                               0.000     5.020 r  ACLK (IN)
                         net (fo=0)                   0.000     5.020    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.894 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.866    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.957 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.604     9.561    ACLK_IBUF_BUFG
    SLICE_X90Y26         FDSE                                         r  MO_AXIS_TDATA_reg[2]/C
                         clock pessimism              0.458    10.019    
                         clock uncertainty           -0.035     9.983    
    SLICE_X90Y26         FDSE (Setup_fdse_C_S)       -0.524     9.459    MO_AXIS_TDATA_reg[2]
  -------------------------------------------------------------------
                         required time                          9.459    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 sum_bits[16]_i_13_psdsp/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            sum_bits_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.020ns  (main rise@5.020ns - main rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 3.566ns (76.291%)  route 1.108ns (23.709%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 9.568 - 5.020 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.784     5.064    ACLK_IBUF_BUFG
    SLICE_X91Y20         FDRE                                         r  sum_bits[16]_i_13_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  sum_bits[16]_i_13_psdsp/Q
                         net (fo=2, routed)           0.606     6.126    mult_bits_reg__0_n_105
    SLICE_X92Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.250 r  sum_bits[16]_i_13/O
                         net (fo=1, routed)           0.000     6.250    sum_bits[16]_i_13_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.783 r  sum_bits_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.783    sum_bits_reg[16]_i_10_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  sum_bits_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.900    sum_bits_reg[20]_i_10_n_0
    SLICE_X92Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.017 r  sum_bits_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.017    sum_bits_reg[24]_i_10_n_0
    SLICE_X92Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  sum_bits_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.134    sum_bits_reg[28]_i_10_n_0
    SLICE_X92Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.457 r  sum_bits_reg[32]_i_10/O[1]
                         net (fo=2, routed)           0.502     7.959    mult_bits_reg__1[33]
    SLICE_X93Y25         LUT4 (Prop_lut4_I3_O)        0.306     8.265 r  sum_bits[32]_i_8/O
                         net (fo=1, routed)           0.000     8.265    sum_bits[32]_i_8_n_0
    SLICE_X93Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.815 r  sum_bits_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    sum_bits_reg[32]_i_1_n_0
    SLICE_X93Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  sum_bits_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.929    sum_bits_reg[36]_i_1_n_0
    SLICE_X93Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  sum_bits_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.043    sum_bits_reg[40]_i_1_n_0
    SLICE_X93Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  sum_bits_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.157    sum_bits_reg[44]_i_1_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  sum_bits_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    sum_bits_reg[48]_i_1_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 r  sum_bits_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.385    sum_bits_reg[52]_i_1_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  sum_bits_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    sum_bits_reg[56]_i_1_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.738 r  sum_bits_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.738    sum_bits_reg[60]_i_1_n_5
    SLICE_X93Y32         FDRE                                         r  sum_bits_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.020     5.020 r  
    AA9                                               0.000     5.020 r  ACLK (IN)
                         net (fo=0)                   0.000     5.020    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.894 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.866    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.957 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.611     9.568    ACLK_IBUF_BUFG
    SLICE_X93Y32         FDRE                                         r  sum_bits_reg[62]/C
                         clock pessimism              0.458    10.026    
                         clock uncertainty           -0.035     9.990    
    SLICE_X93Y32         FDRE (Setup_fdre_C_D)        0.062    10.052    sum_bits_reg[62]
  -------------------------------------------------------------------
                         required time                         10.052    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 sum_bits[16]_i_13_psdsp/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            sum_bits_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.020ns  (main rise@5.020ns - main rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 3.550ns (76.210%)  route 1.108ns (23.790%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 9.568 - 5.020 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.784     5.064    ACLK_IBUF_BUFG
    SLICE_X91Y20         FDRE                                         r  sum_bits[16]_i_13_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  sum_bits[16]_i_13_psdsp/Q
                         net (fo=2, routed)           0.606     6.126    mult_bits_reg__0_n_105
    SLICE_X92Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.250 r  sum_bits[16]_i_13/O
                         net (fo=1, routed)           0.000     6.250    sum_bits[16]_i_13_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.783 r  sum_bits_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.783    sum_bits_reg[16]_i_10_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  sum_bits_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.900    sum_bits_reg[20]_i_10_n_0
    SLICE_X92Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.017 r  sum_bits_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.017    sum_bits_reg[24]_i_10_n_0
    SLICE_X92Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  sum_bits_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.134    sum_bits_reg[28]_i_10_n_0
    SLICE_X92Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.457 r  sum_bits_reg[32]_i_10/O[1]
                         net (fo=2, routed)           0.502     7.959    mult_bits_reg__1[33]
    SLICE_X93Y25         LUT4 (Prop_lut4_I3_O)        0.306     8.265 r  sum_bits[32]_i_8/O
                         net (fo=1, routed)           0.000     8.265    sum_bits[32]_i_8_n_0
    SLICE_X93Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.815 r  sum_bits_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    sum_bits_reg[32]_i_1_n_0
    SLICE_X93Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  sum_bits_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.929    sum_bits_reg[36]_i_1_n_0
    SLICE_X93Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  sum_bits_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.043    sum_bits_reg[40]_i_1_n_0
    SLICE_X93Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  sum_bits_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.157    sum_bits_reg[44]_i_1_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  sum_bits_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    sum_bits_reg[48]_i_1_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 r  sum_bits_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.385    sum_bits_reg[52]_i_1_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.499 r  sum_bits_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.499    sum_bits_reg[56]_i_1_n_0
    SLICE_X93Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.722 r  sum_bits_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.722    sum_bits_reg[60]_i_1_n_7
    SLICE_X93Y32         FDRE                                         r  sum_bits_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.020     5.020 r  
    AA9                                               0.000     5.020 r  ACLK (IN)
                         net (fo=0)                   0.000     5.020    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.894 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.866    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.957 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.611     9.568    ACLK_IBUF_BUFG
    SLICE_X93Y32         FDRE                                         r  sum_bits_reg[60]/C
                         clock pessimism              0.458    10.026    
                         clock uncertainty           -0.035     9.990    
    SLICE_X93Y32         FDRE (Setup_fdre_C_D)        0.062    10.052    sum_bits_reg[60]
  -------------------------------------------------------------------
                         required time                         10.052    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 sum_bits[16]_i_13_psdsp/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            sum_bits_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.020ns  (main rise@5.020ns - main rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 3.547ns (76.194%)  route 1.108ns (23.806%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 9.566 - 5.020 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.784     5.064    ACLK_IBUF_BUFG
    SLICE_X91Y20         FDRE                                         r  sum_bits[16]_i_13_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  sum_bits[16]_i_13_psdsp/Q
                         net (fo=2, routed)           0.606     6.126    mult_bits_reg__0_n_105
    SLICE_X92Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.250 r  sum_bits[16]_i_13/O
                         net (fo=1, routed)           0.000     6.250    sum_bits[16]_i_13_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.783 r  sum_bits_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.783    sum_bits_reg[16]_i_10_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  sum_bits_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.900    sum_bits_reg[20]_i_10_n_0
    SLICE_X92Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.017 r  sum_bits_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.017    sum_bits_reg[24]_i_10_n_0
    SLICE_X92Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  sum_bits_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.134    sum_bits_reg[28]_i_10_n_0
    SLICE_X92Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.457 r  sum_bits_reg[32]_i_10/O[1]
                         net (fo=2, routed)           0.502     7.959    mult_bits_reg__1[33]
    SLICE_X93Y25         LUT4 (Prop_lut4_I3_O)        0.306     8.265 r  sum_bits[32]_i_8/O
                         net (fo=1, routed)           0.000     8.265    sum_bits[32]_i_8_n_0
    SLICE_X93Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.815 r  sum_bits_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    sum_bits_reg[32]_i_1_n_0
    SLICE_X93Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  sum_bits_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.929    sum_bits_reg[36]_i_1_n_0
    SLICE_X93Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  sum_bits_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.043    sum_bits_reg[40]_i_1_n_0
    SLICE_X93Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  sum_bits_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.157    sum_bits_reg[44]_i_1_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  sum_bits_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    sum_bits_reg[48]_i_1_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 r  sum_bits_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.385    sum_bits_reg[52]_i_1_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.719 r  sum_bits_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.719    sum_bits_reg[56]_i_1_n_6
    SLICE_X93Y31         FDRE                                         r  sum_bits_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.020     5.020 r  
    AA9                                               0.000     5.020 r  ACLK (IN)
                         net (fo=0)                   0.000     5.020    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.894 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.866    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.957 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.609     9.566    ACLK_IBUF_BUFG
    SLICE_X93Y31         FDRE                                         r  sum_bits_reg[57]/C
                         clock pessimism              0.458    10.024    
                         clock uncertainty           -0.035     9.988    
    SLICE_X93Y31         FDRE (Setup_fdre_C_D)        0.062    10.050    sum_bits_reg[57]
  -------------------------------------------------------------------
                         required time                         10.050    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 sum_bits[16]_i_13_psdsp/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            sum_bits_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.020ns  (main rise@5.020ns - main rise@0.000ns)
  Data Path Delay:        4.634ns  (logic 3.526ns (76.086%)  route 1.108ns (23.913%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.546ns = ( 9.566 - 5.020 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.784     5.064    ACLK_IBUF_BUFG
    SLICE_X91Y20         FDRE                                         r  sum_bits[16]_i_13_psdsp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y20         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  sum_bits[16]_i_13_psdsp/Q
                         net (fo=2, routed)           0.606     6.126    mult_bits_reg__0_n_105
    SLICE_X92Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.250 r  sum_bits[16]_i_13/O
                         net (fo=1, routed)           0.000     6.250    sum_bits[16]_i_13_n_0
    SLICE_X92Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.783 r  sum_bits_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.783    sum_bits_reg[16]_i_10_n_0
    SLICE_X92Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.900 r  sum_bits_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.900    sum_bits_reg[20]_i_10_n_0
    SLICE_X92Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.017 r  sum_bits_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.017    sum_bits_reg[24]_i_10_n_0
    SLICE_X92Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.134 r  sum_bits_reg[28]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.134    sum_bits_reg[28]_i_10_n_0
    SLICE_X92Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.457 r  sum_bits_reg[32]_i_10/O[1]
                         net (fo=2, routed)           0.502     7.959    mult_bits_reg__1[33]
    SLICE_X93Y25         LUT4 (Prop_lut4_I3_O)        0.306     8.265 r  sum_bits[32]_i_8/O
                         net (fo=1, routed)           0.000     8.265    sum_bits[32]_i_8_n_0
    SLICE_X93Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.815 r  sum_bits_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.815    sum_bits_reg[32]_i_1_n_0
    SLICE_X93Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.929 r  sum_bits_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.929    sum_bits_reg[36]_i_1_n_0
    SLICE_X93Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.043 r  sum_bits_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.043    sum_bits_reg[40]_i_1_n_0
    SLICE_X93Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.157 r  sum_bits_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.157    sum_bits_reg[44]_i_1_n_0
    SLICE_X93Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.271 r  sum_bits_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    sum_bits_reg[48]_i_1_n_0
    SLICE_X93Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.385 r  sum_bits_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.385    sum_bits_reg[52]_i_1_n_0
    SLICE_X93Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.698 r  sum_bits_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.698    sum_bits_reg[56]_i_1_n_4
    SLICE_X93Y31         FDRE                                         r  sum_bits_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.020     5.020 r  
    AA9                                               0.000     5.020 r  ACLK (IN)
                         net (fo=0)                   0.000     5.020    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.894 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.866    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.957 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.609     9.566    ACLK_IBUF_BUFG
    SLICE_X93Y31         FDRE                                         r  sum_bits_reg[59]/C
                         clock pessimism              0.458    10.024    
                         clock uncertainty           -0.035     9.988    
    SLICE_X93Y31         FDRE (Setup_fdre_C_D)        0.062    10.050    sum_bits_reg[59]
  -------------------------------------------------------------------
                         required time                         10.050    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.382ns  (required time - arrival time)
  Source:                 sum_bits_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            MO_AXIS_TDATA_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.020ns  (main rise@5.020ns - main rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 1.851ns (45.053%)  route 2.258ns (54.947%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.541ns = ( 9.561 - 5.020 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.179    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.784     5.064    ACLK_IBUF_BUFG
    SLICE_X93Y29         FDRE                                         r  sum_bits_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y29         FDRE (Prop_fdre_C_Q)         0.456     5.520 f  sum_bits_reg[50]/Q
                         net (fo=5, routed)           0.793     6.313    p_0_in[2]
    SLICE_X94Y29         LUT2 (Prop_lut2_I0_O)        0.124     6.437 r  MO_AXIS_TDATA[31]_i_33/O
                         net (fo=1, routed)           0.000     6.437    MO_AXIS_TDATA[31]_i_33_n_0
    SLICE_X94Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.970 r  MO_AXIS_TDATA_reg[31]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.970    MO_AXIS_TDATA_reg[31]_i_9_n_0
    SLICE_X94Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.087 r  MO_AXIS_TDATA_reg[31]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.087    MO_AXIS_TDATA_reg[31]_i_6_n_0
    SLICE_X94Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.341 r  MO_AXIS_TDATA_reg[31]_i_4/CO[0]
                         net (fo=1, routed)           0.927     8.268    MO_AXIS_TDATA_reg[31]_i_4_n_3
    SLICE_X91Y25         LUT4 (Prop_lut4_I2_O)        0.367     8.635 r  MO_AXIS_TDATA[31]_i_1/O
                         net (fo=32, routed)          0.537     9.172    MO_AXIS_TDATA[31]_i_1_n_0
    SLICE_X91Y26         FDSE                                         r  MO_AXIS_TDATA_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       5.020     5.020 r  
    AA9                                               0.000     5.020 r  ACLK (IN)
                         net (fo=0)                   0.000     5.020    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.874     5.894 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     7.866    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.957 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         1.604     9.561    ACLK_IBUF_BUFG
    SLICE_X91Y26         FDSE                                         r  MO_AXIS_TDATA_reg[3]/C
                         clock pessimism              0.458    10.019    
                         clock uncertainty           -0.035     9.983    
    SLICE_X91Y26         FDSE (Setup_fdse_C_S)       -0.429     9.554    MO_AXIS_TDATA_reg[3]
  -------------------------------------------------------------------
                         required time                          9.554    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  0.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 mult_bits_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            sum_bits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.279ns (77.263%)  route 0.082ns (22.737%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.604     1.529    ACLK_IBUF_BUFG
    SLICE_X92Y17         FDRE                                         r  mult_bits_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  mult_bits_reg[0]__0/Q
                         net (fo=2, routed)           0.082     1.775    mult_bits_reg[0]__0_n_0
    SLICE_X93Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.820 r  sum_bits[0]_i_9/O
                         net (fo=1, routed)           0.000     1.820    sum_bits[0]_i_9_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.890 r  sum_bits_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    sum_bits_reg[0]_i_1_n_7
    SLICE_X93Y17         FDRE                                         r  sum_bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.872     2.045    ACLK_IBUF_BUFG
    SLICE_X93Y17         FDRE                                         r  sum_bits_reg[0]/C
                         clock pessimism             -0.504     1.542    
    SLICE_X93Y17         FDRE (Hold_fdre_C_D)         0.105     1.647    sum_bits_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 sum_bits_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            MO_AXIS_TDATA_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.190ns (44.186%)  route 0.240ns (55.814%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.597     1.522    ACLK_IBUF_BUFG
    SLICE_X93Y25         FDRE                                         r  sum_bits_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y25         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sum_bits_reg[34]/Q
                         net (fo=2, routed)           0.240     1.903    p_6_out[18]
    SLICE_X90Y24         LUT2 (Prop_lut2_I0_O)        0.049     1.952 r  MO_AXIS_TDATA[18]_i_1/O
                         net (fo=1, routed)           0.000     1.952    MO_AXIS_TDATA[18]_i_1_n_0
    SLICE_X90Y24         FDSE                                         r  MO_AXIS_TDATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.863     2.036    ACLK_IBUF_BUFG
    SLICE_X90Y24         FDSE                                         r  MO_AXIS_TDATA_reg[18]/C
                         clock pessimism             -0.482     1.555    
    SLICE_X90Y24         FDSE (Hold_fdse_C_D)         0.131     1.686    MO_AXIS_TDATA_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 sum_bits_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            MO_AXIS_TDATA_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.034%)  route 0.209ns (52.966%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.598     1.523    ACLK_IBUF_BUFG
    SLICE_X93Y23         FDRE                                         r  sum_bits_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y23         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  sum_bits_reg[27]/Q
                         net (fo=2, routed)           0.209     1.873    p_6_out[11]
    SLICE_X91Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.918 r  MO_AXIS_TDATA[11]_i_1/O
                         net (fo=1, routed)           0.000     1.918    MO_AXIS_TDATA[11]_i_1_n_0
    SLICE_X91Y24         FDSE                                         r  MO_AXIS_TDATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.863     2.036    ACLK_IBUF_BUFG
    SLICE_X91Y24         FDSE                                         r  MO_AXIS_TDATA_reg[11]/C
                         clock pessimism             -0.482     1.555    
    SLICE_X91Y24         FDSE (Hold_fdse_C_D)         0.092     1.647    MO_AXIS_TDATA_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 mult_bits_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            sum_bits_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.309ns (79.007%)  route 0.082ns (20.993%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.604     1.529    ACLK_IBUF_BUFG
    SLICE_X92Y17         FDRE                                         r  mult_bits_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y17         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  mult_bits_reg[0]__0/Q
                         net (fo=2, routed)           0.082     1.775    mult_bits_reg[0]__0_n_0
    SLICE_X93Y17         LUT3 (Prop_lut3_I2_O)        0.048     1.823 r  sum_bits[0]_i_5/O
                         net (fo=1, routed)           0.000     1.823    sum_bits[0]_i_5_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     1.920 r  sum_bits_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.920    sum_bits_reg[0]_i_1_n_6
    SLICE_X93Y17         FDRE                                         r  sum_bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.872     2.045    ACLK_IBUF_BUFG
    SLICE_X93Y17         FDRE                                         r  sum_bits_reg[1]/C
                         clock pessimism             -0.504     1.542    
    SLICE_X93Y17         FDRE (Hold_fdre_C_D)         0.105     1.647    sum_bits_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 sum_bits_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            sum_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.252ns (63.898%)  route 0.142ns (36.102%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.603     1.528    ACLK_IBUF_BUFG
    SLICE_X93Y18         FDRE                                         r  sum_bits_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y18         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sum_bits_reg[6]/Q
                         net (fo=1, routed)           0.142     1.811    sum_bits_reg_n_0_[6]
    SLICE_X93Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.856 r  sum_bits[4]_i_7/O
                         net (fo=1, routed)           0.000     1.856    sum_bits[4]_i_7_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.922 r  sum_bits_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    sum_bits_reg[4]_i_1_n_5
    SLICE_X93Y18         FDRE                                         r  sum_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.871     2.044    ACLK_IBUF_BUFG
    SLICE_X93Y18         FDRE                                         r  sum_bits_reg[6]/C
                         clock pessimism             -0.517     1.528    
    SLICE_X93Y18         FDRE (Hold_fdre_C_D)         0.105     1.633    sum_bits_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 mult_bits_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            sum_bits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.275ns (66.397%)  route 0.139ns (33.602%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.603     1.528    ACLK_IBUF_BUFG
    SLICE_X92Y18         FDRE                                         r  mult_bits_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y18         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  mult_bits_reg[2]__0/Q
                         net (fo=2, routed)           0.139     1.831    mult_bits_reg[2]__0_n_0
    SLICE_X93Y17         LUT4 (Prop_lut4_I3_O)        0.045     1.876 r  sum_bits[0]_i_7/O
                         net (fo=1, routed)           0.000     1.876    sum_bits[0]_i_7_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.942 r  sum_bits_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.942    sum_bits_reg[0]_i_1_n_5
    SLICE_X93Y17         FDRE                                         r  sum_bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.872     2.045    ACLK_IBUF_BUFG
    SLICE_X93Y17         FDRE                                         r  sum_bits_reg[2]/C
                         clock pessimism             -0.503     1.543    
    SLICE_X93Y17         FDRE (Hold_fdre_C_D)         0.105     1.648    sum_bits_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 sum_bits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            sum_bits_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.604     1.529    ACLK_IBUF_BUFG
    SLICE_X93Y17         FDRE                                         r  sum_bits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y17         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sum_bits_reg[3]/Q
                         net (fo=1, routed)           0.158     1.828    sum_bits_reg_n_0_[3]
    SLICE_X93Y17         LUT4 (Prop_lut4_I2_O)        0.045     1.873 r  sum_bits[0]_i_6/O
                         net (fo=1, routed)           0.000     1.873    sum_bits[0]_i_6_n_0
    SLICE_X93Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.936 r  sum_bits_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.936    sum_bits_reg[0]_i_1_n_4
    SLICE_X93Y17         FDRE                                         r  sum_bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.872     2.045    ACLK_IBUF_BUFG
    SLICE_X93Y17         FDRE                                         r  sum_bits_reg[3]/C
                         clock pessimism             -0.517     1.529    
    SLICE_X93Y17         FDRE (Hold_fdre_C_D)         0.105     1.634    sum_bits_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 sum_bits_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            sum_bits_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.602     1.527    ACLK_IBUF_BUFG
    SLICE_X93Y19         FDRE                                         r  sum_bits_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y19         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  sum_bits_reg[11]/Q
                         net (fo=1, routed)           0.158     1.826    sum_bits_reg_n_0_[11]
    SLICE_X93Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.871 r  sum_bits[8]_i_6/O
                         net (fo=1, routed)           0.000     1.871    sum_bits[8]_i_6_n_0
    SLICE_X93Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.934 r  sum_bits_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.934    sum_bits_reg[8]_i_1_n_4
    SLICE_X93Y19         FDRE                                         r  sum_bits_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.870     2.043    ACLK_IBUF_BUFG
    SLICE_X93Y19         FDRE                                         r  sum_bits_reg[11]/C
                         clock pessimism             -0.517     1.527    
    SLICE_X93Y19         FDRE (Hold_fdre_C_D)         0.105     1.632    sum_bits_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 sum_bits_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            sum_bits_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.601     1.526    ACLK_IBUF_BUFG
    SLICE_X93Y20         FDRE                                         r  sum_bits_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y20         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  sum_bits_reg[15]/Q
                         net (fo=1, routed)           0.158     1.825    sum_bits_reg_n_0_[15]
    SLICE_X93Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.870 r  sum_bits[12]_i_6/O
                         net (fo=1, routed)           0.000     1.870    sum_bits[12]_i_6_n_0
    SLICE_X93Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.933 r  sum_bits_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.933    sum_bits_reg[12]_i_1_n_4
    SLICE_X93Y20         FDRE                                         r  sum_bits_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.869     2.042    ACLK_IBUF_BUFG
    SLICE_X93Y20         FDRE                                         r  sum_bits_reg[15]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X93Y20         FDRE (Hold_fdre_C_D)         0.105     1.631    sum_bits_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 sum_bits_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Destination:            sum_bits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by main  {rise@0.000ns fall@2.510ns period=5.020ns})
  Path Group:             main
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main rise@0.000ns - main rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.249ns (61.164%)  route 0.158ns (38.836%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.899    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.603     1.528    ACLK_IBUF_BUFG
    SLICE_X93Y18         FDRE                                         r  sum_bits_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y18         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  sum_bits_reg[7]/Q
                         net (fo=1, routed)           0.158     1.827    sum_bits_reg_n_0_[7]
    SLICE_X93Y18         LUT4 (Prop_lut4_I2_O)        0.045     1.872 r  sum_bits[4]_i_6/O
                         net (fo=1, routed)           0.000     1.872    sum_bits[4]_i_6_n_0
    SLICE_X93Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.935 r  sum_bits_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.935    sum_bits_reg[4]_i_1_n_4
    SLICE_X93Y18         FDRE                                         r  sum_bits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock main rise edge)       0.000     0.000 r  
    AA9                                               0.000     0.000 r  ACLK (IN)
                         net (fo=0)                   0.000     0.000    ACLK
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  ACLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.144    ACLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  ACLK_IBUF_BUFG_inst/O
                         net (fo=183, routed)         0.871     2.044    ACLK_IBUF_BUFG
    SLICE_X93Y18         FDRE                                         r  sum_bits_reg[7]/C
                         clock pessimism             -0.517     1.528    
    SLICE_X93Y18         FDRE (Hold_fdre_C_D)         0.105     1.633    sum_bits_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main
Waveform(ns):       { 0.000 2.510 }
Period(ns):         5.020
Sources:            { ACLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.020       2.865      BUFGCTRL_X0Y0  ACLK_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         5.020       2.866      DSP48_X3Y11    mult_bits_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         5.020       4.020      SLICE_X92Y19   mult_bits_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.020       4.020      SLICE_X92Y17   mult_bits_reg[0]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         5.020       4.020      SLICE_X94Y22   mult_bits_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.020       4.020      SLICE_X92Y19   mult_bits_reg[10]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         5.020       4.020      SLICE_X91Y23   mult_bits_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.020       4.020      SLICE_X91Y22   mult_bits_reg[11]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         5.020       4.020      SLICE_X92Y24   mult_bits_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.020       4.020      SLICE_X95Y22   mult_bits_reg[12]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y19   mult_bits_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y17   mult_bits_reg[0]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y19   mult_bits_reg[10]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y24   mult_bits_reg[12]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y26   mult_bits_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y23   mult_bits_reg[15]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y18   mult_bits_reg[1]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y18   mult_bits_reg[2]__0/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y19   sum_bits[16]_i_11_psdsp/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y18   mult_bits_reg[3]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y17   mult_bits_reg[0]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y28   mult_bits_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y28   mult_bits_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y21   mult_bits_reg[13]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y21   mult_bits_reg[13]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y28   mult_bits_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y28   mult_bits_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y21   mult_bits_reg[14]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y21   mult_bits_reg[14]__0/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         2.510       2.010      SLICE_X92Y28   mult_bits_reg[16]/C



