# Makefile
# Ver documentaci贸n oficial de cocotb: https://docs.cocotb.org/en/stable/quickstart.html

# Selecci贸n del simulador (por defecto: icarus)
SIM ?= icarus
TOPLEVEL_LANG ?= verilog

# Directorio fuente
SRC_DIR = $(PWD)/../src
PROJECT_SOURCES = uart.v

# Configuraci贸n seg煤n tipo de simulaci贸n
ifeq ($(GATES),yes)

#  Gate-level simulation
SIM_BUILD = sim_build/gl
COMPILE_ARGS += -DGL_TEST -DFUNCTIONAL -DSIM

# Verifica si el netlist existe
ifeq ("$(wildcard gate_level_netlist.v)","")
$(error gate_level_netlist.v no encontrado. Aseg煤rate de generarlo antes de ejecutar con GATES=yes)
endif

# Agrega librer铆as PDK y el netlist gate-level
VERILOG_SOURCES += \
	$(PDK_ROOT)/ihp-sg13g2/libs.ref/sg13g2_io/verilog/sg13g2_io.v \
	$(PDK_ROOT)/ihp-sg13g2/libs.ref/sg13g2_stdcell/verilog/sg13g2_stdcell.v \
	$(PWD)/gate_level_netlist.v

else

#RTL simulation
SIM_BUILD = sim_build/rtl
VERILOG_SOURCES += $(addprefix $(SRC_DIR)/,$(PROJECT_SOURCES))

endif

# Incluir configuraciones del dise帽o
COMPILE_ARGS += -I$(SRC_DIR)

# Testbench
VERILOG_SOURCES += $(PWD)/tb.v
TOPLEVEL = tb
MODULE = test

# Incluir reglas de cocotb
include $(shell cocotb-config --makefiles)/Makefile.sim
