<h2 id="id-2020-06-10FirstMRDReview-Date">Date</h2><p><time datetime="2020-06-10" class="date-past">10 Jun 2020</time></p><h2 id="id-2020-06-10FirstMRDReview-Attendees">Attendees</h2><ul><li><p><a class="confluence-userlink user-mention" data-account-id="624674b5f40798007056fc6f" href="https://arterisip.atlassian.net/wiki/people/624674b5f40798007056fc6f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Steve Kromer (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="624b3771f813eb00692cb1d7" href="https://arterisip.atlassian.net/wiki/people/624b3771f813eb00692cb1d7?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Khaled Labib (Deactivated)</a></p></li></ul><h2 id="id-2020-06-10FirstMRDReview-Goals">Goals</h2><ul><li>First time to look at MRD requirements on: <a class="external-link" href="https://jama.arteris.com/perspective.req#/containers/9314?projectId=51" rel="nofollow">Jama</a></li><li>Assess status: what is accomplished, what is obsolete</li></ul><h2 id="id-2020-06-10FirstMRDReview-InitialObservations">Initial Observations</h2><ul><li>These MRDs mention not just models, but also verilator, Carbon, emulator, which are outside the scope of the model team, though there was a proposal to overlap the bench development. This review is specific to model team requirements.</li><li>Almost all MRD items are created/owned by people who are not here anymore. The current model team is mostly new people, and no one on the model team has been shown these MRDs</li><li>Some of the requests in MRD are not only obsolete, they are in direct contradiction to what was told the model team.</li><li>On the positive side, we have the beginning of a really good methodology and infrastructure, learning lesson from ncore2 A lot of ncore3 testbench has been ported back to use in ncore2.</li></ul><h2 id="id-2020-06-10FirstMRDReview-Discussionitems">Discussion items</h2><div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="width: 68.9327%;"><colgroup><col style="width: 11.8081%;"/><col style="width: 15.3137%;"/><col style="width: 8.02583%;"/><col style="width: 29.8893%;"/><col style="width: 34.9631%;"/></colgroup><tbody><tr><th class="confluenceTh">Item</th><th class="confluenceTh">Name</th><th class="confluenceTh">Owner</th><th class="confluenceTh">Description</th><th colspan="1" class="confluenceTh">Notes</th></tr><tr><td class="confluenceTd"><p><a class="external-link" href="https://jama.arteris.com/perspective.req#/items/7378?projectId=51" rel="nofollow">NCR3-MRD-3</a></p></td><td class="confluenceTd">Performance Model</td><td class="confluenceTd">Ankit Shah</td><td class="confluenceTd"><p><span>Product shall create loosely timed, approximately timed and cycle accurate performance models. </span></p><ol><li><span>run 10k-20k cycles per second</span></li><li><span>Integrates with Synopsys PA</span></li><li><span>Support instrumentation</span></li></ol></td><td colspan="1" class="confluenceTd"><p><span>Model team was told to focus on approximately timed. Cycle accurate was responsibilty of RTL team.</span></p><ol><li>hw_cfg_7 can run 2K cycles/sec</li><li><span>using the standard TLM definitions, customer can theoretically build with PA or virtual platform of choice, but model team was told to avoid PA as a requirement</span></li><li> <span>Plan for all instrumentation with previous customer input but still in development.</span></li></ol><p><em><span class="legacy-color-text-default">For approximate time model, product shall need bandwidth and latency tolerance to be less than 5%.  </span></em></p><p><span class="legacy-color-text-default">Suggest aiming for 90% accuracy with well defined benchmarks or traffic sequences. Trying to reach an accuracy with any random sequence would be difficult. When I asked JP how accurate did model needed to be, he said the accuracy did not matter as much as the relative movement: that is, it didn't matter if the model gave the exact same result as RTL as long as a 10% change in RTL performance was reflected as a 10% change in model performance.  </span></p></td></tr><tr><td class="confluenceTd"><a class="external-link" href="https://jama.arteris.com/perspective.req#/items/8650?projectId=51" rel="nofollow">NCR3-MRD-71</a></td><td class="confluenceTd"><p>Integrated performance evaluation tool</p></td><td class="confluenceTd">Ankit Shah</td><td class="confluenceTd"><p><span>Product shall provide standalone performance simulator that can also support standard benchmarks.</span></p></td><td colspan="1" class="confluenceTd"><p><span>Status: Deferred</span></p><p><span>Model team was told there are no standard benchmarks, it is up to each customer to develop their own.</span></p><p><span><em>working across all simulators.</em> </span></p><p><span>Model team has defined a trace format and profile format, also has standard TLMs we are trying to get accepted by ARM as a standard. RTL, Carbon, emulatior have all been developed separately.</span></p></td></tr><tr><td colspan="1" class="confluenceTd"><a class="external-link" href="https://jama.arteris.com/perspective.req#/items/9231?projectId=51" rel="nofollow">NCR3-MRD-86</a></td><td colspan="1" class="confluenceTd"><p><span>PA Ultra</span></p></td><td colspan="1" class="confluenceTd"><p><span>Manadher Kharroubi</span></p></td><td colspan="1" class="confluenceTd"><p>Synopsys 'PA Ultra' is new release that's been pushed to the customers and we need to be compatible to their requirement.</p></td><td colspan="1" class="confluenceTd"><p><span>Status: Approved. Priority: High</span></p><p><span>Using the standard TLM definitions, customer can theoretically build with PA or virtual platform of choice, but model team was told to avoid PA as a requirement.</span></p></td></tr><tr><td colspan="1" class="confluenceTd"><a class="external-link" href="https://jama.arteris.com/perspective.req#/items/11281?projectId=51" rel="nofollow">NCR3-MRD-113</a></td><td colspan="1" class="confluenceTd">FastModel Shall support Data</td><td colspan="1" class="confluenceTd"><span class="overflow-cell overflow-cell">Chirag Gandhi</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">The FastModel shall support data transfer for a customer to run a software application</span></td><td colspan="1" class="confluenceTd"><p>Status: Deferred</p><p>A functional model to develop software and a performance model for architectural analysis have competing requirements.</p><p>Model has built in capability to do limited data, using the architectural model in a software view. &quot;Limited&quot; means the data is passed through the network with the payload, but in this mode</p><ul style="margin-left: 0.375in;"><li><span>there is no attempt to correlate timing</span></li><li><span>there is no modelling of the intermediate concerto messages</span></li><li><span>there is no modelling of CSRs in software mode or architectural mode</span></li></ul></td></tr><tr><td colspan="1" class="confluenceTd"><a class="external-link" href="https://jama.arteris.com/perspective.req#/items/17903?projectId=51" rel="nofollow">NCR3-MRD-195</a></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">SystemC model and RTL correlation</span><span class="legacy-color-text-default"> </span></td><td colspan="1" class="confluenceTd">Kurt Shuler</td><td colspan="1" class="confluenceTd"><p>Outputted SystemC models and RTL models shall have similar functional characteristics, configuration interfaces/methods, and outputted metrics (bandwidth, latency, etc.).</p><p><br/></p><p>We want to make sure the SystemC models and RTL simulation have similar results and behavior given the same or similar stimuli. We also want to ensure that there is some similarity in data output formats and model controllability to allow a better user experience.</p></td><td colspan="1" class="confluenceTd"><p>For inputs:</p><p>Models have a defined format for exact specification of input stimulus in a trace format or traffic profile format. Trace format is defined according to Synopsys STL, which customers are already using. Profiles can also be randomized. Models also have a method of specifying exact address config to mimick behavior of CSRs that control address space.</p><p>RTL has designed their own separate input format. The controls for defining address space CSRs in DV testbench is &quot;all randomized in system verilog.&quot;</p><p>Not sure how to run correlation without the ability to run the exact same scenarios in RTL and DV testbenches, whether through trace format or traffic profile.</p><p><br/></p><p>For outputs:</p><p>Models can try to match bandwidth/latency formats of RTL. A lot of other stats in ncore3 are defined to match ncore2 model, which was already designed to meet customer requirements.</p></td></tr></tbody></table></div><h2 id="id-2020-06-10FirstMRDReview-Actionitems">Action items</h2><ul class="inline-task-list" data-inline-tasks-content-id="16154741"><li data-inline-task-id="1"><a class="confluence-userlink user-mention" data-account-id="624674b5f40798007056fc6f" href="https://arterisip.atlassian.net/wiki/people/624674b5f40798007056fc6f?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Steve Kromer (Deactivated)</a>to get with Kurt, quick scrub to get the correct list of MRDs, then a detailed discussion of what's covered. The list above does seem mostly out of date.</li></ul>