[{"id": "1702.01533", "submitter": "Rodrigo Picos", "authors": "Rodrigo Picos, Juan Bautista Roldan, Mohamed Moner Al Chawa, Pedro\n  Garcia-Fernandez, Francisco Jimenez-Molinos, Eugeni Garcia-Moreno", "title": "Semiempirical Modeling of Reset Transitions in Unipolar\n  Resistive-Switching Based Memristors", "comments": null, "journal-ref": "Radioengineering, 24(2): 420-424 (2015).\n  [http://hdl.handle.net/10481/36994]", "doi": null, "report-no": null, "categories": "cs.ET", "license": "http://creativecommons.org/licenses/by/4.0/", "abstract": "  We have measured the transition process from the high to low resistivity\nstates, i.e., the reset process of resistive switching based memristors based\non Ni/HfO2/Si-n+ structures, and have also developed an analytical model for\ntheir electrical characteristics. When the characteristic curves are plotted in\nthe current-voltage (I-V) domain a high variability is observed. In spite of\nthat, when the same curves are plotted in the charge-flux domain (Q-f), they\ncan be described by a simple model containing only three parameters: the charge\n(Qrst) and the flux (frst) at the reset point, and an exponent, n, relating the\ncharge and the flux before the reset transition. The three parameters can be\neasily extracted from the Q-f plots. There is a strong correlation between\nthese three parameters, the origin of which is still under study.\n", "versions": [{"version": "v1", "created": "Mon, 6 Feb 2017 09:02:38 GMT"}], "update_date": "2017-02-07", "authors_parsed": [["Picos", "Rodrigo", ""], ["Roldan", "Juan Bautista", ""], ["Chawa", "Mohamed Moner Al", ""], ["Garcia-Fernandez", "Pedro", ""], ["Jimenez-Molinos", "Francisco", ""], ["Garcia-Moreno", "Eugeni", ""]]}, {"id": "1702.01852", "submitter": "Christopher Monroe", "authors": "N. M. Linke, D. Maslov, M. Roetteler, S. Debnath, C. Figgatt, K. A.\n  Landsman, K. Wright, and C. Monroe", "title": "Experimental Comparison of Two Quantum Computing Architectures", "comments": null, "journal-ref": "PNAS 114, 3305-3310 (2017)", "doi": "10.1073/pnas.1618020114", "report-no": null, "categories": "quant-ph cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  We run a selection of algorithms on two state-of-the-art 5-qubit quantum\ncomputers that are based on different technology platforms. One is a publicly\naccessible superconducting transmon device with limited connectivity, and the\nother is a fully connected trapped-ion system. Even though the two systems have\ndifferent native quantum interactions, both can be programmed in a way that is\nblind to the underlying hardware, thus allowing the first comparison of\nidentical quantum algorithms between different physical systems. We show that\nquantum algorithms and circuits that employ more connectivity clearly benefit\nfrom a better connected system of qubits. While the quantum systems here are\nnot yet large enough to eclipse classical computers, this experiment exposes\ncritical factors of scaling quantum computers, such as qubit connectivity and\ngate expressivity. In addition, the results suggest that co-designing\nparticular quantum applications with the hardware itself will be paramount in\nsuccessfully using quantum computers in the future.\n", "versions": [{"version": "v1", "created": "Tue, 7 Feb 2017 02:42:47 GMT"}], "update_date": "2017-04-03", "authors_parsed": [["Linke", "N. M.", ""], ["Maslov", "D.", ""], ["Roetteler", "M.", ""], ["Debnath", "S.", ""], ["Figgatt", "C.", ""], ["Landsman", "K. A.", ""], ["Wright", "K.", ""], ["Monroe", "C.", ""]]}, {"id": "1702.02746", "submitter": "Supriyo Maji", "authors": "Supriyo Maji", "title": "Spin Transfer Torque Driven Coupled Oscillators for Self-Oscillating RF\n  Mixers", "comments": "Accepted for publication in 60th IEEE MWSCAS 2017", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Spin transfer torque oscillators (STOs) based on magnetic tunnel junction\n(MTJ) devices are emerging as a possible replacement for complementary\nmetal-oxide semiconductors for radio-frequency (RF) signal generation.\nAdvantages include low power consumption, small device area, and large\nfrequency tunability. But such a single device cannot achieve the necessary\nnoise performance for RF applications. It has been reported lately that a\nnetwork of globally coupled STOs achieves significant improvement in phase\nnoise. The study here is to propose use of such coupled STOs as\nself-oscillating RF mixers. Critical mixer performance parameters, including\nconversion gain, output power, and linearity, are discussed.\n", "versions": [{"version": "v1", "created": "Thu, 9 Feb 2017 08:39:20 GMT"}, {"version": "v2", "created": "Fri, 10 Feb 2017 04:57:27 GMT"}, {"version": "v3", "created": "Wed, 1 Mar 2017 05:53:27 GMT"}, {"version": "v4", "created": "Thu, 6 Apr 2017 03:18:22 GMT"}, {"version": "v5", "created": "Sun, 2 Jul 2017 13:38:51 GMT"}], "update_date": "2017-07-04", "authors_parsed": [["Maji", "Supriyo", ""]]}, {"id": "1702.02980", "submitter": "Susan Stepney", "authors": "Hajo Broersma, Susan Stepney, Goran Wendin", "title": "Computability and Complexity of Unconventional Computing Devices", "comments": "to appear in \"Computational Matter\". Stepney, Rasmussen, Amos, eds.\n  Springer 2017", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  We discuss some claims that certain UCOMP devices can perform\nhypercomputation (compute Turing-uncomputable functions) or perform\nsuper-Turing computation (solve NP-complete problems in polynomial time). We\ndiscover that all these claims rely on the provision of one or more unphysical\nresources.\n", "versions": [{"version": "v1", "created": "Thu, 9 Feb 2017 20:57:37 GMT"}, {"version": "v2", "created": "Thu, 23 Mar 2017 14:59:39 GMT"}], "update_date": "2017-03-24", "authors_parsed": [["Broersma", "Hajo", ""], ["Stepney", "Susan", ""], ["Wendin", "Goran", ""]]}, {"id": "1702.03216", "submitter": "Xinru Wu Wu Xinru", "authors": "Xinru Wu, Chaoran Huang, Ke Xu, Chester Shu, and Hon Ki Tsang", "title": "Mode-Division Multiplexing for Silicon Photonic Network-on-chip", "comments": null, "journal-ref": null, "doi": "10.1109/JLT.2017.2677085", "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Optical interconnect is a potential solution to attain the large bandwidth\non-chip communications needed in high performance computers in a low power and\nlow cost manner. Mode-division multiplexing (MDM) is an emerging technology\nthat scales the capacity of a single wavelength carrier by the number of modes\nin a multimode waveguide, and is attractive as a cost-effective means for high\nbandwidth density on-chip communications. Advanced modulation formats with high\nspectral efficiency in MDM networks can further improve the data rates of the\noptical link. Here, we demonstrate an intra-chip MDM communications link\nemploying advanced modulation formats with two waveguide modes. We demonstrate\na compact single wavelength carrier link that is expected to support 2x100 Gb/s\nmode multiplexed capacity. The network comprised integrated microring\nmodulators at the transmitter, mode multiplexers, multimode waveguide\ninterconnect, mode demultiplexers and integrated germanium on silicon\nphotodetectors. Each of the mode channels achieves 100 Gb/s line rate with 84\nGb/s net payload data rate at 7% overhead for hard-decision forward error\ncorrection (HD-FEC) in the OFDM/16-QAM signal transmission.\n", "versions": [{"version": "v1", "created": "Thu, 9 Feb 2017 09:53:41 GMT"}], "update_date": "2017-08-02", "authors_parsed": [["Wu", "Xinru", ""], ["Huang", "Chaoran", ""], ["Xu", "Ke", ""], ["Shu", "Chester", ""], ["Tsang", "Hon Ki", ""]]}, {"id": "1702.03812", "submitter": "Stefano Nichele", "authors": "Stefano Nichele and Magnus S. Gundersen", "title": "Reservoir Computing Using Non-Uniform Binary Cellular Automata", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET cs.AI", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  The Reservoir Computing (RC) paradigm utilizes a dynamical system, i.e., a\nreservoir, and a linear classifier, i.e., a read-out layer, to process data\nfrom sequential classification tasks. In this paper the usage of Cellular\nAutomata (CA) as a reservoir is investigated. The use of CA in RC has been\nshowing promising results. In this paper, selected state-of-the-art experiments\nare reproduced. It is shown that some CA-rules perform better than others, and\nthe reservoir performance is improved by increasing the size of the CA\nreservoir itself. In addition, the usage of parallel loosely coupled\nCA-reservoirs, where each reservoir has a different CA-rule, is investigated.\nThe experiments performed on quasi-uniform CA reservoir provide valuable\ninsights in CA reservoir design. The results herein show that some rules do not\nwork well together, while other combinations work remarkably well. This\nsuggests that non-uniform CA could represent a powerful tool for novel CA\nreservoir implementations.\n", "versions": [{"version": "v1", "created": "Mon, 13 Feb 2017 15:23:06 GMT"}], "update_date": "2017-02-14", "authors_parsed": [["Nichele", "Stefano", ""], ["Gundersen", "Magnus S.", ""]]}, {"id": "1702.04265", "submitter": "Cory Merkel", "authors": "Cory Merkel", "title": "Design of a Time Delay Reservoir Using Stochastic Logic: A Feasibility\n  Study", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "stat.ML cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  This paper presents a stochastic logic time delay reservoir design. The\nreservoir is analyzed using a number of metrics, such as kernel quality,\ngeneralization rank, performance on simple benchmarks, and is also compared to\na deterministic design. A novel re-seeding method is introduced to reduce the\nadverse effects of stochastic noise, which may also be implemented in other\nstochastic logic reservoir computing designs, such as echo state networks.\nBenchmark results indicate that the proposed design performs well on\nnoise-tolerant classification problems, but more work needs to be done to\nimprove the stochastic logic time delay reservoir's robustness for regression\nproblems.\n", "versions": [{"version": "v1", "created": "Mon, 13 Feb 2017 15:45:56 GMT"}], "update_date": "2017-02-15", "authors_parsed": [["Merkel", "Cory", ""]]}, {"id": "1702.04343", "submitter": "Manish Gupta", "authors": "Amay Agrawal, Birva Patel, Dixita Limbachiya and Manish K. Gupta", "title": "3DNA Printer: A Tool for Automated DNA Origami", "comments": "5 pages, 9 figures, 3DNAprinter software available at\n  http://www.guptalab.org/3dnaprinter", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  In the last two decades, DNA self-assembly has grown into a major area of\nresearch attracting people from diverse background. It has numerous potential\napplications such as targeted drug delivery, artificial photosynthesis etc. In\nthe last decade, another area received wide attention known as DNA origami,\nwhere using M13 virus and carefully designed staple strands one can fold the\nDNA into desired 2-D and 3-D shapes. In 2016, a group of researchers at MIT\nhave developed an automated DNA nanostructures strategy and an open source\nsoftware 'daedalus' based on MATLAB for developing the nanostructures. In this\nwork, we present a truly open source software '3dnaprinter' based on Java\n(without MATLAB) that can do the same work.\n", "versions": [{"version": "v1", "created": "Tue, 14 Feb 2017 18:57:33 GMT"}], "update_date": "2017-02-15", "authors_parsed": [["Agrawal", "Amay", ""], ["Patel", "Birva", ""], ["Limbachiya", "Dixita", ""], ["Gupta", "Manish K.", ""]]}, {"id": "1702.04814", "submitter": "Zhezhi He", "authors": "Zhezhi He, Shaahin Angizi and Deliang Fan", "title": "Current Induced Dynamics of Multiple Skyrmions with Domain Wall Pair and\n  Skyrmion-based Majority Gate Design", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  As an intriguing ultra-small particle-like magnetic texture, skyrmion has\nattracted lots of research interests in next-generation ultra-dense and low\npower magnetic memory/logic designs. Previous studies have demonstrated a\nsingle skyrmion-domain wall pair collision in a specially designed magnetic\nracetrack junction. In this work, we investigate the dynamics of multiple\nskyrmions with domain wall pair in a magnetic racetrack. The numerical\nmicromagnetic simulation results indicate that the domain wall pair could be\npinned or depinned by the rectangular notch pinning site depending on both the\nnumber of skyrmions in the racetrack and the magnitude of driving current\ndensity. Such emergent dynamical property could be used to implement a\nthreshold-tunable step function, in which the inputs are skyrmions and\nthreshold could be tuned by the driving current density. The threshold-tunable\nstep function is widely used in logic and neural network applications. We also\npresent a three-input skyrmion-based majority logic gate design to demonstrate\nthe potential application of such dynamic interaction of multiple skyrmions and\ndomain wall pair.\n", "versions": [{"version": "v1", "created": "Wed, 15 Feb 2017 23:11:38 GMT"}, {"version": "v2", "created": "Wed, 22 Feb 2017 16:07:05 GMT"}], "update_date": "2017-02-23", "authors_parsed": [["He", "Zhezhi", ""], ["Angizi", "Shaahin", ""], ["Fan", "Deliang", ""]]}, {"id": "1702.04863", "submitter": "Md Salman Nazir", "authors": "Md Salman Nazir and Ian A. Hiskens", "title": "Load Synchronization and Sustained Oscillations Induced by Transactive\n  Control", "comments": "5 pages, 8 figures, accepted version for presentation at the 2017\n  IEEE PES General Meeting, July 16-20, 2017", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.SY cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Transactive or market-based coordination strategies have recently been\nproposed for controlling the aggregate demand of a large number of electric\nloads. Such schemes offer operational benefits such as enforcing distribution\nfeeder capacity limits and providing users with flexibility to consume energy\nbased on the price they are willing to pay. However, this paper demonstrates\nthat they are also prone to load synchronization and power oscillations. A\ntransactive energy framework has been adopted and applied to a population of\nthermostatically controlled loads (TCLs). A modified TCL switching logic takes\ninto account market coordination signals, alongside the natural\nhysteresis-based switching conditions. Studies of this market-based\ncoordination scheme suggest that several factors may contribute to load\nsynchronism, including sharp changes in the market prices that are broadcast to\nloads, lack of diversity in user specified bid curves, low feeder limits that\nare encountered periodically, and the form of user bid curves. Case studies\nillustrate challenges associated with market-based coordination strategies and\nprovide insights into modifications that address those issues.\n", "versions": [{"version": "v1", "created": "Thu, 16 Feb 2017 05:40:48 GMT"}], "update_date": "2017-02-17", "authors_parsed": [["Nazir", "Md Salman", ""], ["Hiskens", "Ian A.", ""]]}, {"id": "1702.05614", "submitter": "Sivaneswaran Sankar", "authors": "Sivaneswaran Sankar, Maryam Shojaei Baghini, Valipe Ramgopal Rao", "title": "A Novel Method of Discrete-Time Amplification using NEMS Devices", "comments": "This work has been submitted to the IEEE for possible publication.\n  Copyright may be transferred without notice, after which this version may no\n  longer be accessible", "journal-ref": null, "doi": "10.1109/TED.2018.2867547", "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  In this paper we propose a novel method of realizing discrete-time (D-T)\nsignal amplification using Nano-Electro-Mechanical (NEMS) devices. The\namplifier uses mechanical devices instead of traditional solid-state circuits.\nThe proposed NEMS-based D-T amplifier provides high gain and operate on a wide\ndynamic range of signals, consuming only a few micro watts of power. The\nproposed concept is subsequently verified using Verilog-A model of the NEMS\ndevice. Modifications in the proposed amplifier to suit different\nspecifications are also presented.\n", "versions": [{"version": "v1", "created": "Sat, 18 Feb 2017 13:48:34 GMT"}, {"version": "v2", "created": "Tue, 22 May 2018 11:16:38 GMT"}], "update_date": "2018-12-05", "authors_parsed": [["Sankar", "Sivaneswaran", ""], ["Baghini", "Maryam Shojaei", ""], ["Rao", "Valipe Ramgopal", ""]]}, {"id": "1702.06064", "submitter": "Aayush Ankit", "authors": "Aayush Ankit, Abhronil Sengupta, Priyadarshini Panda, Kaushik Roy", "title": "RESPARC: A Reconfigurable and Energy-Efficient Architecture with\n  Memristive Crossbars for Deep Spiking Neural Networks", "comments": "6 pages, 14 figures, Accepted in Design Automation Conference, 2017", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET cs.NE", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Neuromorphic computing using post-CMOS technologies is gaining immense\npopularity due to its promising abilities to address the memory and power\nbottlenecks in von-Neumann computing systems. In this paper, we propose RESPARC\n- a reconfigurable and energy efficient architecture built-on Memristive\nCrossbar Arrays (MCA) for deep Spiking Neural Networks (SNNs). Prior works were\nprimarily focused on device and circuit implementations of SNNs on crossbars.\nRESPARC advances this by proposing a complete system for SNN acceleration and\nits subsequent analysis. RESPARC utilizes the energy-efficiency of MCAs for\ninner-product computation and realizes a hierarchical reconfigurable design to\nincorporate the data-flow patterns in an SNN in a scalable fashion. We evaluate\nthe proposed architecture on different SNNs ranging in complexity from 2k-230k\nneurons and 1.2M-5.5M synapses. Simulation results on these networks show that\ncompared to the baseline digital CMOS architecture, RESPARC achieves 500X (15X)\nefficiency in energy benefits at 300X (60X) higher throughput for multi-layer\nperceptrons (deep convolutional networks). Furthermore, RESPARC is a\ntechnology-aware architecture that maps a given SNN topology to the most\noptimized MCA size for the given crossbar technology.\n", "versions": [{"version": "v1", "created": "Mon, 20 Feb 2017 17:04:08 GMT"}], "update_date": "2017-02-21", "authors_parsed": [["Ankit", "Aayush", ""], ["Sengupta", "Abhronil", ""], ["Panda", "Priyadarshini", ""], ["Roy", "Kaushik", ""]]}, {"id": "1702.06119", "submitter": "Ameya Patil", "authors": "Ameya D. Patil, Sasikanth Manipatruni, Dmitri Nikonov, Ian A. Young,\n  Naresh R. Shanbhag", "title": "Shannon-inspired Statistical Computing to Enable Spintronics", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET", "license": "http://creativecommons.org/licenses/by/4.0/", "abstract": "  Modern computing systems based on the von Neumann architecture are built from\nsilicon complementary metal oxide semiconductor (CMOS) transistors that need to\noperate under practically error free conditions with 1 error in $10^{15}$\nswitching events. The physical dimensions of CMOS transistors have scaled down\nover the past five decades leading to exponential increases in functional\ndensity and energy consumption. Today, the energy and delay reductions from\nscaling have stagnated, motivating the search for a CMOS replacement. Of these,\nspintronics offers a path for enhancing the functional density and scaling the\nenergy down to fundamental thermodynamic limits of 100kT to 1000kT. However,\nspintronic devices exhibit high error rates of 1 in 10 or more when operating\nat these limits, rendering them incompatible with deterministic nature of the\nvon Neumann architecture. We show that a Shannon-inspired statistical computing\nframework can be leveraged to design a computer made from such stochastic\nspintronic logic gates to provide a computational accuracy close to that of a\ndeterministic computer. This extraordinary result allowing a $10^{13}$ fold\nrelaxation in acceptable error rates is obtained by engineering the error\ndistribution coupled with statistical error compensation.\n", "versions": [{"version": "v1", "created": "Mon, 20 Feb 2017 04:11:56 GMT"}], "update_date": "2017-02-22", "authors_parsed": [["Patil", "Ameya D.", ""], ["Manipatruni", "Sasikanth", ""], ["Nikonov", "Dmitri", ""], ["Young", "Ian A.", ""], ["Shanbhag", "Naresh R.", ""]]}, {"id": "1702.07470", "submitter": "Rajarshi Ray", "authors": "Rajarshi Ray, Arup Deka, Kamalika Datta", "title": "Exact Synthesis of Reversible Logic Circuits using Model Checking", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Synthesis of reversible logic circuits has gained great atten- tion during\nthe last decade. Various synthesis techniques have been pro- posed, some\ngenerate optimal solutions (in gate count) and are termed as exact, while\nothers are scalable in the sense that they can handle larger functions but\ngenerate sub-optimal solutions. Although scalable synthe- sis is very much\nessential for circuit design, exact synthesis is also of great importance as it\nhelps in building design library for the synthesis of larger functions. In this\npaper, we propose an exact synthesis technique for re- versible circuits using\nmodel checking. We frame the synthesis problem as a model checking instance and\npropose an iterative bounded model checking calls for an optimal synthesis.\nExperiments on reversible logic benchmarks shows successful synthesis of\noptimal circuits. We also illus- trate optimal synthesis of random functions\nwith as many as 10 variables and up to 10 gates.\n", "versions": [{"version": "v1", "created": "Fri, 24 Feb 2017 06:02:16 GMT"}], "update_date": "2017-02-27", "authors_parsed": [["Ray", "Rajarshi", ""], ["Deka", "Arup", ""], ["Datta", "Kamalika", ""]]}, {"id": "1702.07491", "submitter": "Yansong Gao", "authors": "Yansong Gao, Damith C. Ranasinghe", "title": "R$^3$PUF: A Highly Reliable Memristive Device based Reconfigurable PUF", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  We present a memristive device based R$ ^3 $PUF construction achieving highly\ndesired PUF properties, which are not offered by most current PUF designs: (1)\nHigh reliability, almost 100\\% that is crucial for PUF-based cryptographic key\ngenerations, significantly reducing, or even eliminating the expensive overhead\nof on-chip error correction logic and the associated helper on-chip data\nstorage or off-chip storage and transfer. (2) Reconfigurability, while current\nPUF designs rarely exhibit such an attractive property. We validate our R$ ^3\n$PUF via extensive Monte-Carlo simulations in Cadence based on parameters of\nreal devices. The R$ ^3 $PUF is simple, cost-effective and easy to manage\ncompared to other PUF constructions exhibiting high reliability or\nreconfigurability. None of previous PUF constructions is able to provide both\ndesired high reliability and reconfigurability concurrently.\n", "versions": [{"version": "v1", "created": "Fri, 24 Feb 2017 08:27:09 GMT"}], "update_date": "2017-03-06", "authors_parsed": [["Gao", "Yansong", ""], ["Ranasinghe", "Damith C.", ""]]}, {"id": "1702.08715", "submitter": "Martin Lukac", "authors": "Martin Lukac, Gerhard W. Dueck, Michitaka Kameyama, Anirban Pathak", "title": "Building a Completely Reversible Computer", "comments": "15 pages, 8 figures, 2 tables", "journal-ref": null, "doi": null, "report-no": null, "categories": "quant-ph cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  A critical analysis of the feasibility of reversible computing is performed.\nThe key question is: Is it possible to build a completely reversible computer?\nA closer look into the internal aspects of the reversible computing as well as\nthe external constraints such as the second law of thermodynamics has\ndemonstrated that several difficulties would have to be solved before\nreversible computer is being built. It is shown that a conventional reversible\ncomputer would require energy for setting up the reversible inputs from\nirreversible signals, for the reading out of the reversible outputs, for the\ntransport of the information between logic elements and finally for the control\nsignals that will require more energy dissipating into the environment. A loose\nbound on the minimum amount of energy required to be dissipated during the\nphysical implementation of a reversible computer is obtained and a\ngeneralization of the principles for reversible computing is provided.\n", "versions": [{"version": "v1", "created": "Tue, 28 Feb 2017 09:43:38 GMT"}], "update_date": "2017-03-01", "authors_parsed": [["Lukac", "Martin", ""], ["Dueck", "Gerhard W.", ""], ["Kameyama", "Michitaka", ""], ["Pathak", "Anirban", ""]]}, {"id": "1702.08889", "submitter": "Andrew Adamatzky", "authors": "Andrew Adamatzky, Simon Harding, Victor Erokhin, Richard Mayne, Nina\n  Gizzie, Frantisek Baluska, Stefano Mancuso, Georgios Sirakoulis", "title": "Computers from plants we never made. Speculations", "comments": "The chapter will be published in \"Inspired by Nature. Computing\n  inspired by physics, chemistry and biology. Essays presented to Julian Miller\n  on the occasion of his 60th birthday\", Editors: Susan Stepney and Andrew\n  Adamatzky (Springer, 2017)", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  We discuss possible designs and prototypes of computing systems that could be\nbased on morphological development of roots, interaction of roots, and analog\nelectrical computation with plants, and plant-derived electronic components. In\nmorphological plant processors data are represented by initial configuration of\nroots and configurations of sources of attractants and repellents; results of\ncomputation are represented by topology of the roots' network. Computation is\nimplemented by the roots following gradients of attractants and repellents, as\nwell as interacting with each other. Problems solvable by plant roots, in\nprinciple, include shortest-path, minimum spanning tree, Voronoi diagram,\n$\\alpha$-shapes, convex subdivision of concave polygons. Electrical properties\nof plants can be modified by loading the plants with functional nanoparticles\nor coating parts of plants of conductive polymers. Thus, we are in position to\nmake living variable resistors, capacitors, operational amplifiers,\nmultipliers, potentiometers and fixed-function generators. The electrically\nmodified plants can implement summation, integration with respect to time,\ninversion, multiplication, exponentiation, logarithm, division. Mathematical\nand engineering problems to be solved can be represented in plant root networks\nof resistive or reaction elements. Developments in plant-based computing\narchitectures will trigger emergence of a unique community of biologists,\nelectronic engineering and computer scientists working together to produce\nliving electronic devices which future green computers will be made of.\n", "versions": [{"version": "v1", "created": "Tue, 28 Feb 2017 18:05:21 GMT"}], "update_date": "2017-03-01", "authors_parsed": [["Adamatzky", "Andrew", ""], ["Harding", "Simon", ""], ["Erokhin", "Victor", ""], ["Mayne", "Richard", ""], ["Gizzie", "Nina", ""], ["Baluska", "Frantisek", ""], ["Mancuso", "Stefano", ""], ["Sirakoulis", "Georgios", ""]]}]