--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TopLevel.twx TopLevel.ncd -o TopLevel.twr TopLevel.pcf
-ucf Nexys4_Master.ucf

Design file:              TopLevel.ncd
Physical constraint file: TopLevel.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15700 paths analyzed, 4397 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.817ns.
--------------------------------------------------------------------------------

Paths for end point c_divider/divided_clk (SLICE_X51Y90.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c_divider/internal_clock_20 (FF)
  Destination:          c_divider/divided_clk (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 0)
  Clock Path Skew:      -0.022ns (0.097 - 0.119)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: c_divider/internal_clock_20 to c_divider/divided_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y90.AQ      Tcko                  0.393   c_divider/internal_clock<20>
                                                       c_divider/internal_clock_20
    SLICE_X51Y90.AX      net (fanout=2)        0.371   c_divider/internal_clock<20>
    SLICE_X51Y90.CLK     Tdick                 0.034   c_divider/divided_clk
                                                       c_divider/divided_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.427ns logic, 0.371ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point decoder/c_divider/divided_clk (SLICE_X79Y56.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               decoder/c_divider/internal_clock_20 (FF)
  Destination:          decoder/c_divider/divided_clk (FF)
  Requirement:          5.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 0)
  Clock Path Skew:      -0.044ns (0.639 - 0.683)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: decoder/c_divider/internal_clock_20 to decoder/c_divider/divided_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y56.AQ      Tcko                  0.341   decoder/c_divider/internal_clock<20>
                                                       decoder/c_divider/internal_clock_20
    SLICE_X79Y56.DX      net (fanout=2)        0.253   decoder/c_divider/internal_clock<20>
    SLICE_X79Y56.CLK     Tdick                 0.025   decoder/c_divider/divided_clk
                                                       decoder/c_divider/divided_clk
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.366ns logic, 0.253ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point ram/_o2519 (SLICE_X39Y70.B1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/rand_temp_0 (FF)
  Destination:          ram/_o2519 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.681ns (Levels of Logic = 2)
  Clock Path Skew:      -0.101ns (1.029 - 1.130)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/rand_temp_0 to ram/_o2519
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y54.DQ      Tcko                  0.393   generator/rand_temp<0>
                                                       generator/rand_temp_0
    SLICE_X67Y66.C1      net (fanout=10)       1.411   generator/rand_temp<0>
    SLICE_X67Y66.C       Tilo                  0.097   ram/_o3383
                                                       ram/_n0125[5]<3>1
    SLICE_X39Y70.B1      net (fanout=64)       1.715   ram/_n0125[5]
    SLICE_X39Y70.CLK     Tas                   0.065   ram/_o2523
                                                       ram/_o2519_rstpot
                                                       ram/_o2519
    -------------------------------------------------  ---------------------------
    Total                                      3.681ns (0.555ns logic, 3.126ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/rand_temp_1 (FF)
  Destination:          ram/_o2519 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 2)
  Clock Path Skew:      -0.104ns (1.029 - 1.133)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/rand_temp_1 to ram/_o2519
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y57.AQ      Tcko                  0.393   generator/rand_temp<4>
                                                       generator/rand_temp_1
    SLICE_X67Y66.C2      net (fanout=9)        1.019   generator/rand_temp<1>
    SLICE_X67Y66.C       Tilo                  0.097   ram/_o3383
                                                       ram/_n0125[5]<3>1
    SLICE_X39Y70.B1      net (fanout=64)       1.715   ram/_n0125[5]
    SLICE_X39Y70.CLK     Tas                   0.065   ram/_o2523
                                                       ram/_o2519_rstpot
                                                       ram/_o2519
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (0.555ns logic, 2.734ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               generator/rand_temp_3 (FF)
  Destination:          ram/_o2519 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.985ns (Levels of Logic = 2)
  Clock Path Skew:      -0.104ns (1.029 - 1.133)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: generator/rand_temp_3 to ram/_o2519
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y57.CQ      Tcko                  0.393   generator/rand_temp<4>
                                                       generator/rand_temp_3
    SLICE_X67Y66.C4      net (fanout=9)        0.715   generator/rand_temp<3>
    SLICE_X67Y66.C       Tilo                  0.097   ram/_o3383
                                                       ram/_n0125[5]<3>1
    SLICE_X39Y70.B1      net (fanout=64)       1.715   ram/_n0125[5]
    SLICE_X39Y70.CLK     Tas                   0.065   ram/_o2523
                                                       ram/_o2519_rstpot
                                                       ram/_o2519
    -------------------------------------------------  ---------------------------
    Total                                      2.985ns (0.555ns logic, 2.430ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ram/_o2181 (SLICE_X63Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ram/_o2181 (FF)
  Destination:          ram/_o2181 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ram/_o2181 to ram/_o2181
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y42.AQ      Tcko                  0.141   ram/_o2187
                                                       ram/_o2181
    SLICE_X63Y42.A6      net (fanout=2)        0.110   ram/_o2181
    SLICE_X63Y42.CLK     Tah         (-Th)     0.046   ram/_o2187
                                                       ram/_o2181_rstpot
                                                       ram/_o2181
    -------------------------------------------------  ---------------------------
    Total                                      0.205ns (0.095ns logic, 0.110ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point ram/_o2813 (SLICE_X51Y53.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ram/_o2813 (FF)
  Destination:          ram/_o2813 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.207ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ram/_o2813 to ram/_o2813
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.AQ      Tcko                  0.141   ram/_o2819
                                                       ram/_o2813
    SLICE_X51Y53.A6      net (fanout=2)        0.112   ram/_o2813
    SLICE_X51Y53.CLK     Tah         (-Th)     0.046   ram/_o2819
                                                       ram/_o2813_rstpot
                                                       ram/_o2813
    -------------------------------------------------  ---------------------------
    Total                                      0.207ns (0.095ns logic, 0.112ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point ram/_o1797 (SLICE_X79Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ram/_o1797 (FF)
  Destination:          ram/_o1797 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.207ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ram/_o1797 to ram/_o1797
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y37.AQ      Tcko                  0.141   ram/_o1803
                                                       ram/_o1797
    SLICE_X79Y37.A6      net (fanout=2)        0.112   ram/_o1797
    SLICE_X79Y37.CLK     Tah         (-Th)     0.046   ram/_o1803
                                                       ram/_o1797_rstpot
                                                       ram/_o1797
    -------------------------------------------------  ---------------------------
    Total                                      0.207ns (0.095ns logic, 0.112ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: decoder/c_divider/internal_clock<3>/CLK
  Logical resource: decoder/c_divider/internal_clock_0/CK
  Location pin: SLICE_X81Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: decoder/c_divider/internal_clock<3>/CLK
  Logical resource: decoder/c_divider/internal_clock_0/CK
  Location pin: SLICE_X81Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.817|         |    0.855|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15700 paths, 0 nets, and 4948 connections

Design statistics:
   Minimum period:   3.817ns{1}   (Maximum frequency: 261.986MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 14 01:36:18 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 622 MB



