{"vcs1":{"timestamp_begin":1713317451.774470370, "rt":0.89, "ut":0.51, "st":0.29}}
{"vcselab":{"timestamp_begin":1713317452.786368324, "rt":0.59, "ut":0.36, "st":0.17}}
{"link":{"timestamp_begin":1713317453.472563989, "rt":0.35, "ut":0.11, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1713317451.114179987}
{"VCS_COMP_START_TIME": 1713317451.114179987}
{"VCS_COMP_END_TIME": 1713317453.951556720}
{"VCS_USER_OPTIONS": "-sverilog mylibrary.sv task2.sv alu.sv constants.sv controlpath.sv datapath.sv library.sv memory.sv regfile.sv RISC240.sv"}
{"vcs1": {"peak_mem": 340176}}
{"stitch_vcselab": {"peak_mem": 239000}}
