Protel Design System Design Rule Check
PCB File : D:\MSabouri\GitHub\Mobile_Robot_Campact_Motor_Driver\Circuit_Motor_Design_Altium_V1\PCB1.PcbDoc
Date     : 4/15/2022
Time     : 4:06:41 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.15mm) (InNamedPolygon('GND_L02_P-001')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.15mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (InNamedPolygon('GND_L02_P-001')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (InNamedPolygon('GND_L02_P-001')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.8mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.149mm < 0.254mm) Between Pad C14-1(51.308mm,24.714mm) on Top Layer And Via (52.959mm,24.511mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.149mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.027mm < 0.254mm) Between Pad D4-2(90.673mm,11.811mm) on Bottom Layer And Via (91.69mm,13.208mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.027mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad Encoder-1(55.214mm,41.656mm) on Multi-Layer And Pad Encoder-2(55.214mm,43.656mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad Encoder-10(63.214mm,43.656mm) on Multi-Layer And Pad Encoder-9(63.214mm,41.656mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad Encoder-3(57.214mm,41.656mm) on Multi-Layer And Pad Encoder-4(57.214mm,43.656mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad Encoder-5(59.214mm,41.656mm) on Multi-Layer And Pad Encoder-6(59.214mm,43.656mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad Encoder-7(61.214mm,41.656mm) on Multi-Layer And Pad Encoder-8(61.214mm,43.656mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.237mm < 0.254mm) Between Pad R13-1(19.05mm,18.669mm) on Top Layer And Via (18.796mm,17.154mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.237mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.254mm) Between Pad R27-1(54.054mm,96.012mm) on Top Layer And Via (52.451mm,94.437mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.254mm) Between Pad R27-1(54.054mm,96.012mm) on Top Layer And Via (52.451mm,96.139mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.049mm < 0.254mm) Between Pad R27-2(48.054mm,96.012mm) on Top Layer And Via (49.53mm,94.437mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.049mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.048mm < 0.254mm) Between Pad R27-2(48.054mm,96.012mm) on Top Layer And Via (49.53mm,96.012mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.048mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.254mm) Between Pad R28-1(54.054mm,91.313mm) on Top Layer And Via (52.451mm,91.313mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.254mm) Between Pad R28-1(54.054mm,91.313mm) on Top Layer And Via (52.451mm,92.888mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.049mm < 0.254mm) Between Pad R28-2(48.054mm,91.313mm) on Top Layer And Via (49.53mm,92.888mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.049mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.128mm < 0.254mm) Between Pad R9-2(19.559mm,15.494mm) on Top Layer And Via (18.796mm,17.154mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.128mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-1(38.542mm,29.371mm) on Top Layer And Pad U4-2(38.542mm,28.571mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-10(41.542mm,21.671mm) on Top Layer And Pad U4-11(42.342mm,21.671mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-10(41.542mm,21.671mm) on Top Layer And Pad U4-9(40.742mm,21.671mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-11(42.342mm,21.671mm) on Top Layer And Pad U4-12(43.142mm,21.671mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-12(43.142mm,21.671mm) on Top Layer And Pad U4-13(43.942mm,21.671mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-13(43.942mm,21.671mm) on Top Layer And Pad U4-14(44.742mm,21.671mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-14(44.742mm,21.671mm) on Top Layer And Pad U4-15(45.542mm,21.671mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-15(45.542mm,21.671mm) on Top Layer And Pad U4-16(46.342mm,21.671mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-17(48.442mm,23.771mm) on Top Layer And Pad U4-18(48.442mm,24.571mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-18(48.442mm,24.571mm) on Top Layer And Pad U4-19(48.442mm,25.371mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-19(48.442mm,25.371mm) on Top Layer And Pad U4-20(48.442mm,26.171mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-2(38.542mm,28.571mm) on Top Layer And Pad U4-3(38.542mm,27.771mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-20(48.442mm,26.171mm) on Top Layer And Pad U4-21(48.442mm,26.971mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-21(48.442mm,26.971mm) on Top Layer And Pad U4-22(48.442mm,27.771mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-22(48.442mm,27.771mm) on Top Layer And Pad U4-23(48.442mm,28.571mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-23(48.442mm,28.571mm) on Top Layer And Pad U4-24(48.442mm,29.371mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-25(46.342mm,31.671mm) on Top Layer And Pad U4-26(45.542mm,31.671mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-26(45.542mm,31.671mm) on Top Layer And Pad U4-27(44.742mm,31.671mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-27(44.742mm,31.671mm) on Top Layer And Pad U4-28(43.942mm,31.671mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-28(43.942mm,31.671mm) on Top Layer And Pad U4-29(43.142mm,31.671mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-29(43.142mm,31.671mm) on Top Layer And Pad U4-30(42.342mm,31.671mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-3(38.542mm,27.771mm) on Top Layer And Pad U4-4(38.542mm,26.971mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-30(42.342mm,31.671mm) on Top Layer And Pad U4-31(41.542mm,31.671mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-31(41.542mm,31.671mm) on Top Layer And Pad U4-32(40.742mm,31.671mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-4(38.542mm,26.971mm) on Top Layer And Pad U4-5(38.542mm,26.171mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-5(38.542mm,26.171mm) on Top Layer And Pad U4-6(38.542mm,25.371mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-6(38.542mm,25.371mm) on Top Layer And Pad U4-7(38.542mm,24.571mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-7(38.542mm,24.571mm) on Top Layer And Pad U4-8(38.542mm,23.771mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.158mm < 0.254mm) Between Pad U6-1(71.628mm,59.424mm) on Top Layer And Via (69.723mm,60.579mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.158mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.158mm < 0.254mm) Between Pad U8-3(69.723mm,44.602mm) on Bottom Layer And Via (69.723mm,42.291mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.158mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mm < 0.254mm) Between Pad USB-1(90.252mm,17.76mm) on Multi-Layer And Pad USB-4(92.252mm,17.76mm) on Multi-Layer [Top Solder] Mask Sliver [0.171mm] / [Bottom Solder] Mask Sliver [0.171mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mm < 0.254mm) Between Pad USB-2(90.252mm,15.26mm) on Multi-Layer And Pad USB-3(92.252mm,15.26mm) on Multi-Layer [Top Solder] Mask Sliver [0.171mm] / [Bottom Solder] Mask Sliver [0.171mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.142mm < 0.254mm) Between Via (23.495mm,65.024mm) from Top Layer to Bottom Layer And Via (25.019mm,64.77mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.142mm] / [Bottom Solder] Mask Sliver [0.142mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Via (49.53mm,92.888mm) from Top Layer to Bottom Layer And Via (49.53mm,94.437mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.146mm] / [Bottom Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Via (49.53mm,94.437mm) from Top Layer to Bottom Layer And Via (49.53mm,96.012mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm] / [Bottom Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.172mm < 0.254mm) Between Via (52.451mm,91.313mm) from Top Layer to Bottom Layer And Via (52.451mm,92.888mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.172mm] / [Bottom Solder] Mask Sliver [0.172mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Via (52.451mm,92.888mm) from Top Layer to Bottom Layer And Via (52.451mm,94.437mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.146mm] / [Bottom Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Via (56.515mm,83.566mm) from Top Layer to Bottom Layer And Via (56.515mm,85.09mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm] / [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Via (56.515mm,83.566mm) from Top Layer to Bottom Layer And Via (58.039mm,83.566mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm] / [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Via (56.515mm,85.09mm) from Top Layer to Bottom Layer And Via (58.039mm,85.09mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm] / [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Via (56.515mm,86.487mm) from Top Layer to Bottom Layer And Via (58.039mm,86.487mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm] / [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.051mm < 0.254mm) Between Via (58.039mm,83.566mm) from Top Layer to Bottom Layer And Via (58.039mm,85.09mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.051mm] / [Bottom Solder] Mask Sliver [0.051mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.143mm < 0.254mm) Between Via (69.723mm,59.436mm) from Top Layer to Bottom Layer And Via (70.866mm,60.579mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.143mm] / [Bottom Solder] Mask Sliver [0.143mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.086mm < 0.254mm) Between Via (81.407mm,49.784mm) from Top Layer to Bottom Layer And Via (82.931mm,49.784mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.086mm] / [Bottom Solder] Mask Sliver [0.086mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Via (92.964mm,63.373mm) from Top Layer to Bottom Layer And Via (92.964mm,65.024mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.178mm] / [Bottom Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Via (95.25mm,63.373mm) from Top Layer to Bottom Layer And Via (95.25mm,65.024mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.178mm] / [Bottom Solder] Mask Sliver [0.178mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.178mm < 0.254mm) Between Via (97.536mm,63.373mm) from Top Layer to Bottom Layer And Via (97.536mm,65.024mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.178mm] / [Bottom Solder] Mask Sliver [0.178mm]
Rule Violations :64

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Arc (20.038mm,73.083mm) on Top Overlay And Pad U2-1(20.828mm,73.038mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Arc (26.416mm,19.355mm) on Top Overlay And Pad X2-1(26.416mm,17.653mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Arc (26.416mm,19.355mm) on Top Overlay And Pad X2-1(26.416mm,17.653mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Arc (26.416mm,25.781mm) on Top Overlay And Pad X2-2(26.416mm,27.559mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Arc (26.416mm,25.781mm) on Top Overlay And Pad X2-2(26.416mm,27.559mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Arc (64.262mm,18.923mm) on Top Overlay And Pad X1-2(62.484mm,18.923mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Arc (64.262mm,18.923mm) on Top Overlay And Pad X1-2(62.484mm,18.923mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Arc (70.688mm,18.923mm) on Top Overlay And Pad X1-1(72.39mm,18.923mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Arc (70.688mm,18.923mm) on Top Overlay And Pad X1-1(72.39mm,18.923mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (95mm,5mm) on Top Overlay And Pad USB-MH(94.961mm,10.49mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (9.784mm,69.601mm) (12.324mm,72.131mm) on Top Overlay And Pad Encoder-1(11.049mm,70.866mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad 5V-A(76.01mm,48.768mm) on Top Layer And Track (75.882mm,47.879mm)(76.898mm,47.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad 5V-A(76.01mm,48.768mm) on Top Layer And Track (75.882mm,49.657mm)(76.898mm,49.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad 5V-A(76.01mm,48.768mm) on Top Layer And Track (76.898mm,47.879mm)(76.898mm,49.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad 5V-K(74.105mm,48.768mm) on Top Layer And Track (73.101mm,48.26mm)(73.482mm,47.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad 5V-K(74.105mm,48.768mm) on Top Layer And Track (73.101mm,49.276mm)(73.482mm,49.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad 5V-K(74.105mm,48.768mm) on Top Layer And Track (73.203mm,48.158mm)(73.203mm,49.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad 5V-K(74.105mm,48.768mm) on Top Layer And Track (73.482mm,47.879mm)(74.105mm,47.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad 5V-K(74.105mm,48.768mm) on Top Layer And Track (73.482mm,49.657mm)(74.105mm,49.657mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C26-1(53.34mm,78.094mm) on Top Layer And Track (52.689mm,78.844mm)(53.991mm,78.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C26-1(53.34mm,78.094mm) on Top Layer And Track (52.689mm,79.144mm)(53.991mm,79.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C26-2(53.34mm,79.894mm) on Top Layer And Track (52.689mm,78.844mm)(53.991mm,78.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C26-2(53.34mm,79.894mm) on Top Layer And Track (52.689mm,79.144mm)(53.991mm,79.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C29-1(51.065mm,79.502mm) on Top Layer And Track (50.015mm,78.851mm)(50.015mm,80.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C29-1(51.065mm,79.502mm) on Top Layer And Track (50.315mm,78.851mm)(50.315mm,80.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C29-2(49.265mm,79.502mm) on Top Layer And Track (50.015mm,78.851mm)(50.015mm,80.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C29-2(49.265mm,79.502mm) on Top Layer And Track (50.315mm,78.851mm)(50.315mm,80.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad C30-1(84.709mm,59.258mm) on Multi-Layer And Track (84.359mm,59.978mm)(85.059mm,59.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C30-1(84.709mm,59.258mm) on Multi-Layer And Track (84.709mm,59.628mm)(84.709mm,60.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C30-2(84.709mm,57.658mm) on Multi-Layer And Track (83.159mm,57.068mm)(86.249mm,57.068mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C30-2(84.709mm,57.658mm) on Multi-Layer And Track (83.349mm,56.888mm)(86.039mm,56.888mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C31-1(68.221mm,53.34mm) on Top Layer And Track (67.171mm,52.689mm)(67.171mm,53.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C31-1(68.221mm,53.34mm) on Top Layer And Track (67.471mm,52.689mm)(67.471mm,53.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C31-2(66.421mm,53.34mm) on Top Layer And Track (67.171mm,52.689mm)(67.171mm,53.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C31-2(66.421mm,53.34mm) on Top Layer And Track (67.471mm,52.689mm)(67.471mm,53.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C32-1(67.945mm,57.658mm) on Multi-Layer And Track (68.315mm,57.658mm)(69.015mm,57.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad C32-1(67.945mm,57.658mm) on Multi-Layer And Track (68.665mm,57.308mm)(68.665mm,58.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C32-2(66.345mm,57.658mm) on Multi-Layer And Track (65.575mm,56.328mm)(65.575mm,59.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C32-2(66.345mm,57.658mm) on Multi-Layer And Track (65.755mm,56.118mm)(65.755mm,59.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D10-A(70.098mm,35.918mm) on Top Layer And Track (69.548mm,34.668mm)(69.548mm,37.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D10-C(74.398mm,35.918mm) on Top Layer And Track (74.948mm,34.668mm)(74.948mm,37.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D1-1(6.477mm,39.878mm) on Top Layer And Track (7.107mm,39.678mm)(7.107mm,41.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D1-2(4.577mm,39.878mm) on Top Layer And Track (3.947mm,40.378mm)(3.947mm,41.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D1-3(5.527mm,42.278mm) on Top Layer And Track (3.947mm,41.838mm)(4.877mm,41.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D1-3(5.527mm,42.278mm) on Top Layer And Track (6.177mm,41.838mm)(7.107mm,41.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D2-1(47.244mm,43.307mm) on Top Layer And Track (47.044mm,43.937mm)(49.204mm,43.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D2-2(47.244mm,41.407mm) on Top Layer And Track (47.744mm,40.777mm)(49.204mm,40.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D2-3(49.644mm,42.357mm) on Top Layer And Track (49.204mm,40.777mm)(49.204mm,41.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D2-3(49.644mm,42.357mm) on Top Layer And Track (49.204mm,43.007mm)(49.204mm,43.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D3-1(12.314mm,40.005mm) on Top Layer And Track (12.944mm,39.805mm)(12.944mm,41.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D3-2(10.414mm,40.005mm) on Top Layer And Track (9.784mm,40.505mm)(9.784mm,41.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D3-3(11.364mm,42.405mm) on Top Layer And Track (12.014mm,41.965mm)(12.944mm,41.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D3-3(11.364mm,42.405mm) on Top Layer And Track (9.784mm,41.965mm)(10.714mm,41.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D4-1(88.773mm,11.811mm) on Bottom Layer And Track (88.143mm,9.851mm)(88.143mm,12.011mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D4-3(89.723mm,9.411mm) on Bottom Layer And Track (88.143mm,9.851mm)(89.073mm,9.851mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D4-3(89.723mm,9.411mm) on Bottom Layer And Track (90.373mm,9.851mm)(91.303mm,9.851mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad DATA_IN-13(93.216mm,41.527mm) on Multi-Layer And Track (85.683mm,41.782mm)(107.266mm,41.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad DATA_IN-14(93.216mm,26.037mm) on Multi-Layer And Track (85.683mm,25.782mm)(107.266mm,25.782mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad DIR-A(63.5mm,67.31mm) on Top Layer And Track (63.373mm,66.421mm)(64.389mm,66.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad DIR-A(63.5mm,67.31mm) on Top Layer And Track (63.373mm,68.199mm)(64.389mm,68.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad DIR-A(63.5mm,67.31mm) on Top Layer And Track (64.389mm,66.421mm)(64.389mm,68.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad DIR-K(61.595mm,67.31mm) on Top Layer And Track (60.592mm,66.802mm)(60.973mm,66.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad DIR-K(61.595mm,67.31mm) on Top Layer And Track (60.592mm,67.818mm)(60.973mm,68.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad DIR-K(61.595mm,67.31mm) on Top Layer And Track (60.693mm,66.7mm)(60.693mm,67.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad DIR-K(61.595mm,67.31mm) on Top Layer And Track (60.973mm,66.421mm)(61.595mm,66.421mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad DIR-K(61.595mm,67.31mm) on Top Layer And Track (60.973mm,68.199mm)(61.595mm,68.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad Encoder-1(55.214mm,41.656mm) on Multi-Layer And Track (54.214mm,40.656mm)(54.214mm,44.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad Encoder-1(55.214mm,41.656mm) on Multi-Layer And Track (54.214mm,40.656mm)(64.214mm,40.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad Encoder-1(55.214mm,41.656mm) on Multi-Layer And Track (54.214mm,42.656mm)(56.214mm,42.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad Encoder-1(55.214mm,41.656mm) on Multi-Layer And Track (56.214mm,40.656mm)(56.214mm,42.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad Encoder-10(63.214mm,43.656mm) on Multi-Layer And Track (54.214mm,44.656mm)(64.214mm,44.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad Encoder-10(63.214mm,43.656mm) on Multi-Layer And Track (64.214mm,40.656mm)(64.214mm,44.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad Encoder-2(55.214mm,43.656mm) on Multi-Layer And Track (54.214mm,40.656mm)(54.214mm,44.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad Encoder-2(55.214mm,43.656mm) on Multi-Layer And Track (54.214mm,42.656mm)(56.214mm,42.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad Encoder-2(55.214mm,43.656mm) on Multi-Layer And Track (54.214mm,44.656mm)(64.214mm,44.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad Encoder-2(55.214mm,43.656mm) on Multi-Layer And Track (55.255mm,44.783mm)(55.255mm,45.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad Encoder-3(57.214mm,41.656mm) on Multi-Layer And Track (54.214mm,40.656mm)(64.214mm,40.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad Encoder-3(57.214mm,41.656mm) on Multi-Layer And Track (56.214mm,40.656mm)(56.214mm,42.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad Encoder-3(57.214mm,41.656mm) on Multi-Layer And Track (57.137mm,40.084mm)(57.137mm,40.513mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad Encoder-4(57.214mm,43.656mm) on Multi-Layer And Track (57.15mm,44.704mm)(57.15mm,45.212mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad Encoder-5(59.214mm,41.656mm) on Multi-Layer And Track (54.214mm,40.656mm)(64.214mm,40.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad Encoder-5(59.214mm,41.656mm) on Multi-Layer And Track (59.214mm,40.164mm)(59.214mm,40.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad Encoder-6(59.214mm,43.656mm) on Multi-Layer And Track (54.214mm,44.656mm)(64.214mm,44.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad Encoder-6(59.214mm,43.656mm) on Multi-Layer And Track (59.214mm,44.656mm)(59.214mm,45.371mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad Encoder-8(61.214mm,43.656mm) on Multi-Layer And Track (54.214mm,44.656mm)(64.214mm,44.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad Encoder-9(63.214mm,41.656mm) on Multi-Layer And Track (54.214mm,40.656mm)(64.214mm,40.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad Encoder-9(63.214mm,41.656mm) on Multi-Layer And Track (64.214mm,40.656mm)(64.214mm,44.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad F1-1(84.201mm,20.5mm) on Top Layer And Track (83.312mm,18.542mm)(83.312mm,19.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad F1-2(84.201mm,17.6mm) on Top Layer And Track (83.312mm,18.542mm)(83.312mm,19.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad F2-1(74.877mm,51.562mm) on Top Layer And Track (75.819mm,50.673mm)(76.835mm,50.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad F2-2(77.777mm,51.562mm) on Top Layer And Track (75.819mm,50.673mm)(76.835mm,50.673mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad L-A(40.577mm,13.97mm) on Top Layer And Track (39.688mm,13.081mm)(39.688mm,14.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad L-A(40.577mm,13.97mm) on Top Layer And Track (39.688mm,13.081mm)(40.703mm,13.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad L-A(40.577mm,13.97mm) on Top Layer And Track (39.688mm,14.859mm)(40.703mm,14.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad L-K(42.481mm,13.97mm) on Top Layer And Track (42.481mm,13.081mm)(43.104mm,13.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad L-K(42.481mm,13.97mm) on Top Layer And Track (42.481mm,14.859mm)(43.104mm,14.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad L-K(42.481mm,13.97mm) on Top Layer And Track (43.104mm,13.081mm)(43.485mm,13.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad L-K(42.481mm,13.97mm) on Top Layer And Track (43.104mm,14.859mm)(43.485mm,14.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad L-K(42.481mm,13.97mm) on Top Layer And Track (43.383mm,13.36mm)(43.383mm,14.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad POWER-0(93.216mm,74.17mm) on Multi-Layer And Track (85.586mm,73.865mm)(107.186mm,73.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad POWER-1(91.028mm,55.245mm) on Multi-Layer And Track (89.503mm,50.32mm)(89.503mm,60.145mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad POWER-1(93.216mm,89.66mm) on Multi-Layer And Track (85.586mm,89.965mm)(107.186mm,89.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad PWM-A(63.5mm,64.135mm) on Top Layer And Track (63.373mm,63.246mm)(64.389mm,63.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad PWM-A(63.5mm,64.135mm) on Top Layer And Track (63.373mm,65.024mm)(64.389mm,65.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad PWM-A(63.5mm,64.135mm) on Top Layer And Track (64.389mm,63.246mm)(64.389mm,65.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad PWM-K(61.595mm,64.135mm) on Top Layer And Track (60.592mm,63.627mm)(60.973mm,63.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad PWM-K(61.595mm,64.135mm) on Top Layer And Track (60.592mm,64.643mm)(60.973mm,65.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad PWM-K(61.595mm,64.135mm) on Top Layer And Track (60.693mm,63.525mm)(60.693mm,64.745mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad PWM-K(61.595mm,64.135mm) on Top Layer And Track (60.973mm,63.246mm)(61.595mm,63.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad PWM-K(61.595mm,64.135mm) on Top Layer And Track (60.973mm,65.024mm)(61.595mm,65.024mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad PWR-A(92.9mm,67.691mm) on Top Layer And Track (92.011mm,66.802mm)(92.011mm,68.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad PWR-A(92.9mm,67.691mm) on Top Layer And Track (92.011mm,66.802mm)(93.028mm,66.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad PWR-A(92.9mm,67.691mm) on Top Layer And Track (92.011mm,68.58mm)(93.028mm,68.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad PWR-K(94.805mm,67.691mm) on Top Layer And Track (94.805mm,66.802mm)(95.428mm,66.802mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad PWR-K(94.805mm,67.691mm) on Top Layer And Track (94.805mm,68.58mm)(95.428mm,68.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad PWR-K(94.805mm,67.691mm) on Top Layer And Track (95.428mm,66.802mm)(95.809mm,67.183mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad PWR-K(94.805mm,67.691mm) on Top Layer And Track (95.428mm,68.58mm)(95.809mm,68.199mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad PWR-K(94.805mm,67.691mm) on Top Layer And Track (95.707mm,67.081mm)(95.707mm,68.301mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(55.879mm,38.862mm) on Top Layer And Track (54.904mm,38.312mm)(55.204mm,38.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(55.879mm,38.862mm) on Top Layer And Track (54.904mm,39.412mm)(55.204mm,39.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(54.229mm,38.862mm) on Top Layer And Track (54.904mm,38.312mm)(55.204mm,38.312mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(54.229mm,38.862mm) on Top Layer And Track (54.904mm,39.412mm)(55.204mm,39.412mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(49.529mm,45.085mm) on Top Layer And Track (48.554mm,44.535mm)(48.854mm,44.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(49.529mm,45.085mm) on Top Layer And Track (48.554mm,45.635mm)(48.854mm,45.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(17.653mm,80.263mm) on Top Layer And Track (17.103mm,79.288mm)(17.103mm,79.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(17.653mm,80.263mm) on Top Layer And Track (18.203mm,79.288mm)(18.203mm,79.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(17.653mm,78.613mm) on Top Layer And Track (17.103mm,79.288mm)(17.103mm,79.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(17.653mm,78.613mm) on Top Layer And Track (18.203mm,79.288mm)(18.203mm,79.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(47.879mm,45.085mm) on Top Layer And Track (48.554mm,44.535mm)(48.854mm,44.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(47.879mm,45.085mm) on Top Layer And Track (48.554mm,45.635mm)(48.854mm,45.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(4.19mm,25.781mm) on Top Layer And Track (3.215mm,25.231mm)(3.515mm,25.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(4.19mm,25.781mm) on Top Layer And Track (3.215mm,26.331mm)(3.515mm,26.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(2.54mm,25.781mm) on Top Layer And Track (3.215mm,25.231mm)(3.515mm,25.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(2.54mm,25.781mm) on Top Layer And Track (3.215mm,26.331mm)(3.515mm,26.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(19.05mm,18.669mm) on Top Layer And Track (18.5mm,19.344mm)(18.5mm,19.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(19.05mm,18.669mm) on Top Layer And Track (19.6mm,19.344mm)(19.6mm,19.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(19.05mm,20.319mm) on Top Layer And Track (18.5mm,19.344mm)(18.5mm,19.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(19.05mm,20.319mm) on Top Layer And Track (19.6mm,19.344mm)(19.6mm,19.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(77.47mm,23.241mm) on Top Layer And Track (76.92mm,22.266mm)(76.92mm,22.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(77.47mm,23.241mm) on Top Layer And Track (78.02mm,22.266mm)(78.02mm,22.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(77.47mm,21.591mm) on Top Layer And Track (76.92mm,22.266mm)(76.92mm,22.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(77.47mm,21.591mm) on Top Layer And Track (78.02mm,22.266mm)(78.02mm,22.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(13.589mm,76.835mm) on Top Layer And Track (13.039mm,77.51mm)(13.039mm,77.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(13.589mm,76.835mm) on Top Layer And Track (14.139mm,77.51mm)(14.139mm,77.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(13.589mm,78.485mm) on Top Layer And Track (13.039mm,77.51mm)(13.039mm,77.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(13.589mm,78.485mm) on Top Layer And Track (14.139mm,77.51mm)(14.139mm,77.81mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(80.137mm,23.241mm) on Top Layer And Track (79.587mm,22.266mm)(79.587mm,22.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(80.137mm,23.241mm) on Top Layer And Track (80.687mm,22.266mm)(80.687mm,22.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(80.137mm,21.591mm) on Top Layer And Track (79.587mm,22.266mm)(79.587mm,22.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(80.137mm,21.591mm) on Top Layer And Track (80.687mm,22.266mm)(80.687mm,22.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(55.118mm,13.208mm) on Top Layer And Track (55.793mm,12.658mm)(56.093mm,12.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(55.118mm,13.208mm) on Top Layer And Track (55.793mm,13.758mm)(56.093mm,13.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(56.768mm,13.208mm) on Top Layer And Track (55.793mm,12.658mm)(56.093mm,12.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(56.768mm,13.208mm) on Top Layer And Track (55.793mm,13.758mm)(56.093mm,13.758mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(39.243mm,18.415mm) on Top Layer And Track (39.918mm,17.865mm)(40.218mm,17.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(39.243mm,18.415mm) on Top Layer And Track (39.918mm,18.965mm)(40.218mm,18.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(40.893mm,18.415mm) on Top Layer And Track (39.918mm,17.865mm)(40.218mm,17.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(40.893mm,18.415mm) on Top Layer And Track (39.918mm,18.965mm)(40.218mm,18.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-1(20.955mm,70.104mm) on Top Layer And Track (21.63mm,69.554mm)(21.93mm,69.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-1(20.955mm,70.104mm) on Top Layer And Track (21.63mm,70.654mm)(21.93mm,70.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-2(22.605mm,70.104mm) on Top Layer And Track (21.63mm,69.554mm)(21.93mm,69.554mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-2(22.605mm,70.104mm) on Top Layer And Track (21.63mm,70.654mm)(21.93mm,70.654mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-1(26.416mm,69.85mm) on Top Layer And Track (27.091mm,69.3mm)(27.391mm,69.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-1(26.416mm,69.85mm) on Top Layer And Track (27.091mm,70.4mm)(27.391mm,70.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-2(28.066mm,69.85mm) on Top Layer And Track (27.091mm,69.3mm)(27.391mm,69.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-2(28.066mm,69.85mm) on Top Layer And Track (27.091mm,70.4mm)(27.391mm,70.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(80.771mm,29.845mm) on Top Layer And Track (79.796mm,29.295mm)(80.096mm,29.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(80.771mm,29.845mm) on Top Layer And Track (79.796mm,30.395mm)(80.096mm,30.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-1(49.275mm,13.843mm) on Top Layer And Track (48.3mm,13.293mm)(48.6mm,13.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-1(49.275mm,13.843mm) on Top Layer And Track (48.3mm,14.393mm)(48.6mm,14.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-2(47.625mm,13.843mm) on Top Layer And Track (48.3mm,13.293mm)(48.6mm,13.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-2(47.625mm,13.843mm) on Top Layer And Track (48.3mm,14.393mm)(48.6mm,14.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(79.121mm,29.845mm) on Top Layer And Track (79.796mm,29.295mm)(80.096mm,29.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(79.121mm,29.845mm) on Top Layer And Track (79.796mm,30.395mm)(80.096mm,30.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-1(34.417mm,23.748mm) on Top Layer And Track (33.867mm,22.773mm)(33.867mm,23.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-1(34.417mm,23.748mm) on Top Layer And Track (34.967mm,22.773mm)(34.967mm,23.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-2(34.417mm,22.098mm) on Top Layer And Track (33.867mm,22.773mm)(33.867mm,23.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-2(34.417mm,22.098mm) on Top Layer And Track (34.967mm,22.773mm)(34.967mm,23.073mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-1(50.42mm,68.834mm) on Top Layer And Track (51.095mm,68.284mm)(51.395mm,68.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-1(50.42mm,68.834mm) on Top Layer And Track (51.095mm,69.384mm)(51.395mm,69.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-2(52.07mm,68.834mm) on Top Layer And Track (51.095mm,68.284mm)(51.395mm,68.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-2(52.07mm,68.834mm) on Top Layer And Track (51.095mm,69.384mm)(51.395mm,69.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-1(50.419mm,66.802mm) on Top Layer And Track (51.094mm,66.252mm)(51.394mm,66.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-1(50.419mm,66.802mm) on Top Layer And Track (51.094mm,67.352mm)(51.394mm,67.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-2(52.069mm,66.802mm) on Top Layer And Track (51.094mm,66.252mm)(51.394mm,66.252mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-2(52.069mm,66.802mm) on Top Layer And Track (51.094mm,67.352mm)(51.394mm,67.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-1(55.499mm,63.119mm) on Top Layer And Track (54.524mm,62.569mm)(54.824mm,62.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-1(55.499mm,63.119mm) on Top Layer And Track (54.524mm,63.669mm)(54.824mm,63.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-2(53.849mm,63.119mm) on Top Layer And Track (54.524mm,62.569mm)(54.824mm,62.569mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-2(53.849mm,63.119mm) on Top Layer And Track (54.524mm,63.669mm)(54.824mm,63.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-1(55.626mm,65.405mm) on Top Layer And Track (54.651mm,64.855mm)(54.951mm,64.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-1(55.626mm,65.405mm) on Top Layer And Track (54.651mm,65.955mm)(54.951mm,65.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-2(53.976mm,65.405mm) on Top Layer And Track (54.651mm,64.855mm)(54.951mm,64.855mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-2(53.976mm,65.405mm) on Top Layer And Track (54.651mm,65.955mm)(54.951mm,65.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-1(70.359mm,48.768mm) on Top Layer And Track (71.034mm,48.218mm)(71.334mm,48.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-1(70.359mm,48.768mm) on Top Layer And Track (71.034mm,49.318mm)(71.334mm,49.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-2(72.009mm,48.768mm) on Top Layer And Track (71.034mm,48.218mm)(71.334mm,48.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-2(72.009mm,48.768mm) on Top Layer And Track (71.034mm,49.318mm)(71.334mm,49.318mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad R30-1(95.43mm,70.231mm) on Top Layer And Track (93.472mm,71.12mm)(94.488mm,71.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad R30-2(92.53mm,70.231mm) on Top Layer And Track (93.472mm,71.12mm)(94.488mm,71.12mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(69.089mm,29.718mm) on Top Layer And Track (69.764mm,29.168mm)(70.064mm,29.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(69.089mm,29.718mm) on Top Layer And Track (69.764mm,30.268mm)(70.064mm,30.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-1(36.577mm,13.97mm) on Top Layer And Track (37.252mm,13.42mm)(37.552mm,13.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-1(36.577mm,13.97mm) on Top Layer And Track (37.252mm,14.52mm)(37.552mm,14.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-2(38.227mm,13.97mm) on Top Layer And Track (37.252mm,13.42mm)(37.552mm,13.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-2(38.227mm,13.97mm) on Top Layer And Track (37.252mm,14.52mm)(37.552mm,14.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(70.739mm,29.718mm) on Top Layer And Track (69.764mm,29.168mm)(70.064mm,29.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(70.739mm,29.718mm) on Top Layer And Track (69.764mm,30.268mm)(70.064mm,30.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R32-1(53.674mm,31.369mm) on Top Layer And Track (51.943mm,30.734mm)(52.705mm,30.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R32-1(53.674mm,31.369mm) on Top Layer And Track (51.943mm,32.004mm)(52.705mm,32.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R32-1(53.674mm,31.369mm) on Top Layer And Track (53.467mm,30.48mm)(54.61mm,30.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R32-1(53.674mm,31.369mm) on Top Layer And Track (53.467mm,32.258mm)(54.61mm,32.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R32-1(53.674mm,31.369mm) on Top Layer And Track (54.61mm,30.48mm)(54.61mm,32.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R32-2(50.974mm,31.369mm) on Top Layer And Track (50.038mm,30.48mm)(50.038mm,32.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R32-2(50.974mm,31.369mm) on Top Layer And Track (50.038mm,30.48mm)(51.181mm,30.48mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R32-2(50.974mm,31.369mm) on Top Layer And Track (50.038mm,32.258mm)(51.181mm,32.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R32-2(50.974mm,31.369mm) on Top Layer And Track (51.943mm,30.734mm)(52.705mm,30.734mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R32-2(50.974mm,31.369mm) on Top Layer And Track (51.943mm,32.004mm)(52.705mm,32.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R33-1(58.42mm,31.576mm) on Top Layer And Track (57.531mm,31.369mm)(57.531mm,32.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R33-1(58.42mm,31.576mm) on Top Layer And Track (57.531mm,32.512mm)(59.309mm,32.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R33-1(58.42mm,31.576mm) on Top Layer And Track (57.785mm,29.845mm)(57.785mm,30.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R33-1(58.42mm,31.576mm) on Top Layer And Track (59.055mm,29.845mm)(59.055mm,30.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R33-1(58.42mm,31.576mm) on Top Layer And Track (59.309mm,31.369mm)(59.309mm,32.512mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R33-2(58.42mm,28.876mm) on Top Layer And Track (57.531mm,27.94mm)(57.531mm,29.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R33-2(58.42mm,28.876mm) on Top Layer And Track (57.531mm,27.94mm)(59.309mm,27.94mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R33-2(58.42mm,28.876mm) on Top Layer And Track (57.785mm,29.845mm)(57.785mm,30.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R33-2(58.42mm,28.876mm) on Top Layer And Track (59.055mm,29.845mm)(59.055mm,30.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R33-2(58.42mm,28.876mm) on Top Layer And Track (59.309mm,27.94mm)(59.309mm,29.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R34-1(52.15mm,33.528mm) on Top Layer And Track (50.419mm,32.893mm)(51.181mm,32.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R34-1(52.15mm,33.528mm) on Top Layer And Track (50.419mm,34.163mm)(51.181mm,34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R34-1(52.15mm,33.528mm) on Top Layer And Track (51.943mm,32.639mm)(53.086mm,32.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R34-1(52.15mm,33.528mm) on Top Layer And Track (51.943mm,34.417mm)(53.086mm,34.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R34-1(52.15mm,33.528mm) on Top Layer And Track (53.086mm,32.639mm)(53.086mm,34.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R34-2(49.45mm,33.528mm) on Top Layer And Track (37.318mm,32.927mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R34-2(49.45mm,33.528mm) on Top Layer And Track (48.514mm,32.639mm)(48.514mm,34.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R34-2(49.45mm,33.528mm) on Top Layer And Track (48.514mm,32.639mm)(49.657mm,32.639mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R34-2(49.45mm,33.528mm) on Top Layer And Track (48.514mm,34.417mm)(49.657mm,34.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R34-2(49.45mm,33.528mm) on Top Layer And Track (49.637mm,20.481mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R34-2(49.45mm,33.528mm) on Top Layer And Track (50.419mm,32.893mm)(51.181mm,32.893mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R34-2(49.45mm,33.528mm) on Top Layer And Track (50.419mm,34.163mm)(51.181mm,34.163mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R35-1(56.087mm,29.21mm) on Top Layer And Track (54.356mm,28.575mm)(55.118mm,28.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R35-1(56.087mm,29.21mm) on Top Layer And Track (54.356mm,29.845mm)(55.118mm,29.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R35-1(56.087mm,29.21mm) on Top Layer And Track (55.88mm,28.321mm)(57.023mm,28.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R35-1(56.087mm,29.21mm) on Top Layer And Track (55.88mm,30.099mm)(57.023mm,30.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R35-1(56.087mm,29.21mm) on Top Layer And Track (57.023mm,28.321mm)(57.023mm,30.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.126mm < 0.254mm) Between Pad R35-2(53.387mm,29.21mm) on Top Layer And Track (52.451mm,28.321mm)(52.451mm,30.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.126mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R35-2(53.387mm,29.21mm) on Top Layer And Track (52.451mm,28.321mm)(53.594mm,28.321mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.129mm < 0.254mm) Between Pad R35-2(53.387mm,29.21mm) on Top Layer And Track (52.451mm,30.099mm)(53.594mm,30.099mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.129mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R35-2(53.387mm,29.21mm) on Top Layer And Track (54.356mm,28.575mm)(55.118mm,28.575mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.159mm < 0.254mm) Between Pad R35-2(53.387mm,29.21mm) on Top Layer And Track (54.356mm,29.845mm)(55.118mm,29.845mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.159mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(9.017mm,12.192mm) on Top Layer And Track (9.692mm,11.642mm)(9.992mm,11.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(9.017mm,12.192mm) on Top Layer And Track (9.692mm,12.742mm)(9.992mm,12.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(10.667mm,12.192mm) on Top Layer And Track (9.692mm,11.642mm)(9.992mm,11.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(10.667mm,12.192mm) on Top Layer And Track (9.692mm,12.742mm)(9.992mm,12.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(14.859mm,12.192mm) on Top Layer And Track (13.884mm,11.642mm)(14.184mm,11.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(14.859mm,12.192mm) on Top Layer And Track (13.884mm,12.742mm)(14.184mm,12.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(13.209mm,12.192mm) on Top Layer And Track (13.884mm,11.642mm)(14.184mm,11.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(13.209mm,12.192mm) on Top Layer And Track (13.884mm,12.742mm)(14.184mm,12.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(17.527mm,12.192mm) on Top Layer And Track (18.202mm,11.642mm)(18.502mm,11.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(17.527mm,12.192mm) on Top Layer And Track (18.202mm,12.742mm)(18.502mm,12.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(19.177mm,12.192mm) on Top Layer And Track (18.202mm,11.642mm)(18.502mm,11.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(19.177mm,12.192mm) on Top Layer And Track (18.202mm,12.742mm)(18.502mm,12.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(21.845mm,12.192mm) on Top Layer And Track (22.52mm,11.642mm)(22.82mm,11.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(21.845mm,12.192mm) on Top Layer And Track (22.52mm,12.742mm)(22.82mm,12.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(23.495mm,12.192mm) on Top Layer And Track (22.52mm,11.642mm)(22.82mm,11.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(23.495mm,12.192mm) on Top Layer And Track (22.52mm,12.742mm)(22.82mm,12.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(12.826mm,15.367mm) on Top Layer And Track (11.851mm,14.817mm)(12.151mm,14.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(12.826mm,15.367mm) on Top Layer And Track (11.851mm,15.917mm)(12.151mm,15.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(11.176mm,15.367mm) on Top Layer And Track (11.851mm,14.817mm)(12.151mm,14.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(11.176mm,15.367mm) on Top Layer And Track (11.851mm,15.917mm)(12.151mm,15.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(21.209mm,15.494mm) on Top Layer And Track (20.234mm,14.944mm)(20.534mm,14.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(21.209mm,15.494mm) on Top Layer And Track (20.234mm,16.044mm)(20.534mm,16.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(19.559mm,15.494mm) on Top Layer And Track (20.234mm,14.944mm)(20.534mm,14.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(19.559mm,15.494mm) on Top Layer And Track (20.234mm,16.044mm)(20.534mm,16.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad RST-1(58.372mm,4.469mm) on Multi-Layer And Track (52.872mm,3.669mm)(57.472mm,3.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RST-1(58.372mm,4.469mm) on Multi-Layer And Track (53.172mm,4.469mm)(57.172mm,4.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad RST-2(58.372mm,9.069mm) on Multi-Layer And Track (52.872mm,9.869mm)(57.472mm,9.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RST-2(58.372mm,9.069mm) on Multi-Layer And Track (53.172mm,9.069mm)(57.172mm,9.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad RST-3(51.972mm,9.069mm) on Multi-Layer And Track (52.872mm,9.869mm)(57.472mm,9.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RST-3(51.972mm,9.069mm) on Multi-Layer And Track (53.172mm,9.069mm)(57.172mm,9.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad RST-4(51.972mm,4.469mm) on Multi-Layer And Track (52.872mm,3.669mm)(57.472mm,3.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RST-4(51.972mm,4.469mm) on Multi-Layer And Track (53.172mm,4.469mm)(57.172mm,4.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad RX-A(72.936mm,29.654mm) on Top Layer And Track (72.047mm,29.527mm)(72.047mm,30.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad RX-A(72.936mm,29.654mm) on Top Layer And Track (72.047mm,30.544mm)(73.825mm,30.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad RX-A(72.936mm,29.654mm) on Top Layer And Track (73.825mm,29.527mm)(73.825mm,30.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad RX-K(72.936mm,27.75mm) on Top Layer And Track (72.047mm,27.127mm)(72.047mm,27.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad RX-K(72.936mm,27.75mm) on Top Layer And Track (72.047mm,27.127mm)(72.428mm,26.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad RX-K(72.936mm,27.75mm) on Top Layer And Track (72.326mm,26.848mm)(73.545mm,26.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad RX-K(72.936mm,27.75mm) on Top Layer And Track (73.444mm,26.746mm)(73.825mm,27.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad RX-K(72.936mm,27.75mm) on Top Layer And Track (73.825mm,27.127mm)(73.825mm,27.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S2-1(35.131mm,4.469mm) on Multi-Layer And Track (29.631mm,3.669mm)(34.231mm,3.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-1(35.131mm,4.469mm) on Multi-Layer And Track (29.931mm,4.469mm)(33.931mm,4.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S2-2(35.131mm,9.069mm) on Multi-Layer And Track (29.631mm,9.869mm)(34.231mm,9.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-2(35.131mm,9.069mm) on Multi-Layer And Track (29.931mm,9.069mm)(33.931mm,9.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S2-3(28.731mm,9.069mm) on Multi-Layer And Track (29.631mm,9.869mm)(34.231mm,9.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-3(28.731mm,9.069mm) on Multi-Layer And Track (29.931mm,9.069mm)(33.931mm,9.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S2-4(28.731mm,4.469mm) on Multi-Layer And Track (29.631mm,3.669mm)(34.231mm,3.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-4(28.731mm,4.469mm) on Multi-Layer And Track (29.931mm,4.469mm)(33.931mm,4.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S3-2(46.752mm,9.069mm) on Multi-Layer And Track (41.251mm,9.869mm)(45.852mm,9.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S3-2(46.752mm,9.069mm) on Multi-Layer And Track (41.551mm,9.069mm)(45.552mm,9.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S3-3(40.351mm,9.069mm) on Multi-Layer And Track (41.251mm,9.869mm)(45.852mm,9.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S3-3(40.351mm,9.069mm) on Multi-Layer And Track (41.551mm,9.069mm)(45.552mm,9.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S3-4(40.351mm,4.469mm) on Multi-Layer And Track (41.251mm,3.669mm)(45.852mm,3.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S3-4(40.351mm,4.469mm) on Multi-Layer And Track (41.551mm,4.469mm)(45.552mm,4.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-1(22.606mm,43.561mm) on Multi-Layer And Track (20.625mm,42.418mm)(42.367mm,42.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-10(37.846mm,51.181mm) on Multi-Layer And Track (20.625mm,52.324mm)(42.367mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-11(35.306mm,51.181mm) on Multi-Layer And Text "PWM Micro" (34.798mm,58.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-11(35.306mm,51.181mm) on Multi-Layer And Track (20.625mm,52.324mm)(42.367mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-12(32.766mm,51.181mm) on Multi-Layer And Track (20.625mm,52.324mm)(42.367mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-14(27.686mm,51.181mm) on Multi-Layer And Track (20.625mm,52.324mm)(42.367mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-15(25.146mm,51.181mm) on Multi-Layer And Track (20.625mm,52.324mm)(42.367mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-16(22.606mm,51.181mm) on Multi-Layer And Track (20.625mm,52.324mm)(42.367mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-2(25.146mm,43.551mm) on Multi-Layer And Track (20.625mm,42.418mm)(42.367mm,42.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad S4-3(27.686mm,43.561mm) on Multi-Layer And Text "En B Micro" (27.178mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-3(27.686mm,43.561mm) on Multi-Layer And Track (20.625mm,42.418mm)(42.367mm,42.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad S4-5(32.766mm,43.561mm) on Multi-Layer And Text "DIR Motor" (32.131mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-5(32.766mm,43.561mm) on Multi-Layer And Track (20.625mm,42.418mm)(42.367mm,42.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.246mm < 0.254mm) Between Pad S4-6(35.306mm,43.561mm) on Multi-Layer And Text "PWM Motor" (34.671mm,42.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.246mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-6(35.306mm,43.561mm) on Multi-Layer And Track (20.625mm,42.418mm)(42.367mm,42.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-7(37.846mm,43.561mm) on Multi-Layer And Track (20.625mm,42.418mm)(42.367mm,42.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-8(40.386mm,43.561mm) on Multi-Layer And Track (20.625mm,42.418mm)(42.367mm,42.418mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad S4-9(40.386mm,51.181mm) on Multi-Layer And Text "PWM Data" (39.878mm,58.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-9(40.386mm,51.181mm) on Multi-Layer And Track (20.625mm,52.324mm)(42.367mm,52.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad TX-A(76.915mm,29.654mm) on Top Layer And Track (76.026mm,29.527mm)(76.026mm,30.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad TX-A(76.915mm,29.654mm) on Top Layer And Track (76.026mm,30.544mm)(77.804mm,30.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad TX-A(76.915mm,29.654mm) on Top Layer And Track (77.804mm,29.527mm)(77.804mm,30.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad TX-K(76.915mm,27.75mm) on Top Layer And Track (76.026mm,27.127mm)(76.026mm,27.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad TX-K(76.915mm,27.75mm) on Top Layer And Track (76.026mm,27.127mm)(76.407mm,26.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad TX-K(76.915mm,27.75mm) on Top Layer And Track (76.305mm,26.848mm)(77.524mm,26.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad TX-K(76.915mm,27.75mm) on Top Layer And Track (77.423mm,26.746mm)(77.804mm,27.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad TX-K(76.915mm,27.75mm) on Top Layer And Track (77.804mm,27.127mm)(77.804mm,27.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad U2-1(20.828mm,73.038mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-1(20.828mm,73.038mm) on Top Layer And Track (19.812mm,74.422mm)(29.464mm,74.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-10(25.908mm,80.378mm) on Top Layer And Track (19.812mm,78.994mm)(29.464mm,78.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-11(24.638mm,80.378mm) on Top Layer And Track (19.812mm,78.994mm)(29.464mm,78.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-12(23.368mm,80.378mm) on Top Layer And Track (19.812mm,78.994mm)(29.464mm,78.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-13(22.098mm,80.378mm) on Top Layer And Track (19.812mm,78.994mm)(29.464mm,78.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-14(20.828mm,80.378mm) on Top Layer And Track (19.812mm,78.994mm)(29.464mm,78.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-2(22.098mm,73.038mm) on Top Layer And Track (19.812mm,74.422mm)(29.464mm,74.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-3(23.368mm,73.038mm) on Top Layer And Track (19.812mm,74.422mm)(29.464mm,74.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-4(24.638mm,73.038mm) on Top Layer And Track (19.812mm,74.422mm)(29.464mm,74.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-5(25.908mm,73.038mm) on Top Layer And Track (19.812mm,74.422mm)(29.464mm,74.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-6(27.178mm,73.038mm) on Top Layer And Track (19.812mm,74.422mm)(29.464mm,74.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-7(28.448mm,73.038mm) on Top Layer And Track (19.812mm,74.422mm)(29.464mm,74.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-8(28.448mm,80.378mm) on Top Layer And Track (19.812mm,78.994mm)(29.464mm,78.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U2-9(27.178mm,80.378mm) on Top Layer And Track (19.812mm,78.994mm)(29.464mm,78.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-1(38.542mm,29.371mm) on Top Layer And Track (37.318mm,20.481mm)(37.318mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-10(41.542mm,21.671mm) on Top Layer And Track (37.318mm,20.481mm)(49.637mm,20.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-11(42.342mm,21.671mm) on Top Layer And Track (37.318mm,20.481mm)(49.637mm,20.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-12(43.142mm,21.671mm) on Top Layer And Track (37.318mm,20.481mm)(49.637mm,20.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-13(43.942mm,21.671mm) on Top Layer And Track (37.318mm,20.481mm)(49.637mm,20.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-14(44.742mm,21.671mm) on Top Layer And Track (37.318mm,20.481mm)(49.637mm,20.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-15(45.542mm,21.671mm) on Top Layer And Track (37.318mm,20.481mm)(49.637mm,20.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-16(46.342mm,21.671mm) on Top Layer And Track (37.318mm,20.481mm)(49.637mm,20.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-17(48.442mm,23.771mm) on Top Layer And Track (49.637mm,20.481mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-18(48.442mm,24.571mm) on Top Layer And Track (49.637mm,20.481mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-19(48.442mm,25.371mm) on Top Layer And Track (49.637mm,20.481mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-2(38.542mm,28.571mm) on Top Layer And Track (37.318mm,20.481mm)(37.318mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-20(48.442mm,26.171mm) on Top Layer And Track (49.637mm,20.481mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-21(48.442mm,26.971mm) on Top Layer And Track (49.637mm,20.481mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-22(48.442mm,27.771mm) on Top Layer And Track (49.637mm,20.481mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-23(48.442mm,28.571mm) on Top Layer And Track (49.637mm,20.481mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-24(48.442mm,29.371mm) on Top Layer And Track (49.637mm,20.481mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-25(46.342mm,31.671mm) on Top Layer And Track (37.318mm,32.927mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-26(45.542mm,31.671mm) on Top Layer And Track (37.318mm,32.927mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-27(44.742mm,31.671mm) on Top Layer And Track (37.318mm,32.927mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-28(43.942mm,31.671mm) on Top Layer And Track (37.318mm,32.927mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-29(43.142mm,31.671mm) on Top Layer And Track (37.318mm,32.927mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-3(38.542mm,27.771mm) on Top Layer And Track (37.318mm,20.481mm)(37.318mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-30(42.342mm,31.671mm) on Top Layer And Track (37.318mm,32.927mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-31(41.542mm,31.671mm) on Top Layer And Track (37.318mm,32.927mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-32(40.742mm,31.671mm) on Top Layer And Track (37.318mm,32.927mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-4(38.542mm,26.971mm) on Top Layer And Track (37.318mm,20.481mm)(37.318mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-5(38.542mm,26.171mm) on Top Layer And Track (37.318mm,20.481mm)(37.318mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-6(38.542mm,25.371mm) on Top Layer And Track (37.318mm,20.481mm)(37.318mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-7(38.542mm,24.571mm) on Top Layer And Track (37.318mm,20.481mm)(37.318mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-8(38.542mm,23.771mm) on Top Layer And Track (37.318mm,20.481mm)(37.318mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad U4-9(40.742mm,21.671mm) on Top Layer And Track (37.318mm,20.481mm)(49.637mm,20.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad U5-1(47.752mm,67.539mm) on Top Layer And Track (48.311mm,65.253mm)(48.311mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad U5-14(47.752mm,62.357mm) on Top Layer And Track (48.311mm,63.348mm)(48.311mm,64.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad U5-7(40.132mm,67.539mm) on Top Layer And Track (39.573mm,63.348mm)(39.573mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad U5-8(40.132mm,62.357mm) on Top Layer And Track (39.573mm,63.348mm)(39.573mm,66.548mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad U7-1(61.722mm,72.517mm) on Multi-Layer And Track (60.757mm,73.838mm)(60.757mm,76.022mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad U7-16(61.722mm,80.137mm) on Multi-Layer And Track (60.757mm,76.632mm)(60.757mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad U7-8(79.502mm,72.517mm) on Multi-Layer And Track (80.467mm,73.406mm)(80.467mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad U7-9(79.502mm,80.137mm) on Multi-Layer And Track (80.467mm,73.406mm)(80.467mm,79.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad U8-1(67.183mm,44.602mm) on Bottom Layer And Track (66.396mm,43.637mm)(66.599mm,43.637mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad U8-10(78.613mm,44.602mm) on Bottom Layer And Track (79.197mm,43.637mm)(79.4mm,43.637mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad U8-11(78.613mm,35.052mm) on Bottom Layer And Track (79.197mm,36.017mm)(79.4mm,36.017mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad USB-1(90.252mm,17.76mm) on Multi-Layer And Track (89.341mm,9.31mm)(89.341mm,23.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad USB-2(90.252mm,15.26mm) on Multi-Layer And Track (89.341mm,9.31mm)(89.341mm,23.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X1-1(72.39mm,18.923mm) on Top Layer And Track (73.279mm,21.209mm)(73.279mm,16.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X1-2(62.484mm,18.923mm) on Top Layer And Track (61.595mm,16.51mm)(61.595mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X2-1(26.416mm,17.653mm) on Top Layer And Track (24.003mm,16.764mm)(28.702mm,16.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X2-2(26.416mm,27.559mm) on Top Layer And Track (24.003mm,28.448mm)(28.702mm,28.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :395

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "5" (58.039mm,27.051mm) on Top Overlay And Track (53.721mm,26.797mm)(58.801mm,26.797mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "5" (58.039mm,27.051mm) on Top Overlay And Track (57.531mm,27.94mm)(57.531mm,29.083mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.208mm < 0.254mm) Between Text "5" (58.039mm,27.051mm) on Top Overlay And Track (57.531mm,27.94mm)(59.309mm,27.94mm) on Top Overlay Silk Text to Silk Clearance [0.208mm]
   Violation between Silk To Silk Clearance Constraint: (0.003mm < 0.254mm) Between Text "B" (56.642mm,45.339mm) on Top Overlay And Track (57.15mm,44.704mm)(57.15mm,45.212mm) on Top Overlay Silk Text to Silk Clearance [0.003mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "Based on Arduino Uno (Mega328)
Input Range: 6-36V DC
Max Motor opration: 36V, 2A
Data IN/Out: Pulse, Direction, Encoder, Vcc 5, GND, I2c or Serial

Facilities:
1- Direct Pulse / Dir
2- Two Phases Encoder input
3- Differential Encoder input
4- Measuring motor Current
5- Encoder input filter
6- Protection on input pins and USB port
7- 5 volt power regulator
8- I2c or Serial Communication
9- Encoder output
10- Encoder Buffer
11- Input Buffer
12- Communication Selector" (0.889mm,46.101mm) on Top Overlay And Track (0.508mm,64.008mm)(16.129mm,64.008mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Text "C21" (57.077mm,78.005mm) on Top Overlay And Track (58.191mm,79.299mm)(58.395mm,79.299mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (0.227mm < 0.254mm) Between Text "CON 1" (8.509mm,72.39mm) on Top Overlay And Track (2.159mm,72.136mm)(12.319mm,72.136mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "CON 1" (8.509mm,72.39mm) on Top Overlay And Track (8.255mm,72.263mm)(8.255mm,73.787mm) on Top Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (0.245mm < 0.254mm) Between Text "CON 1" (8.509mm,72.39mm) on Top Overlay And Track (8.255mm,73.787mm)(12.319mm,73.787mm) on Top Overlay Silk Text to Silk Clearance [0.245mm]
   Violation between Silk To Silk Clearance Constraint: (0.227mm < 0.254mm) Between Text "CON 1" (8.509mm,72.39mm) on Top Overlay And Track (9.779mm,69.596mm)(9.779mm,72.136mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "CON 2" (15.494mm,36.703mm) on Top Overlay And Track (15.288mm,36.306mm)(15.288mm,38.052mm) on Top Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.245mm < 0.254mm) Between Text "CON 2" (15.494mm,36.703mm) on Top Overlay And Track (15.336mm,38.1mm)(19.431mm,38.1mm) on Top Overlay Silk Text to Silk Clearance [0.245mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "CON 2" (15.494mm,36.703mm) on Top Overlay And Track (19.431mm,36.322mm)(19.431mm,38.1mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.227mm < 0.254mm) Between Text "Data_IN" (37.084mm,58.928mm) on Top Overlay And Track (37.084mm,58.674mm)(41.402mm,58.674mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]
   Violation between Silk To Silk Clearance Constraint: (0.235mm < 0.254mm) Between Text "En A Micro" (24.511mm,42.037mm) on Top Overlay And Track (22.352mm,35.433mm)(30.861mm,35.433mm) on Top Overlay Silk Text to Silk Clearance [0.235mm]
   Violation between Silk To Silk Clearance Constraint: (0.227mm < 0.254mm) Between Text "Encoder B" (22.098mm,58.42mm) on Top Overlay And Track (21.971mm,58.674mm)(25.781mm,58.674mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]
   Violation between Silk To Silk Clearance Constraint: (0.227mm < 0.254mm) Between Text "Encoder B" (27.093mm,58.42mm) on Top Overlay And Track (27.051mm,58.674mm)(30.754mm,58.674mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]
   Violation between Silk To Silk Clearance Constraint: (0.08mm < 0.254mm) Between Text "Encoder Micro" (22.733mm,34.163mm) on Top Overlay And Track (22.352mm,35.433mm)(30.861mm,35.433mm) on Top Overlay Silk Text to Silk Clearance [0.08mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "GND" (53.825mm,40.536mm) on Top Overlay And Track (54.214mm,40.656mm)(54.214mm,44.656mm) on Top Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "GND" (53.825mm,40.536mm) on Top Overlay And Track (54.214mm,40.656mm)(64.214mm,40.656mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (0.093mm < 0.254mm) Between Text "Input select" (56.261mm,33.709mm) on Top Overlay And Track (48.133mm,35.814mm)(62.103mm,35.814mm) on Top Overlay Silk Text to Silk Clearance [0.093mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "Input select" (56.261mm,33.709mm) on Top Overlay And Track (62.103mm,28.448mm)(62.103mm,35.814mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "L293" (56.134mm,73.639mm) on Top Overlay And Track (60.757mm,73.838mm)(60.757mm,76.022mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Mega328" (33.401mm,19.614mm) on Top Overlay And Track (37.318mm,20.481mm)(37.318mm,32.927mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Mega328" (33.401mm,19.614mm) on Top Overlay And Track (37.318mm,20.481mm)(49.637mm,20.481mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Mohamadsabory@yahoo.com" (9.652mm,84.866mm) on Top Overlay And Track (9.652mm,84.582mm)(29.337mm,84.582mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.224mm < 0.254mm) Between Text "Motor" (65.532mm,90.948mm) on Top Overlay And Track (66.894mm,92.289mm)(66.894mm,99.589mm) on Top Overlay Silk Text to Silk Clearance [0.224mm]
   Violation between Silk To Silk Clearance Constraint: (0.218mm < 0.254mm) Between Text "Motor" (65.532mm,90.948mm) on Top Overlay And Track (66.894mm,92.289mm)(74.549mm,92.289mm) on Top Overlay Silk Text to Silk Clearance [0.218mm]
   Violation between Silk To Silk Clearance Constraint: (0.12mm < 0.254mm) Between Text "ON
(Connect)" (16.002mm,52.451mm) on Top Overlay And Track (20.625mm,52.324mm)(42.367mm,52.324mm) on Top Overlay Silk Text to Silk Clearance [0.12mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PCB INFO" (0.508mm,64.008mm) on Top Overlay And Track (0.508mm,62.992mm)(0.508mm,66.929mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PCB INFO" (0.508mm,64.008mm) on Top Overlay And Track (0.508mm,64.008mm)(16.129mm,64.008mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PCB INFO" (0.508mm,64.008mm) on Top Overlay And Track (0.508mm,66.929mm)(16.129mm,66.929mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "PCB INFO" (0.508mm,64.008mm) on Top Overlay And Track (16.129mm,44.45mm)(16.129mm,66.929mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.21mm < 0.254mm) Between Text "PWM Data" (39.878mm,58.293mm) on Top Overlay And Track (20.625mm,52.324mm)(42.367mm,52.324mm) on Top Overlay Silk Text to Silk Clearance [0.21mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.254mm) Between Text "PWM Motor" (39.751mm,42.037mm) on Top Overlay And Track (30.861mm,35.433mm)(40.513mm,35.433mm) on Top Overlay Silk Text to Silk Clearance [0.174mm]
   Violation between Silk To Silk Clearance Constraint: (0.131mm < 0.254mm) Between Text "PWM/DIR Motor" (32.258mm,34.036mm) on Top Overlay And Track (30.861mm,35.433mm)(40.513mm,35.433mm) on Top Overlay Silk Text to Silk Clearance [0.131mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "RST" (58.928mm,24.783mm) on Top Overlay And Track (58.801mm,19.177mm)(58.801mm,26.797mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "RST" (58.928mm,24.783mm) on Top Overlay And Track (58.801mm,21.929mm)(58.801mm,26.797mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "Shiraz University" (9.652mm,93.12mm) on Top Overlay And Track (9.779mm,92.583mm)(29.21mm,92.583mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "www.acrrl.ir" (14.478mm,42.494mm) on Bottom Overlay And Track (0.508mm,44.45mm)(16.129mm,44.45mm) on Bottom Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "www.acrrl.ir" (9.779mm,82.915mm) on Top Overlay And Track (9.652mm,84.582mm)(29.337mm,84.582mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
Rule Violations :41

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:03